
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000644                       # Number of seconds simulated
sim_ticks                                   643990000                       # Number of ticks simulated
final_tick                                  643990000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91890                       # Simulator instruction rate (inst/s)
host_op_rate                                   172960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              136707911                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708160                       # Number of bytes of host memory used
host_seconds                                     4.71                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          111680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           34560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              146240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1745                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              540                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2285                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          173418842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           53665430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              227084271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     173418842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         173418842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         173418842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          53665430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             227084271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1745.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4634                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2285                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2285                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  146240                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   146240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                242                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                303                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                63                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      643897000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2285                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1586                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      579                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      101                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          541                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     266.528651                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    169.891158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.755315                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           196     36.23%     36.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          146     26.99%     63.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           71     13.12%     76.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      5.36%     81.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           29      5.36%     87.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      3.70%     90.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.85%     92.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.48%     94.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      5.91%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           541                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       111680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        34560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 173418841.907483041286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 53665429.587415955961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1745                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          540                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62152250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     22407500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35617.34                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     41495.37                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      41716000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 84559750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11425000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18256.46                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37006.46                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        227.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     227.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.77                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.77                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.19                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1736                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.97                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      281793.00                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.97                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2413320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1259940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9946020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              24326460                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1615680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        128646150                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         39339840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          53418660                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               295385910                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             458.680896                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             586275500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2748500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14560000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     201866000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    102440000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40262000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    282113500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1506540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    793155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6368880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              18605940                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        133694640                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         48066240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          47692920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               294724875                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             457.654428                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             598632250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2927000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       15340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     180312750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    125170000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       27041000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    293199250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  174717                       # Number of BP lookups
system.cpu.branchPred.condPredicted            174717                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             30255                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                52449                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   37160                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               9810                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           52449                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              25680                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            26769                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        10304                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      166942                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      122302                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           791                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      130742                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           680                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       643990000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1287981                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             135100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         948154                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      174717                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              62840                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1049741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   61930                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5445                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    130187                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1930                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1221722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.475634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.847612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   286518     23.45%     23.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    67594      5.53%     28.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   867610     71.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1221722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.135652                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.736155                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   208459                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                128513                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    803137                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 50648                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  30965                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1572130                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                104172                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  30965                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   315353                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   37328                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1989                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    744867                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 91220                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1464354                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 51866                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    95                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  34186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              582                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1349056                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3492675                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2516600                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4948                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   592730                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 40                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75136                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               238144                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              168079                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29624                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10446                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1358073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 912                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1030432                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             63683                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          544225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       942319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            896                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1221722                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.843426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              463134     37.91%     37.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              486744     39.84%     77.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              271844     22.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1221722                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  335485     82.14%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    337      0.08%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.01%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.01%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50842     12.45%     94.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21749      5.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8929      0.87%      0.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                707669     68.68%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  882      0.09%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    82      0.01%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  806      0.08%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  294      0.03%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 295      0.03%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               181674     17.63%     87.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              127928     12.41%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1328      0.13%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            527      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1030432                       # Type of FU issued
system.cpu.iq.rate                           0.800037                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      408455                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.396392                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3747612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1897181                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       948405                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7112                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6500                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2610                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1426303                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3655                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            53804                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       101680                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          473                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          498                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        55723                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  30965                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   18912                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5044                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1358985                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             29987                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                238144                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               168079                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                329                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    192                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4649                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            498                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           9996                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        22523                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                32519                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                963376                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                166835                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             67056                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       289095                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    84000                       # Number of branches executed
system.cpu.iew.exec_stores                     122260                       # Number of stores executed
system.cpu.iew.exec_rate                     0.747974                       # Inst execution rate
system.cpu.iew.wb_sent                         953663                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        951015                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    649824                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1127028                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.738377                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.576582                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          491413                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             30577                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1174868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.693490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.861493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       671219     57.13%     57.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       192539     16.39%     73.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       311110     26.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1174868                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                311110                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2169930                       # The number of ROB reads
system.cpu.rob.rob_writes                     2659273                       # The number of ROB writes
system.cpu.timesIdled                             780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           66259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.975480                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.975480                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.336080                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.336080                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1631332                       # number of integer regfile reads
system.cpu.int_regfile_writes                  726901                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3259                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1860                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    186065                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   156428                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  444648                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.984348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              220697                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.017900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.984348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1805037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1805037                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       102510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          102510                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       110293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110293                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       212803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           212803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       212803                       # number of overall hits
system.cpu.dcache.overall_hits::total          212803                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9752                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2090                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        11842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11842                       # number of overall misses
system.cpu.dcache.overall_misses::total         11842                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145416000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145416000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     53562500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53562500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    198978500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    198978500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    198978500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    198978500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       224645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       224645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       224645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       224645                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.086868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086868                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018597                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052714                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14911.402789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14911.402789                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25627.990431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25627.990431                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16802.778247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16802.778247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16802.778247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16802.778247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1330                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.201835                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7116                       # number of writebacks
system.cpu.dcache.writebacks::total              7116                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3828                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3949                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3949                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3949                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5924                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1969                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7893                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     86618500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     86618500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49732500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49732500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    136351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    136351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    136351000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    136351000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.052769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035135                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035135                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035135                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035135                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14621.623903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14621.623903                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25257.745048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25257.745048                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17274.927151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17274.927151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17274.927151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17274.927151                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7861                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.845276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              129534                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2692                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             48.118128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.845276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1044188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1044188                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       126842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          126842                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       126842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           126842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       126842                       # number of overall hits
system.cpu.icache.overall_hits::total          126842                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3345                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3345                       # number of overall misses
system.cpu.icache.overall_misses::total          3345                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193858500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193858500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    193858500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193858500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193858500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193858500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       130187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130187                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025694                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025694                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57954.708520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57954.708520                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57954.708520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57954.708520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57954.708520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57954.708520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1037                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.133333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          652                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          652                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          652                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          652                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          652                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          652                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2693                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2693                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2693                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2693                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2693                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160064500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160064500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160064500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160064500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020686                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020686                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020686                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020686                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59437.244709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59437.244709                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59437.244709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59437.244709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59437.244709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59437.244709                       # average overall mshr miss latency
system.cpu.icache.replacements                   2158                       # number of replacements
system.l2bus.snoop_filter.tot_requests          20605                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        10032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                8612                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7117                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2913                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                16                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               10                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1957                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1957                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           8613                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7532                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23613                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   31145                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       171648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       958400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1130048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                        1856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              10597                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023875                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.152666                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    10344     97.61%     97.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                      253      2.39%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                10597                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             24536500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6751457                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            19697999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1791.847303                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17657                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2285                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.727352                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1338.535479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   453.311824                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.326791                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.110672                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.437463                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2274                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2135                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.555176                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               143549                       # Number of tag accesses
system.l2cache.tags.data_accesses              143549                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         7117                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7117                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1620                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1620                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          936                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5699                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6635                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             936                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7319                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8255                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            936                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7319                       # number of overall hits
system.l2cache.overall_hits::total               8255                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          335                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            335                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1746                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          205                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1951                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1746                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           540                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2286                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1746                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          540                       # number of overall misses
system.l2cache.overall_misses::total             2286                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     30215000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     30215000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    146282500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18216500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    164499000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    146282500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     48431500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    194714000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    146282500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     48431500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    194714000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         7117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7117                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1955                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1955                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2682                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5904                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         8586                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2682                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7859                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           10541                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2682                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7859                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          10541                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.171355                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.171355                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.651007                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.034722                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.227230                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.651007                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.068711                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.216867                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.651007                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.068711                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.216867                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 90194.029851                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 90194.029851                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83781.500573                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88860.975610                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84315.222963                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83781.500573                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 89687.962963                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85176.727909                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83781.500573                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 89687.962963                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85176.727909                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          335                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1746                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          205                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1951                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1746                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          540                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2286                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1746                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          540                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2286                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     29545000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29545000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    142792500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17806500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    160599000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    142792500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     47351500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    190144000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    142792500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     47351500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    190144000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.171355                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.171355                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.651007                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034722                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.227230                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.651007                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.068711                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.216867                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.651007                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.068711                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.216867                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 88194.029851                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 88194.029851                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81782.646048                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86860.975610                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82316.248078                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81782.646048                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 87687.962963                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83177.602800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81782.646048                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 87687.962963                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83177.602800                       # average overall mshr miss latency
system.l2cache.replacements                        11                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2296                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1950                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                11                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                335                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               335                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1950                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4581                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       146240                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2285                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2285    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2285                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1148000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5712500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1794.064297                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2285                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2285                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1340.729444                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   453.334853                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.040916                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.013835                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.054750                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2285                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2146                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.069733                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38845                       # Number of tag accesses
system.l3cache.tags.data_accesses               38845                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          335                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            335                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1745                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          205                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1950                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1745                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           540                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2285                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1745                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          540                       # number of overall misses
system.l3cache.overall_misses::total             2285                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     26530000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     26530000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    127087500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15961500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    143049000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    127087500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     42491500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    169579000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    127087500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     42491500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    169579000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          335                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          335                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1745                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          205                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1950                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1745                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          540                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2285                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1745                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          540                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2285                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 79194.029851                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 79194.029851                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72829.512894                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77860.975610                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73358.461538                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72829.512894                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 78687.962963                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 74214.004376                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72829.512894                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 78687.962963                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 74214.004376                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          335                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          335                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1745                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          205                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1950                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1745                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          540                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2285                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1745                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          540                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2285                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     25860000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     25860000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    123597500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15551500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    139149000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    123597500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     41411500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    165009000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    123597500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     41411500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    165009000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77194.029851                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 77194.029851                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70829.512894                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75860.975610                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71358.461538                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70829.512894                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 76687.962963                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72214.004376                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70829.512894                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 76687.962963                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72214.004376                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    643990000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1950                       # Transaction distribution
system.membus.trans_dist::ReadExReq               335                       # Transaction distribution
system.membus.trans_dist::ReadExResp              335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1950                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       146240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       146240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  146240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2285                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1142500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6186750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
