
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ea88  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005bc  20000000  0000ea88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205bc  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205bc  2**0
                  CONTENTS
  4 .bss          0000782c  200005c0  0000f050  000205c0  2**4
                  ALLOC
  5 .stack        00010004  20007dec  0001687c  000205c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0009344d  00000000  00000000  00020643  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c220  00000000  00000000  000b3a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00030eab  00000000  00000000  000bfcb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002330  00000000  00000000  000f0b5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00003330  00000000  00000000  000f2e8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00048686  00000000  00000000  000f61bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0004052c  00000000  00000000  0013e841  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011ad6f  00000000  00000000  0017ed6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00006924  00000000  00000000  00299adc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
	grid_led_hardware_start_transfer(mod);
	
}


void grid_hardwaretest_port_test(uint32_t loop){
       0:	f0 7d 01 20 f1 02 00 00 ed 02 00 00 ed 02 00 00     .}. ............

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      10:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      2c:	ed 02 00 00 ed 02 00 00 00 00 00 00 ed 02 00 00     ................
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
      3c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
      4c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
      5c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
      6c:	7d 6f 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     }o..............
	tmp &= ~PORT_PINCFG_PMUXEN;
      7c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      8c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	tmp &= ~PORT_PINCFG_PMUXEN;
      9c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      ac:	ed 02 00 00 ed 02 00 00 75 6a 00 00 89 6a 00 00     ........uj...j..
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
      bc:	19 68 00 00 25 68 00 00 31 68 00 00 3d 68 00 00     .h..%h..1h..=h..
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
      cc:	49 68 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     Ih..............
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
      dc:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
      f4:	b1 6d 00 00 99 7a 00 00 ad 7a 00 00 c1 7a 00 00     .m...z...z...z..
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     104:	d5 7a 00 00 e9 7a 00 00 fd 7a 00 00 11 7b 00 00     .z...z...z...{..
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     114:	25 7b 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     %{..............
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     124:	ed 02 00 00 39 7b 00 00 4d 7b 00 00 61 7b 00 00     ....9{..M{..a{..
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     134:	75 7b 00 00 89 7b 00 00 9d 7b 00 00 b1 7b 00 00     u{...{...{...{..
	gpio_set_pin_direction(PB09, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(PB09, GPIO_PIN_FUNCTION_OFF);
			

		
	if (loop%1000 == 0){
     144:	c5 7b 00 00 d9 7b 00 00 ed 7b 00 00 01 7c 00 00     .{...{...{...|..
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     154:	15 7c 00 00 29 7c 00 00 3d 7c 00 00 51 7c 00 00     .|..)|..=|..Q|..
     164:	65 7c 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     e|..............
     174:	ed 02 00 00 00 00 00 00 00 00 00 00 81 9b 00 00     ................
     184:	8d 9b 00 00 99 9b 00 00 a5 9b 00 00 00 00 00 00     ................
     194:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
			
		gpio_set_pin_level(PB08, true);
		gpio_set_pin_level(PB09, true);
			
	}
	if (loop%1000 == 750){
     1a4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     1b4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     1c4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1d4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1e4:	ed 02 00 00 ed 02 00 00 89 88 00 00 9d 88 00 00     ................
     1f4:	b1 88 00 00 c5 88 00 00 ed 02 00 00 ed 02 00 00     ................
     204:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     214:	ed 02 00 00 ad 64 00 00 c1 64 00 00 d5 64 00 00     .....d...d...d..
     224:	e9 64 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .d..............
     234:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     244:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
	if (loop%1000 == 500){
     254:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005c0 	.word	0x200005c0
     280:	00000000 	.word	0x00000000
     284:	0000ea88 	.word	0x0000ea88

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000ea88 	.word	0x0000ea88
     2c4:	200005c4 	.word	0x200005c4
     2c8:	0000ea88 	.word	0x0000ea88
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <atmel_start_init+0x10>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <atmel_start_init+0x14>)
     2d8:	4798      	blx	r3
	stdio_redirect_init();
     2da:	4b03      	ldr	r3, [pc, #12]	; (2e8 <atmel_start_init+0x18>)
     2dc:	4798      	blx	r3
     2de:	bd08      	pop	{r3, pc}
     2e0:	00000e25 	.word	0x00000e25
     2e4:	0000c019 	.word	0x0000c019
     2e8:	0000ac11 	.word	0x0000ac11

000002ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2ec:	e7fe      	b.n	2ec <Dummy_Handler>
	...

000002f0 <Reset_Handler>:
{
     2f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x74>)
     2f4:	4a1c      	ldr	r2, [pc, #112]	; (368 <Reset_Handler+0x78>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d010      	beq.n	31c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2fa:	4b1c      	ldr	r3, [pc, #112]	; (36c <Reset_Handler+0x7c>)
     2fc:	4a19      	ldr	r2, [pc, #100]	; (364 <Reset_Handler+0x74>)
     2fe:	429a      	cmp	r2, r3
     300:	d20c      	bcs.n	31c <Reset_Handler+0x2c>
     302:	3b01      	subs	r3, #1
     304:	1a9b      	subs	r3, r3, r2
     306:	f023 0303 	bic.w	r3, r3, #3
     30a:	3304      	adds	r3, #4
     30c:	4413      	add	r3, r2
     30e:	4916      	ldr	r1, [pc, #88]	; (368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     310:	f851 0b04 	ldr.w	r0, [r1], #4
     314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     318:	429a      	cmp	r2, r3
     31a:	d1f9      	bne.n	310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     31c:	4b14      	ldr	r3, [pc, #80]	; (370 <Reset_Handler+0x80>)
     31e:	4a15      	ldr	r2, [pc, #84]	; (374 <Reset_Handler+0x84>)
     320:	429a      	cmp	r2, r3
     322:	d20a      	bcs.n	33a <Reset_Handler+0x4a>
     324:	3b01      	subs	r3, #1
     326:	1a9b      	subs	r3, r3, r2
     328:	f023 0303 	bic.w	r3, r3, #3
     32c:	3304      	adds	r3, #4
     32e:	4413      	add	r3, r2
                *pDest++ = 0;
     330:	2100      	movs	r1, #0
     332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     336:	4293      	cmp	r3, r2
     338:	d1fb      	bne.n	332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     33a:	4b0f      	ldr	r3, [pc, #60]	; (378 <Reset_Handler+0x88>)
     33c:	4a0f      	ldr	r2, [pc, #60]	; (37c <Reset_Handler+0x8c>)
     33e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     34c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     358:	4b09      	ldr	r3, [pc, #36]	; (380 <Reset_Handler+0x90>)
     35a:	4798      	blx	r3
        main();
     35c:	4b09      	ldr	r3, [pc, #36]	; (384 <Reset_Handler+0x94>)
     35e:	4798      	blx	r3
     360:	e7fe      	b.n	360 <Reset_Handler+0x70>
     362:	bf00      	nop
     364:	20000000 	.word	0x20000000
     368:	0000ea88 	.word	0x0000ea88
     36c:	200005bc 	.word	0x200005bc
     370:	20007dec 	.word	0x20007dec
     374:	200005c0 	.word	0x200005c0
     378:	e000ed00 	.word	0xe000ed00
     37c:	00000000 	.word	0x00000000
     380:	0000c7f9 	.word	0x0000c7f9
     384:	0000a5cd 	.word	0x0000a5cd

00000388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     388:	b5f0      	push	{r4, r5, r6, r7, lr}
     38a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <ADC_0_init+0x74>)
     38e:	6a13      	ldr	r3, [r2, #32]
     390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     396:	2241      	movs	r2, #65	; 0x41
     398:	4b19      	ldr	r3, [pc, #100]	; (400 <ADC_0_init+0x78>)
     39a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     39e:	4e19      	ldr	r6, [pc, #100]	; (404 <ADC_0_init+0x7c>)
     3a0:	4d19      	ldr	r5, [pc, #100]	; (408 <ADC_0_init+0x80>)
     3a2:	2400      	movs	r4, #0
     3a4:	9402      	str	r4, [sp, #8]
     3a6:	4b19      	ldr	r3, [pc, #100]	; (40c <ADC_0_init+0x84>)
     3a8:	9301      	str	r3, [sp, #4]
     3aa:	2301      	movs	r3, #1
     3ac:	9300      	str	r3, [sp, #0]
     3ae:	4623      	mov	r3, r4
     3b0:	4632      	mov	r2, r6
     3b2:	4917      	ldr	r1, [pc, #92]	; (410 <ADC_0_init+0x88>)
     3b4:	4628      	mov	r0, r5
     3b6:	4f17      	ldr	r7, [pc, #92]	; (414 <ADC_0_init+0x8c>)
     3b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3ba:	2310      	movs	r3, #16
     3bc:	1d32      	adds	r2, r6, #4
     3be:	4621      	mov	r1, r4
     3c0:	4628      	mov	r0, r5
     3c2:	4c15      	ldr	r4, [pc, #84]	; (418 <ADC_0_init+0x90>)
     3c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3c6:	4b15      	ldr	r3, [pc, #84]	; (41c <ADC_0_init+0x94>)
     3c8:	2280      	movs	r2, #128	; 0x80
     3ca:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3d0:	629a      	str	r2, [r3, #40]	; 0x28
     3d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f8:	b005      	add	sp, #20
     3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3fc:	40000800 	.word	0x40000800
     400:	40001c00 	.word	0x40001c00
     404:	200005dc 	.word	0x200005dc
     408:	20001058 	.word	0x20001058
     40c:	20001154 	.word	0x20001154
     410:	43001c00 	.word	0x43001c00
     414:	00004851 	.word	0x00004851
     418:	000048f5 	.word	0x000048f5
     41c:	41008000 	.word	0x41008000

00000420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     420:	b5f0      	push	{r4, r5, r6, r7, lr}
     422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     424:	4a1e      	ldr	r2, [pc, #120]	; (4a0 <ADC_1_init+0x80>)
     426:	6a13      	ldr	r3, [r2, #32]
     428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     42c:	6213      	str	r3, [r2, #32]
     42e:	2241      	movs	r2, #65	; 0x41
     430:	4b1c      	ldr	r3, [pc, #112]	; (4a4 <ADC_1_init+0x84>)
     432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     436:	4e1c      	ldr	r6, [pc, #112]	; (4a8 <ADC_1_init+0x88>)
     438:	4d1c      	ldr	r5, [pc, #112]	; (4ac <ADC_1_init+0x8c>)
     43a:	2400      	movs	r4, #0
     43c:	9402      	str	r4, [sp, #8]
     43e:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <ADC_1_init+0x90>)
     440:	9301      	str	r3, [sp, #4]
     442:	2301      	movs	r3, #1
     444:	9300      	str	r3, [sp, #0]
     446:	4623      	mov	r3, r4
     448:	f106 0214 	add.w	r2, r6, #20
     44c:	4919      	ldr	r1, [pc, #100]	; (4b4 <ADC_1_init+0x94>)
     44e:	4628      	mov	r0, r5
     450:	4f19      	ldr	r7, [pc, #100]	; (4b8 <ADC_1_init+0x98>)
     452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     454:	2310      	movs	r3, #16
     456:	f106 0218 	add.w	r2, r6, #24
     45a:	4621      	mov	r1, r4
     45c:	4628      	mov	r0, r5
     45e:	4c17      	ldr	r4, [pc, #92]	; (4bc <ADC_1_init+0x9c>)
     460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     462:	4b17      	ldr	r3, [pc, #92]	; (4c0 <ADC_1_init+0xa0>)
     464:	2204      	movs	r2, #4
     466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     46a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     48a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     48e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     49a:	b005      	add	sp, #20
     49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     49e:	bf00      	nop
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	200005dc 	.word	0x200005dc
     4ac:	2000122c 	.word	0x2000122c
     4b0:	20000ff4 	.word	0x20000ff4
     4b4:	43002000 	.word	0x43002000
     4b8:	00004851 	.word	0x00004851
     4bc:	000048f5 	.word	0x000048f5
     4c0:	41008000 	.word	0x41008000

000004c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4c6:	4a05      	ldr	r2, [pc, #20]	; (4dc <CRC_0_init+0x18>)
     4c8:	6993      	ldr	r3, [r2, #24]
     4ca:	f043 0302 	orr.w	r3, r3, #2
     4ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4d0:	4903      	ldr	r1, [pc, #12]	; (4e0 <CRC_0_init+0x1c>)
     4d2:	4804      	ldr	r0, [pc, #16]	; (4e4 <CRC_0_init+0x20>)
     4d4:	4b04      	ldr	r3, [pc, #16]	; (4e8 <CRC_0_init+0x24>)
     4d6:	4798      	blx	r3
     4d8:	bd08      	pop	{r3, pc}
     4da:	bf00      	nop
     4dc:	40000800 	.word	0x40000800
     4e0:	41002000 	.word	0x41002000
     4e4:	20000ff0 	.word	0x20000ff0
     4e8:	00004b91 	.word	0x00004b91

000004ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4ec:	b508      	push	{r3, lr}
     4ee:	4b09      	ldr	r3, [pc, #36]	; (514 <EVENT_SYSTEM_0_init+0x28>)
     4f0:	2240      	movs	r2, #64	; 0x40
     4f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     502:	4a05      	ldr	r2, [pc, #20]	; (518 <EVENT_SYSTEM_0_init+0x2c>)
     504:	6993      	ldr	r3, [r2, #24]
     506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     50a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     50c:	4b03      	ldr	r3, [pc, #12]	; (51c <EVENT_SYSTEM_0_init+0x30>)
     50e:	4798      	blx	r3
     510:	bd08      	pop	{r3, pc}
     512:	bf00      	nop
     514:	40001c00 	.word	0x40001c00
     518:	40000800 	.word	0x40000800
     51c:	00004c15 	.word	0x00004c15

00000520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     520:	4a02      	ldr	r2, [pc, #8]	; (52c <FLASH_0_CLOCK_init+0xc>)
     522:	6913      	ldr	r3, [r2, #16]
     524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     528:	6113      	str	r3, [r2, #16]
     52a:	4770      	bx	lr
     52c:	40000800 	.word	0x40000800

00000530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     532:	4b03      	ldr	r3, [pc, #12]	; (540 <FLASH_0_init+0x10>)
     534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     536:	4903      	ldr	r1, [pc, #12]	; (544 <FLASH_0_init+0x14>)
     538:	4803      	ldr	r0, [pc, #12]	; (548 <FLASH_0_init+0x18>)
     53a:	4b04      	ldr	r3, [pc, #16]	; (54c <FLASH_0_init+0x1c>)
     53c:	4798      	blx	r3
     53e:	bd08      	pop	{r3, pc}
     540:	00000521 	.word	0x00000521
     544:	41004000 	.word	0x41004000
     548:	20000fd4 	.word	0x20000fd4
     54c:	00004c35 	.word	0x00004c35

00000550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
     550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     552:	4b5a      	ldr	r3, [pc, #360]	; (6bc <QSPI_INSTANCE_PORT_init+0x16c>)
     554:	f44f 6500 	mov.w	r5, #2048	; 0x800
     558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     55c:	4a58      	ldr	r2, [pc, #352]	; (6c0 <QSPI_INSTANCE_PORT_init+0x170>)
     55e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     562:	4858      	ldr	r0, [pc, #352]	; (6c4 <QSPI_INSTANCE_PORT_init+0x174>)
     564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     56c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     57c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     58c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     594:	f44f 7280 	mov.w	r2, #256	; 0x100
     598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     59a:	494b      	ldr	r1, [pc, #300]	; (6c8 <QSPI_INSTANCE_PORT_init+0x178>)
     59c:	6299      	str	r1, [r3, #40]	; 0x28
     59e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     5a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     5aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
     5d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
     5dc:	6299      	str	r1, [r3, #40]	; 0x28
     5de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     5e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     60e:	f44f 6180 	mov.w	r1, #1024	; 0x400
     612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     614:	4a2d      	ldr	r2, [pc, #180]	; (6cc <QSPI_INSTANCE_PORT_init+0x17c>)
     616:	629a      	str	r2, [r3, #40]	; 0x28
     618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     61a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     61c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     62c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     63c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     64a:	4a21      	ldr	r2, [pc, #132]	; (6d0 <QSPI_INSTANCE_PORT_init+0x180>)
     64c:	629a      	str	r2, [r3, #40]	; 0x28
     64e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     65a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <QSPI_INSTANCE_PORT_init+0x184>)
     684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     68c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     69c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     6b8:	bc30      	pop	{r4, r5}
     6ba:	4770      	bx	lr
     6bc:	41008000 	.word	0x41008000
     6c0:	40020800 	.word	0x40020800
     6c4:	c0020000 	.word	0xc0020000
     6c8:	40000100 	.word	0x40000100
     6cc:	40000400 	.word	0x40000400
     6d0:	40000800 	.word	0x40000800
     6d4:	40020400 	.word	0x40020400

000006d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     6d8:	4b06      	ldr	r3, [pc, #24]	; (6f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
     6da:	691a      	ldr	r2, [r3, #16]
     6dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     6e2:	691a      	ldr	r2, [r3, #16]
     6e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     6e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     6ea:	69da      	ldr	r2, [r3, #28]
     6ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6f0:	61da      	str	r2, [r3, #28]
     6f2:	4770      	bx	lr
     6f4:	40000800 	.word	0x40000800

000006f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
     6f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <QSPI_INSTANCE_init+0x14>)
     6fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
     6fe:	4904      	ldr	r1, [pc, #16]	; (710 <QSPI_INSTANCE_init+0x18>)
     700:	4804      	ldr	r0, [pc, #16]	; (714 <QSPI_INSTANCE_init+0x1c>)
     702:	4b05      	ldr	r3, [pc, #20]	; (718 <QSPI_INSTANCE_init+0x20>)
     704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <QSPI_INSTANCE_init+0x24>)
     708:	4798      	blx	r3
     70a:	bd08      	pop	{r3, pc}
     70c:	000006d9 	.word	0x000006d9
     710:	42003400 	.word	0x42003400
     714:	20001298 	.word	0x20001298
     718:	00004de1 	.word	0x00004de1
     71c:	00000551 	.word	0x00000551

00000720 <USART_EAST_CLOCK_init>:
     720:	4b06      	ldr	r3, [pc, #24]	; (73c <USART_EAST_CLOCK_init+0x1c>)
     722:	2241      	movs	r2, #65	; 0x41
     724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     728:	2242      	movs	r2, #66	; 0x42
     72a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     72e:	4a04      	ldr	r2, [pc, #16]	; (740 <USART_EAST_CLOCK_init+0x20>)
     730:	6953      	ldr	r3, [r2, #20]
     732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     736:	6153      	str	r3, [r2, #20]
     738:	4770      	bx	lr
     73a:	bf00      	nop
     73c:	40001c00 	.word	0x40001c00
     740:	40000800 	.word	0x40000800

00000744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <USART_EAST_PORT_init+0x44>)
     746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     74a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     74e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     75a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     75e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     76a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     77a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     77e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     786:	4770      	bx	lr
     788:	41008000 	.word	0x41008000

0000078c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     78c:	b510      	push	{r4, lr}
     78e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <USART_EAST_init+0x20>)
     792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     794:	2300      	movs	r3, #0
     796:	9300      	str	r3, [sp, #0]
     798:	2310      	movs	r3, #16
     79a:	4a05      	ldr	r2, [pc, #20]	; (7b0 <USART_EAST_init+0x24>)
     79c:	4905      	ldr	r1, [pc, #20]	; (7b4 <USART_EAST_init+0x28>)
     79e:	4806      	ldr	r0, [pc, #24]	; (7b8 <USART_EAST_init+0x2c>)
     7a0:	4c06      	ldr	r4, [pc, #24]	; (7bc <USART_EAST_init+0x30>)
     7a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <USART_EAST_init+0x34>)
     7a6:	4798      	blx	r3
}
     7a8:	b002      	add	sp, #8
     7aa:	bd10      	pop	{r4, pc}
     7ac:	00000721 	.word	0x00000721
     7b0:	20000604 	.word	0x20000604
     7b4:	40003000 	.word	0x40003000
     7b8:	20001084 	.word	0x20001084
     7bc:	000056c1 	.word	0x000056c1
     7c0:	00000745 	.word	0x00000745

000007c4 <USART_NORTH_CLOCK_init>:
     7c4:	4b06      	ldr	r3, [pc, #24]	; (7e0 <USART_NORTH_CLOCK_init+0x1c>)
     7c6:	2241      	movs	r2, #65	; 0x41
     7c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     7cc:	2242      	movs	r2, #66	; 0x42
     7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     7d2:	4a04      	ldr	r2, [pc, #16]	; (7e4 <USART_NORTH_CLOCK_init+0x20>)
     7d4:	6953      	ldr	r3, [r2, #20]
     7d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7da:	6153      	str	r3, [r2, #20]
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	40001c00 	.word	0x40001c00
     7e4:	40000800 	.word	0x40000800

000007e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7e8:	4b10      	ldr	r3, [pc, #64]	; (82c <USART_NORTH_PORT_init+0x44>)
     7ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     7ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     80a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     80e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     81a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     81e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     82a:	4770      	bx	lr
     82c:	41008000 	.word	0x41008000

00000830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     830:	b510      	push	{r4, lr}
     832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     834:	4b06      	ldr	r3, [pc, #24]	; (850 <USART_NORTH_init+0x20>)
     836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     838:	2300      	movs	r3, #0
     83a:	9300      	str	r3, [sp, #0]
     83c:	2310      	movs	r3, #16
     83e:	4a05      	ldr	r2, [pc, #20]	; (854 <USART_NORTH_init+0x24>)
     840:	4905      	ldr	r1, [pc, #20]	; (858 <USART_NORTH_init+0x28>)
     842:	4806      	ldr	r0, [pc, #24]	; (85c <USART_NORTH_init+0x2c>)
     844:	4c06      	ldr	r4, [pc, #24]	; (860 <USART_NORTH_init+0x30>)
     846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     848:	4b06      	ldr	r3, [pc, #24]	; (864 <USART_NORTH_init+0x34>)
     84a:	4798      	blx	r3
}
     84c:	b002      	add	sp, #8
     84e:	bd10      	pop	{r4, pc}
     850:	000007c5 	.word	0x000007c5
     854:	20000614 	.word	0x20000614
     858:	40003400 	.word	0x40003400
     85c:	200010d8 	.word	0x200010d8
     860:	000056c1 	.word	0x000056c1
     864:	000007e9 	.word	0x000007e9

00000868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <GRID_AUX_PORT_init+0x44>)
     86a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     87e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     88e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     89a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     89e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     8aa:	4770      	bx	lr
     8ac:	41008000 	.word	0x41008000

000008b0 <GRID_AUX_CLOCK_init>:
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <GRID_AUX_CLOCK_init+0x1c>)
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8b8:	2242      	movs	r2, #66	; 0x42
     8ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8be:	4a04      	ldr	r2, [pc, #16]	; (8d0 <GRID_AUX_CLOCK_init+0x20>)
     8c0:	6993      	ldr	r3, [r2, #24]
     8c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8c6:	6193      	str	r3, [r2, #24]
     8c8:	4770      	bx	lr
     8ca:	bf00      	nop
     8cc:	40001c00 	.word	0x40001c00
     8d0:	40000800 	.word	0x40000800

000008d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
     8d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <GRID_AUX_init+0x18>)
     8d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
     8da:	2200      	movs	r2, #0
     8dc:	4904      	ldr	r1, [pc, #16]	; (8f0 <GRID_AUX_init+0x1c>)
     8de:	4805      	ldr	r0, [pc, #20]	; (8f4 <GRID_AUX_init+0x20>)
     8e0:	4b05      	ldr	r3, [pc, #20]	; (8f8 <GRID_AUX_init+0x24>)
     8e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
     8e4:	4b05      	ldr	r3, [pc, #20]	; (8fc <GRID_AUX_init+0x28>)
     8e6:	4798      	blx	r3
     8e8:	bd08      	pop	{r3, pc}
     8ea:	bf00      	nop
     8ec:	000008b1 	.word	0x000008b1
     8f0:	41012000 	.word	0x41012000
     8f4:	2000104c 	.word	0x2000104c
     8f8:	00005949 	.word	0x00005949
     8fc:	00000869 	.word	0x00000869

00000900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     900:	4b2b      	ldr	r3, [pc, #172]	; (9b0 <UI_SPI_PORT_init+0xb0>)
     902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     90a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     90e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <UI_SPI_PORT_init+0xb4>)
     918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     94c:	4a1a      	ldr	r2, [pc, #104]	; (9b8 <UI_SPI_PORT_init+0xb8>)
     94e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     95a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     95e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     96a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     96e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     974:	4a11      	ldr	r2, [pc, #68]	; (9bc <UI_SPI_PORT_init+0xbc>)
     976:	629a      	str	r2, [r3, #40]	; 0x28
     978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     97c:	3210      	adds	r2, #16
     97e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop
     9b0:	41008000 	.word	0x41008000
     9b4:	c0000010 	.word	0xc0000010
     9b8:	c0000020 	.word	0xc0000020
     9bc:	40020000 	.word	0x40020000

000009c0 <UI_SPI_CLOCK_init>:
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <UI_SPI_CLOCK_init+0x1c>)
     9c2:	2241      	movs	r2, #65	; 0x41
     9c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9c8:	2243      	movs	r2, #67	; 0x43
     9ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ce:	4a04      	ldr	r2, [pc, #16]	; (9e0 <UI_SPI_CLOCK_init+0x20>)
     9d0:	6993      	ldr	r3, [r2, #24]
     9d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9d6:	6193      	str	r3, [r2, #24]
     9d8:	4770      	bx	lr
     9da:	bf00      	nop
     9dc:	40001c00 	.word	0x40001c00
     9e0:	40000800 	.word	0x40000800

000009e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     9e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     9e6:	4b04      	ldr	r3, [pc, #16]	; (9f8 <UI_SPI_init+0x14>)
     9e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     9ea:	4904      	ldr	r1, [pc, #16]	; (9fc <UI_SPI_init+0x18>)
     9ec:	4804      	ldr	r0, [pc, #16]	; (a00 <UI_SPI_init+0x1c>)
     9ee:	4b05      	ldr	r3, [pc, #20]	; (a04 <UI_SPI_init+0x20>)
     9f0:	4798      	blx	r3
	UI_SPI_PORT_init();
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <UI_SPI_init+0x24>)
     9f4:	4798      	blx	r3
     9f6:	bd08      	pop	{r3, pc}
     9f8:	000009c1 	.word	0x000009c1
     9fc:	41014000 	.word	0x41014000
     a00:	20000f4c 	.word	0x20000f4c
     a04:	00004fd1 	.word	0x00004fd1
     a08:	00000901 	.word	0x00000901

00000a0c <USART_WEST_CLOCK_init>:
     a0c:	4b06      	ldr	r3, [pc, #24]	; (a28 <USART_WEST_CLOCK_init+0x1c>)
     a0e:	2241      	movs	r2, #65	; 0x41
     a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a14:	2242      	movs	r2, #66	; 0x42
     a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a1a:	4a04      	ldr	r2, [pc, #16]	; (a2c <USART_WEST_CLOCK_init+0x20>)
     a1c:	6a13      	ldr	r3, [r2, #32]
     a1e:	f043 0301 	orr.w	r3, r3, #1
     a22:	6213      	str	r3, [r2, #32]
     a24:	4770      	bx	lr
     a26:	bf00      	nop
     a28:	40001c00 	.word	0x40001c00
     a2c:	40000800 	.word	0x40000800

00000a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a30:	4b10      	ldr	r3, [pc, #64]	; (a74 <USART_WEST_PORT_init+0x44>)
     a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000

00000a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     a78:	b510      	push	{r4, lr}
     a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     a7c:	4b07      	ldr	r3, [pc, #28]	; (a9c <USART_WEST_init+0x24>)
     a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     a80:	2300      	movs	r3, #0
     a82:	9300      	str	r3, [sp, #0]
     a84:	2310      	movs	r3, #16
     a86:	4a06      	ldr	r2, [pc, #24]	; (aa0 <USART_WEST_init+0x28>)
     a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     a8c:	4805      	ldr	r0, [pc, #20]	; (aa4 <USART_WEST_init+0x2c>)
     a8e:	4c06      	ldr	r4, [pc, #24]	; (aa8 <USART_WEST_init+0x30>)
     a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
     a92:	4b06      	ldr	r3, [pc, #24]	; (aac <USART_WEST_init+0x34>)
     a94:	4798      	blx	r3
}
     a96:	b002      	add	sp, #8
     a98:	bd10      	pop	{r4, pc}
     a9a:	bf00      	nop
     a9c:	00000a0d 	.word	0x00000a0d
     aa0:	20000624 	.word	0x20000624
     aa4:	2000118c 	.word	0x2000118c
     aa8:	000056c1 	.word	0x000056c1
     aac:	00000a31 	.word	0x00000a31

00000ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ab0:	4b16      	ldr	r3, [pc, #88]	; (b0c <SYS_I2C_PORT_init+0x5c>)
     ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     b0a:	4770      	bx	lr
     b0c:	41008000 	.word	0x41008000

00000b10 <SYS_I2C_CLOCK_init>:
     b10:	4b06      	ldr	r3, [pc, #24]	; (b2c <SYS_I2C_CLOCK_init+0x1c>)
     b12:	2241      	movs	r2, #65	; 0x41
     b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b18:	2242      	movs	r2, #66	; 0x42
     b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b1e:	4a04      	ldr	r2, [pc, #16]	; (b30 <SYS_I2C_CLOCK_init+0x20>)
     b20:	6a13      	ldr	r3, [r2, #32]
     b22:	f043 0302 	orr.w	r3, r3, #2
     b26:	6213      	str	r3, [r2, #32]
     b28:	4770      	bx	lr
     b2a:	bf00      	nop
     b2c:	40001c00 	.word	0x40001c00
     b30:	40000800 	.word	0x40000800

00000b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     b36:	4b04      	ldr	r3, [pc, #16]	; (b48 <SYS_I2C_init+0x14>)
     b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     b3a:	4904      	ldr	r1, [pc, #16]	; (b4c <SYS_I2C_init+0x18>)
     b3c:	4804      	ldr	r0, [pc, #16]	; (b50 <SYS_I2C_init+0x1c>)
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <SYS_I2C_init+0x20>)
     b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
     b42:	4b05      	ldr	r3, [pc, #20]	; (b58 <SYS_I2C_init+0x24>)
     b44:	4798      	blx	r3
     b46:	bd08      	pop	{r3, pc}
     b48:	00000b11 	.word	0x00000b11
     b4c:	43000400 	.word	0x43000400
     b50:	2000100c 	.word	0x2000100c
     b54:	00004d15 	.word	0x00004d15
     b58:	00000ab1 	.word	0x00000ab1

00000b5c <USART_SOUTH_CLOCK_init>:
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <USART_SOUTH_CLOCK_init+0x1c>)
     b5e:	2241      	movs	r2, #65	; 0x41
     b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     b64:	2242      	movs	r2, #66	; 0x42
     b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     b6a:	4a04      	ldr	r2, [pc, #16]	; (b7c <USART_SOUTH_CLOCK_init+0x20>)
     b6c:	6a13      	ldr	r3, [r2, #32]
     b6e:	f043 0304 	orr.w	r3, r3, #4
     b72:	6213      	str	r3, [r2, #32]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	40001c00 	.word	0x40001c00
     b7c:	40000800 	.word	0x40000800

00000b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <USART_SOUTH_PORT_init+0x44>)
     b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     bc2:	4770      	bx	lr
     bc4:	41008000 	.word	0x41008000

00000bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     bc8:	b510      	push	{r4, lr}
     bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <USART_SOUTH_init+0x20>)
     bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     bd0:	2300      	movs	r3, #0
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	2310      	movs	r3, #16
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <USART_SOUTH_init+0x24>)
     bd8:	4905      	ldr	r1, [pc, #20]	; (bf0 <USART_SOUTH_init+0x28>)
     bda:	4806      	ldr	r0, [pc, #24]	; (bf4 <USART_SOUTH_init+0x2c>)
     bdc:	4c06      	ldr	r4, [pc, #24]	; (bf8 <USART_SOUTH_init+0x30>)
     bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     be0:	4b06      	ldr	r3, [pc, #24]	; (bfc <USART_SOUTH_init+0x34>)
     be2:	4798      	blx	r3
}
     be4:	b002      	add	sp, #8
     be6:	bd10      	pop	{r4, pc}
     be8:	00000b5d 	.word	0x00000b5d
     bec:	20000634 	.word	0x20000634
     bf0:	43000800 	.word	0x43000800
     bf4:	200011dc 	.word	0x200011dc
     bf8:	000056c1 	.word	0x000056c1
     bfc:	00000b81 	.word	0x00000b81

00000c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c00:	4b29      	ldr	r3, [pc, #164]	; (ca8 <GRID_LED_PORT_init+0xa8>)
     c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c12:	4926      	ldr	r1, [pc, #152]	; (cac <GRID_LED_PORT_init+0xac>)
     c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c48:	4919      	ldr	r1, [pc, #100]	; (cb0 <GRID_LED_PORT_init+0xb0>)
     c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c74:	629a      	str	r2, [r3, #40]	; 0x28
     c76:	4a0f      	ldr	r2, [pc, #60]	; (cb4 <GRID_LED_PORT_init+0xb4>)
     c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ca6:	4770      	bx	lr
     ca8:	41008000 	.word	0x41008000
     cac:	c0004000 	.word	0xc0004000
     cb0:	c0008000 	.word	0xc0008000
     cb4:	c0024000 	.word	0xc0024000

00000cb8 <GRID_LED_CLOCK_init>:
     cb8:	4b06      	ldr	r3, [pc, #24]	; (cd4 <GRID_LED_CLOCK_init+0x1c>)
     cba:	2241      	movs	r2, #65	; 0x41
     cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     cc0:	2242      	movs	r2, #66	; 0x42
     cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     cc6:	4a04      	ldr	r2, [pc, #16]	; (cd8 <GRID_LED_CLOCK_init+0x20>)
     cc8:	6a13      	ldr	r3, [r2, #32]
     cca:	f043 0308 	orr.w	r3, r3, #8
     cce:	6213      	str	r3, [r2, #32]
     cd0:	4770      	bx	lr
     cd2:	bf00      	nop
     cd4:	40001c00 	.word	0x40001c00
     cd8:	40000800 	.word	0x40000800

00000cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <GRID_LED_init+0x14>)
     ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     ce2:	4904      	ldr	r1, [pc, #16]	; (cf4 <GRID_LED_init+0x18>)
     ce4:	4804      	ldr	r0, [pc, #16]	; (cf8 <GRID_LED_init+0x1c>)
     ce6:	4b05      	ldr	r3, [pc, #20]	; (cfc <GRID_LED_init+0x20>)
     ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
     cea:	4b05      	ldr	r3, [pc, #20]	; (d00 <GRID_LED_init+0x24>)
     cec:	4798      	blx	r3
     cee:	bd08      	pop	{r3, pc}
     cf0:	00000cb9 	.word	0x00000cb9
     cf4:	43000c00 	.word	0x43000c00
     cf8:	20001128 	.word	0x20001128
     cfc:	00005235 	.word	0x00005235
     d00:	00000c01 	.word	0x00000c01

00000d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
     d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
     d06:	4802      	ldr	r0, [pc, #8]	; (d10 <delay_driver_init+0xc>)
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <delay_driver_init+0x10>)
     d0a:	4798      	blx	r3
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	e000e010 	.word	0xe000e010
     d14:	00004bc1 	.word	0x00004bc1

00000d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d18:	4b1e      	ldr	r3, [pc, #120]	; (d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     d24:	6299      	str	r1, [r3, #40]	; 0x28
     d26:	481c      	ldr	r0, [pc, #112]	; (d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5e:	6299      	str	r1, [r3, #40]	; 0x28
     d60:	490e      	ldr	r1, [pc, #56]	; (d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     d92:	4770      	bx	lr
     d94:	41008000 	.word	0x41008000
     d98:	c0000100 	.word	0xc0000100
     d9c:	c0000200 	.word	0xc0000200

00000da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
     da0:	2241      	movs	r2, #65	; 0x41
     da2:	4b07      	ldr	r3, [pc, #28]	; (dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     dac:	691a      	ldr	r2, [r3, #16]
     dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     db4:	699a      	ldr	r2, [r3, #24]
     db6:	f042 0201 	orr.w	r2, r2, #1
     dba:	619a      	str	r2, [r3, #24]
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop
     dc0:	40001c00 	.word	0x40001c00

00000dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <USB_DEVICE_INSTANCE_init+0x10>)
     dc8:	4798      	blx	r3
	usb_d_init();
     dca:	4b03      	ldr	r3, [pc, #12]	; (dd8 <USB_DEVICE_INSTANCE_init+0x14>)
     dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <USB_DEVICE_INSTANCE_init+0x18>)
     dd0:	4798      	blx	r3
     dd2:	bd08      	pop	{r3, pc}
     dd4:	00000da1 	.word	0x00000da1
     dd8:	00005c11 	.word	0x00005c11
     ddc:	00000d19 	.word	0x00000d19

00000de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     de0:	4a02      	ldr	r2, [pc, #8]	; (dec <WDT_0_CLOCK_init+0xc>)
     de2:	6953      	ldr	r3, [r2, #20]
     de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     de8:	6153      	str	r3, [r2, #20]
     dea:	4770      	bx	lr
     dec:	40000800 	.word	0x40000800

00000df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     df2:	4b06      	ldr	r3, [pc, #24]	; (e0c <WDT_0_init+0x1c>)
     df4:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     df6:	2248      	movs	r2, #72	; 0x48
     df8:	4905      	ldr	r1, [pc, #20]	; (e10 <WDT_0_init+0x20>)
     dfa:	2001      	movs	r0, #1
     dfc:	4b05      	ldr	r3, [pc, #20]	; (e14 <WDT_0_init+0x24>)
     dfe:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e00:	4805      	ldr	r0, [pc, #20]	; (e18 <WDT_0_init+0x28>)
     e02:	4b06      	ldr	r3, [pc, #24]	; (e1c <WDT_0_init+0x2c>)
     e04:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x30>)
     e08:	4798      	blx	r3
     e0a:	bd08      	pop	{r3, pc}
     e0c:	00000de1 	.word	0x00000de1
     e10:	0000dcc8 	.word	0x0000dcc8
     e14:	00005f69 	.word	0x00005f69
     e18:	200010d4 	.word	0x200010d4
     e1c:	40002000 	.word	0x40002000
     e20:	00009bb1 	.word	0x00009bb1

00000e24 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e28:	4ba3      	ldr	r3, [pc, #652]	; (10b8 <system_init+0x294>)
     e2a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     e2c:	4ba3      	ldr	r3, [pc, #652]	; (10bc <system_init+0x298>)
     e2e:	2220      	movs	r2, #32
     e30:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e32:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     e38:	629a      	str	r2, [r3, #40]	; 0x28
     e3a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     e3e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e40:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     e44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e48:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e4c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     e50:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e52:	4e9b      	ldr	r6, [pc, #620]	; (10c0 <system_init+0x29c>)
     e54:	629e      	str	r6, [r3, #40]	; 0x28
     e56:	499b      	ldr	r1, [pc, #620]	; (10c4 <system_init+0x2a0>)
     e58:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e5a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     e5e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e62:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e66:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     e6a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e6e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e78:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e7c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e80:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e84:	4d90      	ldr	r5, [pc, #576]	; (10c8 <system_init+0x2a4>)
     e86:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e8a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     e8e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e92:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     ea6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     eaa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     eae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     eb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eba:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ebe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ec2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ec6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     eca:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ece:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ed2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     ed6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     eda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ede:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eea:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     eee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ef2:	4c76      	ldr	r4, [pc, #472]	; (10cc <system_init+0x2a8>)
     ef4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ef8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     efc:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     f00:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     f04:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f08:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     f0c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f10:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f14:	f44f 6400 	mov.w	r4, #2048	; 0x800
     f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f1c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 115c <system_init+0x338>
     f20:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     f24:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f28:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     f2c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     f30:	f045 0504 	orr.w	r5, r5, #4
     f34:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     f38:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f3c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     f40:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f44:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f48:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f4c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f50:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     f54:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f58:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f60:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     f68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f6c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     f70:	4a57      	ldr	r2, [pc, #348]	; (10d0 <system_init+0x2ac>)
     f72:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f76:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     f7a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     f7e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f82:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     f86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     f92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f9e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fa2:	494c      	ldr	r1, [pc, #304]	; (10d4 <system_init+0x2b0>)
     fa4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fa8:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     fac:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fb0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fb4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     fb8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fbc:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fc0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fc4:	4944      	ldr	r1, [pc, #272]	; (10d8 <system_init+0x2b4>)
     fc6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fca:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     fce:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fd2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fd6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fda:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fde:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fe2:	4a3e      	ldr	r2, [pc, #248]	; (10dc <system_init+0x2b8>)
     fe4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fe8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ff0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <system_init+0x2bc>)
     ff6:	4798      	blx	r3
	ADC_1_init();
     ff8:	4b3a      	ldr	r3, [pc, #232]	; (10e4 <system_init+0x2c0>)
     ffa:	4798      	blx	r3

	CRC_0_init();
     ffc:	4b3a      	ldr	r3, [pc, #232]	; (10e8 <system_init+0x2c4>)
     ffe:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <system_init+0x2c8>)
    1002:	4798      	blx	r3

	FLASH_0_init();
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <system_init+0x2cc>)
    1006:	4798      	blx	r3

	QSPI_INSTANCE_init();
    1008:	4b3a      	ldr	r3, [pc, #232]	; (10f4 <system_init+0x2d0>)
    100a:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    100c:	4c3a      	ldr	r4, [pc, #232]	; (10f8 <system_init+0x2d4>)
    100e:	6963      	ldr	r3, [r4, #20]
    1010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1014:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    1016:	4b39      	ldr	r3, [pc, #228]	; (10fc <system_init+0x2d8>)
    1018:	4798      	blx	r3
    101a:	4602      	mov	r2, r0
    101c:	4938      	ldr	r1, [pc, #224]	; (1100 <system_init+0x2dc>)
    101e:	4839      	ldr	r0, [pc, #228]	; (1104 <system_init+0x2e0>)
    1020:	4d39      	ldr	r5, [pc, #228]	; (1108 <system_init+0x2e4>)
    1022:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    1024:	4b39      	ldr	r3, [pc, #228]	; (110c <system_init+0x2e8>)
    1026:	4798      	blx	r3
	USART_NORTH_init();
    1028:	4b39      	ldr	r3, [pc, #228]	; (1110 <system_init+0x2ec>)
    102a:	4798      	blx	r3

	GRID_AUX_init();
    102c:	4b39      	ldr	r3, [pc, #228]	; (1114 <system_init+0x2f0>)
    102e:	4798      	blx	r3

	UI_SPI_init();
    1030:	4b39      	ldr	r3, [pc, #228]	; (1118 <system_init+0x2f4>)
    1032:	4798      	blx	r3
	USART_WEST_init();
    1034:	4b39      	ldr	r3, [pc, #228]	; (111c <system_init+0x2f8>)
    1036:	4798      	blx	r3

	SYS_I2C_init();
    1038:	4b39      	ldr	r3, [pc, #228]	; (1120 <system_init+0x2fc>)
    103a:	4798      	blx	r3
	USART_SOUTH_init();
    103c:	4b39      	ldr	r3, [pc, #228]	; (1124 <system_init+0x300>)
    103e:	4798      	blx	r3

	GRID_LED_init();
    1040:	4b39      	ldr	r3, [pc, #228]	; (1128 <system_init+0x304>)
    1042:	4798      	blx	r3

	delay_driver_init();
    1044:	4b39      	ldr	r3, [pc, #228]	; (112c <system_init+0x308>)
    1046:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1048:	6963      	ldr	r3, [r4, #20]
    104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    104e:	6163      	str	r3, [r4, #20]
    1050:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    1054:	f04f 0840 	mov.w	r8, #64	; 0x40
    1058:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    105c:	4e34      	ldr	r6, [pc, #208]	; (1130 <system_init+0x30c>)
    105e:	47b0      	blx	r6
    1060:	4602      	mov	r2, r0
    1062:	4934      	ldr	r1, [pc, #208]	; (1134 <system_init+0x310>)
    1064:	4834      	ldr	r0, [pc, #208]	; (1138 <system_init+0x314>)
    1066:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1068:	6963      	ldr	r3, [r4, #20]
    106a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    106e:	6163      	str	r3, [r4, #20]
    1070:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    1074:	47b0      	blx	r6
    1076:	4602      	mov	r2, r0
    1078:	4930      	ldr	r1, [pc, #192]	; (113c <system_init+0x318>)
    107a:	4831      	ldr	r0, [pc, #196]	; (1140 <system_init+0x31c>)
    107c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    107e:	69a3      	ldr	r3, [r4, #24]
    1080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1084:	61a3      	str	r3, [r4, #24]
    1086:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    108a:	47b0      	blx	r6
    108c:	4602      	mov	r2, r0
    108e:	492d      	ldr	r1, [pc, #180]	; (1144 <system_init+0x320>)
    1090:	482d      	ldr	r0, [pc, #180]	; (1148 <system_init+0x324>)
    1092:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1094:	69a3      	ldr	r3, [r4, #24]
    1096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    109a:	61a3      	str	r3, [r4, #24]
    109c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    10a0:	47b0      	blx	r6
    10a2:	4602      	mov	r2, r0
    10a4:	4929      	ldr	r1, [pc, #164]	; (114c <system_init+0x328>)
    10a6:	482a      	ldr	r0, [pc, #168]	; (1150 <system_init+0x32c>)
    10a8:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    10aa:	4b2a      	ldr	r3, [pc, #168]	; (1154 <system_init+0x330>)
    10ac:	4798      	blx	r3

	WDT_0_init();
    10ae:	4b2a      	ldr	r3, [pc, #168]	; (1158 <system_init+0x334>)
    10b0:	4798      	blx	r3
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10b6:	bf00      	nop
    10b8:	0000652d 	.word	0x0000652d
    10bc:	41008000 	.word	0x41008000
    10c0:	40020000 	.word	0x40020000
    10c4:	c0020020 	.word	0xc0020020
    10c8:	c0020000 	.word	0xc0020000
    10cc:	40028000 	.word	0x40028000
    10d0:	c0020004 	.word	0xc0020004
    10d4:	c0000008 	.word	0xc0000008
    10d8:	c0000010 	.word	0xc0000010
    10dc:	c0000020 	.word	0xc0000020
    10e0:	00000389 	.word	0x00000389
    10e4:	00000421 	.word	0x00000421
    10e8:	000004c5 	.word	0x000004c5
    10ec:	000004ed 	.word	0x000004ed
    10f0:	00000531 	.word	0x00000531
    10f4:	000006f9 	.word	0x000006f9
    10f8:	40000800 	.word	0x40000800
    10fc:	00006f75 	.word	0x00006f75
    1100:	40002400 	.word	0x40002400
    1104:	20000f94 	.word	0x20000f94
    1108:	000053dd 	.word	0x000053dd
    110c:	0000078d 	.word	0x0000078d
    1110:	00000831 	.word	0x00000831
    1114:	000008d5 	.word	0x000008d5
    1118:	000009e5 	.word	0x000009e5
    111c:	00000a79 	.word	0x00000a79
    1120:	00000b35 	.word	0x00000b35
    1124:	00000bc9 	.word	0x00000bc9
    1128:	00000cdd 	.word	0x00000cdd
    112c:	00000d05 	.word	0x00000d05
    1130:	00008881 	.word	0x00008881
    1134:	40003800 	.word	0x40003800
    1138:	20001278 	.word	0x20001278
    113c:	40003c00 	.word	0x40003c00
    1140:	2000116c 	.word	0x2000116c
    1144:	4101a000 	.word	0x4101a000
    1148:	20000fb4 	.word	0x20000fb4
    114c:	4101c000 	.word	0x4101c000
    1150:	20001258 	.word	0x20001258
    1154:	00000dc5 	.word	0x00000dc5
    1158:	00000df1 	.word	0x00000df1
    115c:	40020800 	.word	0x40020800

00001160 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    1160:	b538      	push	{r3, r4, r5, lr}
    1162:	4604      	mov	r4, r0
    1164:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    1166:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    1168:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    116a:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    116c:	2300      	movs	r3, #0
    116e:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    1170:	0048      	lsls	r0, r1, #1
    1172:	4b09      	ldr	r3, [pc, #36]	; (1198 <grid_ain_channel_init+0x38>)
    1174:	4798      	blx	r3
    1176:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1178:	b14d      	cbz	r5, 118e <grid_ain_channel_init+0x2e>
    117a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    117c:	4619      	mov	r1, r3
    117e:	6822      	ldr	r2, [r4, #0]
    1180:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1184:	3301      	adds	r3, #1
    1186:	b2db      	uxtb	r3, r3
    1188:	7922      	ldrb	r2, [r4, #4]
    118a:	429a      	cmp	r2, r3
    118c:	d8f7      	bhi.n	117e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    118e:	2000      	movs	r0, #0
    1190:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    1192:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    1194:	bd38      	pop	{r3, r4, r5, pc}
    1196:	bf00      	nop
    1198:	0000c841 	.word	0x0000c841

0000119c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    11a0:	4605      	mov	r5, r0
    11a2:	4689      	mov	r9, r1
    11a4:	4617      	mov	r7, r2
    11a6:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    11a8:	0100      	lsls	r0, r0, #4
    11aa:	4b0c      	ldr	r3, [pc, #48]	; (11dc <grid_ain_init+0x40>)
    11ac:	4798      	blx	r3
    11ae:	4b0c      	ldr	r3, [pc, #48]	; (11e0 <grid_ain_init+0x44>)
    11b0:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    11b2:	b185      	cbz	r5, 11d6 <grid_ain_init+0x3a>
    11b4:	3d01      	subs	r5, #1
    11b6:	b2ed      	uxtb	r5, r5
    11b8:	3501      	adds	r5, #1
    11ba:	012d      	lsls	r5, r5, #4
    11bc:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    11be:	469a      	mov	sl, r3
    11c0:	4e08      	ldr	r6, [pc, #32]	; (11e4 <grid_ain_init+0x48>)
    11c2:	4643      	mov	r3, r8
    11c4:	463a      	mov	r2, r7
    11c6:	4649      	mov	r1, r9
    11c8:	f8da 0000 	ldr.w	r0, [sl]
    11cc:	4420      	add	r0, r4
    11ce:	47b0      	blx	r6
    11d0:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    11d2:	42ac      	cmp	r4, r5
    11d4:	d1f5      	bne.n	11c2 <grid_ain_init+0x26>
	}

	return 0;
}
    11d6:	2000      	movs	r0, #0
    11d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11dc:	0000c841 	.word	0x0000c841
    11e0:	200022e0 	.word	0x200022e0
    11e4:	00001161 	.word	0x00001161

000011e8 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    11e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    11ec:	0100      	lsls	r0, r0, #4
    11ee:	4b3c      	ldr	r3, [pc, #240]	; (12e0 <grid_ain_add_sample+0xf8>)
    11f0:	f8d3 a000 	ldr.w	sl, [r3]
    11f4:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    11f8:	f89c 6004 	ldrb.w	r6, [ip, #4]
    11fc:	2e00      	cmp	r6, #0
    11fe:	d05b      	beq.n	12b8 <grid_ain_add_sample+0xd0>
    1200:	f85a 5000 	ldr.w	r5, [sl, r0]
    1204:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    1206:	2200      	movs	r2, #0
    1208:	4690      	mov	r8, r2
    120a:	4691      	mov	r9, r2
    120c:	4696      	mov	lr, r2
    120e:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1212:	4614      	mov	r4, r2
    1214:	fa5f fb82 	uxtb.w	fp, r2
    1218:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    121c:	441c      	add	r4, r3
		
		if (current > maximum){
    121e:	4573      	cmp	r3, lr
    1220:	bf84      	itt	hi
    1222:	46d8      	movhi	r8, fp
			maximum = current;
    1224:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    1226:	42bb      	cmp	r3, r7
    1228:	bf3c      	itt	cc
    122a:	46d9      	movcc	r9, fp
			minimum = current;
    122c:	461f      	movcc	r7, r3
    122e:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1230:	b2d3      	uxtb	r3, r2
    1232:	42b3      	cmp	r3, r6
    1234:	d3ee      	bcc.n	1214 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    1236:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    123a:	b2b6      	uxth	r6, r6
    123c:	428e      	cmp	r6, r1
    123e:	d23f      	bcs.n	12c0 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    1240:	f85a 3000 	ldr.w	r3, [sl, r0]
    1244:	440c      	add	r4, r1
    1246:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    124a:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    124c:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    1250:	f89c 3004 	ldrb.w	r3, [ip, #4]
    1254:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    1258:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    125c:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    1260:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    1262:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    1266:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    1268:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    126a:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    126c:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1270:	b29b      	uxth	r3, r3
    1272:	408b      	lsls	r3, r1
    1274:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1276:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    127a:	1b92      	subs	r2, r2, r6
    127c:	2a00      	cmp	r2, #0
    127e:	bfb8      	it	lt
    1280:	4252      	neglt	r2, r2
    1282:	2601      	movs	r6, #1
    1284:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1288:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    128c:	42be      	cmp	r6, r7
    128e:	d020      	beq.n	12d2 <grid_ain_add_sample+0xea>
    1290:	4282      	cmp	r2, r0
    1292:	dc08      	bgt.n	12a6 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1294:	2201      	movs	r2, #1
    1296:	fa02 f505 	lsl.w	r5, r2, r5
    129a:	fa02 f101 	lsl.w	r1, r2, r1
    129e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    12a0:	428f      	cmp	r7, r1
    12a2:	d000      	beq.n	12a6 <grid_ain_add_sample+0xbe>
    12a4:	b9c7      	cbnz	r7, 12d8 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    12a6:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    12aa:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    12ae:	2001      	movs	r0, #1
    12b0:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    12b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    12b8:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    12ba:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    12bc:	2400      	movs	r4, #0
    12be:	e7ba      	b.n	1236 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    12c0:	f85a 3000 	ldr.w	r3, [sl, r0]
    12c4:	440c      	add	r4, r1
    12c6:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    12ca:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    12cc:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    12d0:	e7be      	b.n	1250 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    12d2:	2000      	movs	r0, #0
    12d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12d8:	2000      	movs	r0, #0
	}
	
}
    12da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12de:	bf00      	nop
    12e0:	200022e0 	.word	0x200022e0

000012e4 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    12e4:	4b02      	ldr	r3, [pc, #8]	; (12f0 <grid_ain_get_changed+0xc>)
    12e6:	681b      	ldr	r3, [r3, #0]
    12e8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    12ec:	7b00      	ldrb	r0, [r0, #12]
    12ee:	4770      	bx	lr
    12f0:	200022e0 	.word	0x200022e0

000012f4 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    12f4:	4b09      	ldr	r3, [pc, #36]	; (131c <grid_ain_get_average+0x28>)
    12f6:	681b      	ldr	r3, [r3, #0]
    12f8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    12fc:	2300      	movs	r3, #0
    12fe:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    1300:	1fcb      	subs	r3, r1, #7
    1302:	b2db      	uxtb	r3, r3
    1304:	2b07      	cmp	r3, #7
    1306:	d806      	bhi.n	1316 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    1308:	8903      	ldrh	r3, [r0, #8]
    130a:	7940      	ldrb	r0, [r0, #5]
    130c:	1a40      	subs	r0, r0, r1
    130e:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    1312:	b280      	uxth	r0, r0
    1314:	4770      	bx	lr
    1316:	2000      	movs	r0, #0
    1318:	e7fb      	b.n	1312 <grid_ain_get_average+0x1e>
    131a:	bf00      	nop
    131c:	200022e0 	.word	0x200022e0

00001320 <grid_buffer_init>:
// PORTS




uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    1320:	b538      	push	{r3, r4, r5, lr}
    1322:	4604      	mov	r4, r0
    1324:	460d      	mov	r5, r1
	
	buf->buffer_length = length;
    1326:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1328:	2300      	movs	r3, #0
    132a:	81c3      	strh	r3, [r0, #14]
	
	buf->read_start    = 0;
    132c:	8103      	strh	r3, [r0, #8]
	buf->read_stop     = 0;
    132e:	8143      	strh	r3, [r0, #10]
	buf->read_active   = 0;
    1330:	8183      	strh	r3, [r0, #12]
	
	buf->write_start    = 0;
    1332:	8203      	strh	r3, [r0, #16]
	buf->write_stop     = 0;
    1334:	8243      	strh	r3, [r0, #18]
	buf->write_active   = 0;
    1336:	8283      	strh	r3, [r0, #20]
	

	buf->buffer_storage = (uint8_t*) malloc(sizeof(uint8_t)*buf->buffer_length);
    1338:	4608      	mov	r0, r1
    133a:	4b08      	ldr	r3, [pc, #32]	; (135c <grid_buffer_init+0x3c>)
    133c:	4798      	blx	r3
    133e:	6060      	str	r0, [r4, #4]
	
	while (buf->buffer_storage == NULL){
    1340:	b900      	cbnz	r0, 1344 <grid_buffer_init+0x24>
    1342:	e7fe      	b.n	1342 <grid_buffer_init+0x22>
		// TRAP: MALLOC FAILED
	}

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1344:	b145      	cbz	r5, 1358 <grid_buffer_init+0x38>
    1346:	2300      	movs	r3, #0
		buf->buffer_storage[i] = 0;
    1348:	4619      	mov	r1, r3
    134a:	6862      	ldr	r2, [r4, #4]
    134c:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<buf->buffer_length; i++){
    134e:	3301      	adds	r3, #1
    1350:	b29b      	uxth	r3, r3
    1352:	8822      	ldrh	r2, [r4, #0]
    1354:	429a      	cmp	r2, r3
    1356:	d8f8      	bhi.n	134a <grid_buffer_init+0x2a>
	}
	
	return 1;
	
}
    1358:	2001      	movs	r0, #1
    135a:	bd38      	pop	{r3, r4, r5, pc}
    135c:	0000c841 	.word	0x0000c841

00001360 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1360:	8903      	ldrh	r3, [r0, #8]
    1362:	8a02      	ldrh	r2, [r0, #16]
    1364:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1366:	bf8f      	iteee	hi
    1368:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    136a:	8800      	ldrhls	r0, [r0, #0]
    136c:	18c0      	addls	r0, r0, r3
    136e:	1a80      	subls	r0, r0, r2
    1370:	b280      	uxth	r0, r0

	return space;

	
	
}
    1372:	4770      	bx	lr

00001374 <grid_buffer_write_init>:


uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1374:	b410      	push	{r4}
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1376:	8903      	ldrh	r3, [r0, #8]
    1378:	8a02      	ldrh	r2, [r0, #16]
    137a:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    137c:	bf9c      	itt	ls
    137e:	8804      	ldrhls	r4, [r0, #0]
    1380:	191b      	addls	r3, r3, r4
    1382:	1a9b      	subs	r3, r3, r2
    1384:	b29b      	uxth	r3, r3
	}
	
	
	
	if (space>length){
    1386:	428b      	cmp	r3, r1
    1388:	d90a      	bls.n	13a0 <grid_buffer_write_init+0x2c>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    138a:	440a      	add	r2, r1
    138c:	8804      	ldrh	r4, [r0, #0]
    138e:	fb92 f3f4 	sdiv	r3, r2, r4
    1392:	fb04 2213 	mls	r2, r4, r3, r2
    1396:	8242      	strh	r2, [r0, #18]
		
		return length;
    1398:	4608      	mov	r0, r1
	else{
		return 0; // failed
	}
	
	
}
    139a:	f85d 4b04 	ldr.w	r4, [sp], #4
    139e:	4770      	bx	lr
		return 0; // failed
    13a0:	2000      	movs	r0, #0
    13a2:	e7fa      	b.n	139a <grid_buffer_write_init+0x26>

000013a4 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    13a4:	8a83      	ldrh	r3, [r0, #20]
    13a6:	6842      	ldr	r2, [r0, #4]
    13a8:	54d1      	strb	r1, [r2, r3]
		
	buf->write_active++;
    13aa:	8a83      	ldrh	r3, [r0, #20]
    13ac:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    13ae:	b29b      	uxth	r3, r3
    13b0:	8801      	ldrh	r1, [r0, #0]
    13b2:	fbb3 f2f1 	udiv	r2, r3, r1
    13b6:	fb01 3312 	mls	r3, r1, r2, r3
    13ba:	8283      	strh	r3, [r0, #20]
		
	return 1;
		

}
    13bc:	2001      	movs	r0, #1
    13be:	4770      	bx	lr

000013c0 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    13c0:	8a83      	ldrh	r3, [r0, #20]
    13c2:	8a42      	ldrh	r2, [r0, #18]
    13c4:	429a      	cmp	r2, r3
    13c6:	d000      	beq.n	13ca <grid_buffer_write_acknowledge+0xa>
    13c8:	e7fe      	b.n	13c8 <grid_buffer_write_acknowledge+0x8>
		
		
		buf->write_start = buf->write_active;
    13ca:	8203      	strh	r3, [r0, #16]
			//TRAP xx
		}
	}
	
	
}
    13cc:	2001      	movs	r0, #1
    13ce:	4770      	bx	lr

000013d0 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    13d0:	8983      	ldrh	r3, [r0, #12]
    13d2:	8942      	ldrh	r2, [r0, #10]
    13d4:	429a      	cmp	r2, r3
    13d6:	d000      	beq.n	13da <grid_buffer_read_size+0xa>
    13d8:	e7fe      	b.n	13d8 <grid_buffer_read_size+0x8>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    13da:	8902      	ldrh	r2, [r0, #8]
    13dc:	429a      	cmp	r2, r3
    13de:	d000      	beq.n	13e2 <grid_buffer_read_size+0x12>
    13e0:	e7fe      	b.n	13e0 <grid_buffer_read_size+0x10>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    13e2:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    13e4:	8a05      	ldrh	r5, [r0, #16]
    13e6:	42ab      	cmp	r3, r5
    13e8:	d025      	beq.n	1436 <grid_buffer_read_size+0x66>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    13ea:	8804      	ldrh	r4, [r0, #0]
    13ec:	b1fc      	cbz	r4, 142e <grid_buffer_read_size+0x5e>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    13ee:	4626      	mov	r6, r4
    13f0:	fb93 f2f4 	sdiv	r2, r3, r4
    13f4:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    13f8:	b291      	uxth	r1, r2
    13fa:	428d      	cmp	r5, r1
    13fc:	d01d      	beq.n	143a <grid_buffer_read_size+0x6a>
		
		if (buf->buffer_storage[index] == '\n'){
    13fe:	6840      	ldr	r0, [r0, #4]
    1400:	5c42      	ldrb	r2, [r0, r1]
    1402:	2a0a      	cmp	r2, #10
    1404:	d114      	bne.n	1430 <grid_buffer_read_size+0x60>
    1406:	2300      	movs	r3, #0
						
			return i+1; // packet length
    1408:	3301      	adds	r3, #1
    140a:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    140c:	bcf0      	pop	{r4, r5, r6, r7}
    140e:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1410:	fb92 f1f6 	sdiv	r1, r2, r6
    1414:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    1418:	b28f      	uxth	r7, r1
    141a:	42bd      	cmp	r5, r7
    141c:	d00f      	beq.n	143e <grid_buffer_read_size+0x6e>
    141e:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    1420:	5dc1      	ldrb	r1, [r0, r7]
    1422:	290a      	cmp	r1, #10
    1424:	d0f0      	beq.n	1408 <grid_buffer_read_size+0x38>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1426:	3301      	adds	r3, #1
    1428:	b29b      	uxth	r3, r3
    142a:	42a3      	cmp	r3, r4
    142c:	d1f0      	bne.n	1410 <grid_buffer_read_size+0x40>
    142e:	e7fe      	b.n	142e <grid_buffer_read_size+0x5e>
    1430:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    1432:	2300      	movs	r3, #0
    1434:	e7f7      	b.n	1426 <grid_buffer_read_size+0x56>
		return 0;
    1436:	2000      	movs	r0, #0
    1438:	e7e8      	b.n	140c <grid_buffer_read_size+0x3c>
		if (index == buf->write_start) return 0;
    143a:	2000      	movs	r0, #0
    143c:	e7e6      	b.n	140c <grid_buffer_read_size+0x3c>
    143e:	2000      	movs	r0, #0
    1440:	e7e4      	b.n	140c <grid_buffer_read_size+0x3c>

00001442 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    1442:	8982      	ldrh	r2, [r0, #12]
    1444:	8943      	ldrh	r3, [r0, #10]
    1446:	4293      	cmp	r3, r2
    1448:	d000      	beq.n	144c <grid_buffer_read_init+0xa>
    144a:	e7fe      	b.n	144a <grid_buffer_read_init+0x8>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    144c:	8903      	ldrh	r3, [r0, #8]
    144e:	4293      	cmp	r3, r2
    1450:	d000      	beq.n	1454 <grid_buffer_read_init+0x12>
    1452:	e7fe      	b.n	1452 <grid_buffer_read_init+0x10>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    1454:	b5f0      	push	{r4, r5, r6, r7, lr}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    1456:	8a05      	ldrh	r5, [r0, #16]
    1458:	42aa      	cmp	r2, r5
    145a:	d031      	beq.n	14c0 <grid_buffer_read_init+0x7e>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    145c:	8804      	ldrh	r4, [r0, #0]
    145e:	b35c      	cbz	r4, 14b8 <grid_buffer_read_init+0x76>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1460:	4626      	mov	r6, r4
    1462:	fb92 f3f4 	sdiv	r3, r2, r4
    1466:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    146a:	b299      	uxth	r1, r3
    146c:	428d      	cmp	r5, r1
    146e:	d029      	beq.n	14c4 <grid_buffer_read_init+0x82>
					
		if (buf->buffer_storage[index] == '\n'){
    1470:	6847      	ldr	r7, [r0, #4]
    1472:	460b      	mov	r3, r1
    1474:	5c79      	ldrb	r1, [r7, r1]
    1476:	290a      	cmp	r1, #10
    1478:	d11f      	bne.n	14ba <grid_buffer_read_init+0x78>
    147a:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    147c:	3301      	adds	r3, #1
    147e:	fb93 f2f4 	sdiv	r2, r3, r4
    1482:	fb04 3312 	mls	r3, r4, r2, r3
    1486:	8143      	strh	r3, [r0, #10]
					
			buf->read_length = i+1;
    1488:	1c4b      	adds	r3, r1, #1
    148a:	b29b      	uxth	r3, r3
    148c:	81c3      	strh	r3, [r0, #14]
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    148e:	4618      	mov	r0, r3
    1490:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1492:	fb92 f3f6 	sdiv	r3, r2, r6
    1496:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    149a:	fa1f fe83 	uxth.w	lr, r3
    149e:	4575      	cmp	r5, lr
    14a0:	d012      	beq.n	14c8 <grid_buffer_read_init+0x86>
    14a2:	4673      	mov	r3, lr
    14a4:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14a6:	f817 e00e 	ldrb.w	lr, [r7, lr]
    14aa:	f1be 0f0a 	cmp.w	lr, #10
    14ae:	d0e5      	beq.n	147c <grid_buffer_read_init+0x3a>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    14b0:	3101      	adds	r1, #1
    14b2:	b289      	uxth	r1, r1
    14b4:	42a1      	cmp	r1, r4
    14b6:	d1ec      	bne.n	1492 <grid_buffer_read_init+0x50>
    14b8:	e7fe      	b.n	14b8 <grid_buffer_read_init+0x76>
    14ba:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14bc:	2100      	movs	r1, #0
    14be:	e7f7      	b.n	14b0 <grid_buffer_read_init+0x6e>
		return 0;
    14c0:	2300      	movs	r3, #0
    14c2:	e7e4      	b.n	148e <grid_buffer_read_init+0x4c>
		if (index == buf->write_start) return 0;	
    14c4:	2300      	movs	r3, #0
    14c6:	e7e2      	b.n	148e <grid_buffer_read_init+0x4c>
    14c8:	2300      	movs	r3, #0
    14ca:	e7e0      	b.n	148e <grid_buffer_read_init+0x4c>

000014cc <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    14cc:	8983      	ldrh	r3, [r0, #12]
    14ce:	8941      	ldrh	r1, [r0, #10]
    14d0:	4299      	cmp	r1, r3
    14d2:	d00e      	beq.n	14f2 <grid_buffer_read_character+0x26>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    14d4:	b410      	push	{r4}
    14d6:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    14d8:	6841      	ldr	r1, [r0, #4]
    14da:	5cc8      	ldrb	r0, [r1, r3]
		
		buf->read_active++;
    14dc:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    14de:	b29b      	uxth	r3, r3
    14e0:	8814      	ldrh	r4, [r2, #0]
    14e2:	fbb3 f1f4 	udiv	r1, r3, r4
    14e6:	fb04 3311 	mls	r3, r4, r1, r3
    14ea:	8193      	strh	r3, [r2, #12]
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    14ec:	f85d 4b04 	ldr.w	r4, [sp], #4
    14f0:	4770      	bx	lr
    14f2:	e7fe      	b.n	14f2 <grid_buffer_read_character+0x26>

000014f4 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    14f4:	8983      	ldrh	r3, [r0, #12]
    14f6:	8942      	ldrh	r2, [r0, #10]
    14f8:	429a      	cmp	r2, r3
    14fa:	d000      	beq.n	14fe <grid_buffer_read_acknowledge+0xa>
    14fc:	e7fe      	b.n	14fc <grid_buffer_read_acknowledge+0x8>
		buf->read_start = buf->read_stop;
    14fe:	8103      	strh	r3, [r0, #8]
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    1500:	2001      	movs	r0, #1
    1502:	4770      	bx	lr

00001504 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, uint16_t tx_buf_size, uint16_t rx_buf_size, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma, struct grid_ui_report* p_report){
    1504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1508:	4604      	mov	r4, r0
    150a:	4690      	mov	r8, r2
    150c:	461f      	mov	r7, r3
    150e:	f89d 5018 	ldrb.w	r5, [sp, #24]
	
	grid_buffer_init(&por->tx_buffer, tx_buf_size);
    1512:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1516:	4e3b      	ldr	r6, [pc, #236]	; (1604 <grid_port_init+0x100>)
    1518:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, rx_buf_size);
    151a:	4641      	mov	r1, r8
    151c:	f604 70e8 	addw	r0, r4, #4072	; 0xfe8
    1520:	47b0      	blx	r6
	
	por->ping_report = p_report;
    1522:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1524:	6063      	str	r3, [r4, #4]
	
	por->cooldown = 0;
    1526:	2300      	movs	r3, #0
    1528:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    152a:	f89d 2020 	ldrb.w	r2, [sp, #32]
    152e:	73a2      	strb	r2, [r4, #14]
	
	por->direction = dir;
    1530:	f89d 201c 	ldrb.w	r2, [sp, #28]
    1534:	7362      	strb	r2, [r4, #13]
	
	por->usart	= usart;
    1536:	60a7      	str	r7, [r4, #8]
	por->type		= type;
    1538:	7325      	strb	r5, [r4, #12]
	
	por->tx_double_buffer_status	= 0;
    153a:	8223      	strh	r3, [r4, #16]
	por->rx_double_buffer_status	= 0;
    153c:	6263      	str	r3, [r4, #36]	; 0x24
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    153e:	4619      	mov	r1, r3
    1540:	18e2      	adds	r2, r4, r3
    1542:	f882 1030 	strb.w	r1, [r2, #48]	; 0x30
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    1546:	3301      	adds	r3, #1
    1548:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    154c:	d1f8      	bne.n	1540 <grid_port_init+0x3c>
    154e:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    1550:	4619      	mov	r1, r3
    1552:	18e2      	adds	r2, r4, r3
    1554:	f882 1800 	strb.w	r1, [r2, #2048]	; 0x800
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1558:	3301      	adds	r3, #1
    155a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    155e:	d1f8      	bne.n	1552 <grid_port_init+0x4e>
	}
	
	por->partner_fi = 0;
    1560:	2300      	movs	r3, #0
    1562:	f241 0204 	movw	r2, #4100	; 0x1004
    1566:	54a3      	strb	r3, [r4, r2]
	
	por->partner_hwcfg = 0;
    1568:	f504 5280 	add.w	r2, r4, #4096	; 0x1000
    156c:	6013      	str	r3, [r2, #0]
	por->partner_status = 1;
    156e:	2201      	movs	r2, #1
    1570:	f241 0307 	movw	r3, #4103	; 0x1007
    1574:	54e2      	strb	r2, [r4, r3]
	
	
	
	if (type == GRID_PORT_TYPE_USART){	
    1576:	4295      	cmp	r5, r2
    1578:	d005      	beq.n	1586 <grid_port_init+0x82>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    157a:	2201      	movs	r2, #1
    157c:	f241 0307 	movw	r3, #4103	; 0x1007
    1580:	54e2      	strb	r2, [r4, r3]
    1582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    1586:	2300      	movs	r3, #0
    1588:	f241 0207 	movw	r2, #4103	; 0x1007
    158c:	54a3      	strb	r3, [r4, r2]
		por->partner_fi = 0;
    158e:	f241 0204 	movw	r2, #4100	; 0x1004
    1592:	54a3      	strb	r3, [r4, r2]
		if (por->direction == GRID_MSG_NORTH){
    1594:	7b63      	ldrb	r3, [r4, #13]
    1596:	b2db      	uxtb	r3, r3
    1598:	2b11      	cmp	r3, #17
    159a:	d015      	beq.n	15c8 <grid_port_init+0xc4>
		else if (por->direction == GRID_MSG_EAST){
    159c:	7b63      	ldrb	r3, [r4, #13]
    159e:	b2db      	uxtb	r3, r3
    15a0:	2b12      	cmp	r3, #18
    15a2:	d01b      	beq.n	15dc <grid_port_init+0xd8>
		else if (por->direction == GRID_MSG_SOUTH){
    15a4:	7b63      	ldrb	r3, [r4, #13]
    15a6:	b2db      	uxtb	r3, r3
    15a8:	2b13      	cmp	r3, #19
    15aa:	d021      	beq.n	15f0 <grid_port_init+0xec>
		else if (por->direction == GRID_MSG_WEST){
    15ac:	7b63      	ldrb	r3, [r4, #13]
    15ae:	b2db      	uxtb	r3, r3
    15b0:	2b14      	cmp	r3, #20
    15b2:	d1e6      	bne.n	1582 <grid_port_init+0x7e>
			por->dx = -1;
    15b4:	22ff      	movs	r2, #255	; 0xff
    15b6:	f241 0305 	movw	r3, #4101	; 0x1005
    15ba:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    15bc:	2200      	movs	r2, #0
    15be:	f241 0306 	movw	r3, #4102	; 0x1006
    15c2:	54e2      	strb	r2, [r4, r3]
    15c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15c8:	2200      	movs	r2, #0
    15ca:	f241 0305 	movw	r3, #4101	; 0x1005
    15ce:	54e2      	strb	r2, [r4, r3]
			por->dy = 1;
    15d0:	2201      	movs	r2, #1
    15d2:	f241 0306 	movw	r3, #4102	; 0x1006
    15d6:	54e2      	strb	r2, [r4, r3]
    15d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 1;
    15dc:	2201      	movs	r2, #1
    15de:	f241 0305 	movw	r3, #4101	; 0x1005
    15e2:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    15e4:	2200      	movs	r2, #0
    15e6:	f241 0306 	movw	r3, #4102	; 0x1006
    15ea:	54e2      	strb	r2, [r4, r3]
    15ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15f0:	2200      	movs	r2, #0
    15f2:	f241 0305 	movw	r3, #4101	; 0x1005
    15f6:	54e2      	strb	r2, [r4, r3]
			por->dy = -1;
    15f8:	22ff      	movs	r2, #255	; 0xff
    15fa:	f241 0306 	movw	r3, #4102	; 0x1006
    15fe:	54e2      	strb	r2, [r4, r3]
    1600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1604:	00001321 	.word	0x00001321

00001608 <grid_port_init_all>:
	}
	
}

void grid_port_init_all(void){
    1608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    160c:	b084      	sub	sp, #16
	
	struct grid_ui_model* mod = &grid_ui_state;
	
	grid_port_init(&GRID_PORT_N, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_MSG_NORTH ,0, &mod->report_array[GRID_REPORT_INDEX_PING_NORTH]);
    160e:	4f30      	ldr	r7, [pc, #192]	; (16d0 <grid_port_init_all+0xc8>)
    1610:	687b      	ldr	r3, [r7, #4]
    1612:	3310      	adds	r3, #16
    1614:	9303      	str	r3, [sp, #12]
    1616:	2500      	movs	r5, #0
    1618:	9502      	str	r5, [sp, #8]
    161a:	2311      	movs	r3, #17
    161c:	9301      	str	r3, [sp, #4]
    161e:	2401      	movs	r4, #1
    1620:	9400      	str	r4, [sp, #0]
    1622:	4b2c      	ldr	r3, [pc, #176]	; (16d4 <grid_port_init_all+0xcc>)
    1624:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1628:	4611      	mov	r1, r2
    162a:	482b      	ldr	r0, [pc, #172]	; (16d8 <grid_port_init_all+0xd0>)
    162c:	4e2b      	ldr	r6, [pc, #172]	; (16dc <grid_port_init_all+0xd4>)
    162e:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_E, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_MSG_EAST  ,1, &mod->report_array[GRID_REPORT_INDEX_PING_EAST]);
    1630:	687b      	ldr	r3, [r7, #4]
    1632:	3320      	adds	r3, #32
    1634:	9303      	str	r3, [sp, #12]
    1636:	9402      	str	r4, [sp, #8]
    1638:	2312      	movs	r3, #18
    163a:	9301      	str	r3, [sp, #4]
    163c:	9400      	str	r4, [sp, #0]
    163e:	4b28      	ldr	r3, [pc, #160]	; (16e0 <grid_port_init_all+0xd8>)
    1640:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1644:	4611      	mov	r1, r2
    1646:	4827      	ldr	r0, [pc, #156]	; (16e4 <grid_port_init_all+0xdc>)
    1648:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_S, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_MSG_SOUTH ,2, &mod->report_array[GRID_REPORT_INDEX_PING_SOUTH]);
    164a:	687b      	ldr	r3, [r7, #4]
    164c:	3330      	adds	r3, #48	; 0x30
    164e:	9303      	str	r3, [sp, #12]
    1650:	f04f 0802 	mov.w	r8, #2
    1654:	f8cd 8008 	str.w	r8, [sp, #8]
    1658:	2313      	movs	r3, #19
    165a:	9301      	str	r3, [sp, #4]
    165c:	9400      	str	r4, [sp, #0]
    165e:	4b22      	ldr	r3, [pc, #136]	; (16e8 <grid_port_init_all+0xe0>)
    1660:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1664:	4611      	mov	r1, r2
    1666:	4821      	ldr	r0, [pc, #132]	; (16ec <grid_port_init_all+0xe4>)
    1668:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_W, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_MSG_WEST  ,3, &mod->report_array[GRID_REPORT_INDEX_PING_WEST]);
    166a:	687b      	ldr	r3, [r7, #4]
    166c:	3340      	adds	r3, #64	; 0x40
    166e:	9303      	str	r3, [sp, #12]
    1670:	2703      	movs	r7, #3
    1672:	9702      	str	r7, [sp, #8]
    1674:	2314      	movs	r3, #20
    1676:	9301      	str	r3, [sp, #4]
    1678:	9400      	str	r4, [sp, #0]
    167a:	4b1d      	ldr	r3, [pc, #116]	; (16f0 <grid_port_init_all+0xe8>)
    167c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    1680:	4611      	mov	r1, r2
    1682:	481c      	ldr	r0, [pc, #112]	; (16f4 <grid_port_init_all+0xec>)
    1684:	47b0      	blx	r6
	
	grid_port_init(&GRID_PORT_U, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_UI, 0, -1, NULL);
    1686:	f8df 9074 	ldr.w	r9, [pc, #116]	; 16fc <grid_port_init_all+0xf4>
    168a:	9503      	str	r5, [sp, #12]
    168c:	f04f 0aff 	mov.w	sl, #255	; 0xff
    1690:	f8cd a008 	str.w	sl, [sp, #8]
    1694:	9501      	str	r5, [sp, #4]
    1696:	9700      	str	r7, [sp, #0]
    1698:	462b      	mov	r3, r5
    169a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    169e:	4611      	mov	r1, r2
    16a0:	4648      	mov	r0, r9
    16a2:	47b0      	blx	r6
	grid_port_init(&GRID_PORT_H, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_USB, 0, -1, NULL);	
    16a4:	4f14      	ldr	r7, [pc, #80]	; (16f8 <grid_port_init_all+0xf0>)
    16a6:	9503      	str	r5, [sp, #12]
    16a8:	f8cd a008 	str.w	sl, [sp, #8]
    16ac:	9501      	str	r5, [sp, #4]
    16ae:	f8cd 8000 	str.w	r8, [sp]
    16b2:	462b      	mov	r3, r5
    16b4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    16b8:	4611      	mov	r1, r2
    16ba:	4638      	mov	r0, r7
    16bc:	47b0      	blx	r6
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    16be:	f241 0307 	movw	r3, #4103	; 0x1007
    16c2:	f809 4003 	strb.w	r4, [r9, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    16c6:	54fc      	strb	r4, [r7, r3]
	
	
}
    16c8:	b004      	add	sp, #16
    16ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    16ce:	bf00      	nop
    16d0:	20003300 	.word	0x20003300
    16d4:	200010d8 	.word	0x200010d8
    16d8:	200012ac 	.word	0x200012ac
    16dc:	00001505 	.word	0x00001505
    16e0:	20001084 	.word	0x20001084
    16e4:	200067f0 	.word	0x200067f0
    16e8:	200011dc 	.word	0x200011dc
    16ec:	200047dc 	.word	0x200047dc
    16f0:	2000118c 	.word	0x2000118c
    16f4:	200037c0 	.word	0x200037c0
    16f8:	200057e8 	.word	0x200057e8
    16fc:	200022f8 	.word	0x200022f8

00001700 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    1700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1704:	b093      	sub	sp, #76	; 0x4c
    1706:	af02      	add	r7, sp, #8
    1708:	4605      	mov	r5, r0
    170a:	468a      	mov	sl, r1
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    170c:	f600 73e8 	addw	r3, r0, #4072	; 0xfe8
    1710:	60bb      	str	r3, [r7, #8]
    1712:	4618      	mov	r0, r3
    1714:	4b5e      	ldr	r3, [pc, #376]	; (1890 <grid_port_process_inbound+0x190>)
    1716:	4798      	blx	r3
	
	if (!packet_size){
    1718:	b920      	cbnz	r0, 1724 <grid_port_process_inbound+0x24>
    171a:	2000      	movs	r0, #0
		}	

		
	}
		
}
    171c:	3744      	adds	r7, #68	; 0x44
    171e:	46bd      	mov	sp, r7
    1720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1724:	4680      	mov	r8, r0
	}else{
    1726:	f8c7 d004 	str.w	sp, [r7, #4]
		port_array_default[0] = &GRID_PORT_N;
    172a:	4b5a      	ldr	r3, [pc, #360]	; (1894 <grid_port_process_inbound+0x194>)
    172c:	613b      	str	r3, [r7, #16]
		port_array_default[1] = &GRID_PORT_E;
    172e:	4b5a      	ldr	r3, [pc, #360]	; (1898 <grid_port_process_inbound+0x198>)
    1730:	617b      	str	r3, [r7, #20]
		port_array_default[2] = &GRID_PORT_S;
    1732:	4b5a      	ldr	r3, [pc, #360]	; (189c <grid_port_process_inbound+0x19c>)
    1734:	61bb      	str	r3, [r7, #24]
		port_array_default[3] = &GRID_PORT_W;
    1736:	4b5a      	ldr	r3, [pc, #360]	; (18a0 <grid_port_process_inbound+0x1a0>)
    1738:	61fb      	str	r3, [r7, #28]
		port_array_default[4] = &GRID_PORT_U;
    173a:	4b5a      	ldr	r3, [pc, #360]	; (18a4 <grid_port_process_inbound+0x1a4>)
    173c:	623b      	str	r3, [r7, #32]
		port_array_default[5] = &GRID_PORT_H;
    173e:	4b5a      	ldr	r3, [pc, #360]	; (18a8 <grid_port_process_inbound+0x1a8>)
    1740:	627b      	str	r3, [r7, #36]	; 0x24
    1742:	f107 0310 	add.w	r3, r7, #16
    1746:	f107 0028 	add.w	r0, r7, #40	; 0x28
		uint8_t j=0;
    174a:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    174c:	f241 0107 	movw	r1, #4103	; 0x1007
    1750:	e001      	b.n	1756 <grid_port_process_inbound+0x56>
		for(uint8_t i=0; i<port_count; i++){
    1752:	4283      	cmp	r3, r0
    1754:	d00d      	beq.n	1772 <grid_port_process_inbound+0x72>
			if (port_array_default[i]->partner_status != 0){
    1756:	f853 2b04 	ldr.w	r2, [r3], #4
    175a:	5c56      	ldrb	r6, [r2, r1]
    175c:	2e00      	cmp	r6, #0
    175e:	d0f8      	beq.n	1752 <grid_port_process_inbound+0x52>
				port_array[j] = port_array_default[i];
    1760:	f107 0640 	add.w	r6, r7, #64	; 0x40
    1764:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    1768:	f846 2c18 	str.w	r2, [r6, #-24]
				j++;
    176c:	3401      	adds	r4, #1
    176e:	b2e4      	uxtb	r4, r4
    1770:	e7ef      	b.n	1752 <grid_port_process_inbound+0x52>
		for (uint8_t i=0; i<port_count; i++)
    1772:	2c00      	cmp	r4, #0
    1774:	d079      	beq.n	186a <grid_port_process_inbound+0x16a>
    1776:	f107 0928 	add.w	r9, r7, #40	; 0x28
    177a:	1e66      	subs	r6, r4, #1
    177c:	b2f6      	uxtb	r6, r6
    177e:	3601      	adds	r6, #1
    1780:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    1784:	f8df b140 	ldr.w	fp, [pc, #320]	; 18c8 <grid_port_process_inbound+0x1c8>
    1788:	f8c7 900c 	str.w	r9, [r7, #12]
    178c:	e007      	b.n	179e <grid_port_process_inbound+0x9e>
    178e:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1792:	47d8      	blx	fp
    1794:	4580      	cmp	r8, r0
    1796:	d80c      	bhi.n	17b2 <grid_port_process_inbound+0xb2>
		for (uint8_t i=0; i<port_count; i++)
    1798:	68fb      	ldr	r3, [r7, #12]
    179a:	42b3      	cmp	r3, r6
    179c:	d016      	beq.n	17cc <grid_port_process_inbound+0xcc>
			if (port_array[i] != por || loopback){
    179e:	68fb      	ldr	r3, [r7, #12]
    17a0:	f853 0b04 	ldr.w	r0, [r3], #4
    17a4:	60fb      	str	r3, [r7, #12]
    17a6:	4285      	cmp	r5, r0
    17a8:	d1f1      	bne.n	178e <grid_port_process_inbound+0x8e>
    17aa:	f1ba 0f00 	cmp.w	sl, #0
    17ae:	d0f3      	beq.n	1798 <grid_port_process_inbound+0x98>
    17b0:	e7ed      	b.n	178e <grid_port_process_inbound+0x8e>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    17b2:	23c8      	movs	r3, #200	; 0xc8
    17b4:	9301      	str	r3, [sp, #4]
    17b6:	2302      	movs	r3, #2
    17b8:	9300      	str	r3, [sp, #0]
    17ba:	2300      	movs	r3, #0
    17bc:	2264      	movs	r2, #100	; 0x64
    17be:	4611      	mov	r1, r2
    17c0:	483a      	ldr	r0, [pc, #232]	; (18ac <grid_port_process_inbound+0x1ac>)
    17c2:	4c3b      	ldr	r4, [pc, #236]	; (18b0 <grid_port_process_inbound+0x1b0>)
    17c4:	47a0      	blx	r4
    17c6:	f8d7 d004 	ldr.w	sp, [r7, #4]
    17ca:	e7a6      	b.n	171a <grid_port_process_inbound+0x1a>
    17cc:	469b      	mov	fp, r3
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    17ce:	68b8      	ldr	r0, [r7, #8]
    17d0:	4b38      	ldr	r3, [pc, #224]	; (18b4 <grid_port_process_inbound+0x1b4>)
    17d2:	4798      	blx	r3
    17d4:	4580      	cmp	r8, r0
    17d6:	d000      	beq.n	17da <grid_port_process_inbound+0xda>
    17d8:	e7fe      	b.n	17d8 <grid_port_process_inbound+0xd8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    17da:	4e37      	ldr	r6, [pc, #220]	; (18b8 <grid_port_process_inbound+0x1b8>)
    17dc:	e004      	b.n	17e8 <grid_port_process_inbound+0xe8>
			if (port_array[i] != por || loopback){
    17de:	f1ba 0f00 	cmp.w	sl, #0
    17e2:	d105      	bne.n	17f0 <grid_port_process_inbound+0xf0>
		for (uint8_t i=0; i<port_count; i++)
    17e4:	45d9      	cmp	r9, fp
    17e6:	d045      	beq.n	1874 <grid_port_process_inbound+0x174>
			if (port_array[i] != por || loopback){
    17e8:	f859 0b04 	ldr.w	r0, [r9], #4
    17ec:	4285      	cmp	r5, r0
    17ee:	d0f6      	beq.n	17de <grid_port_process_inbound+0xde>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    17f0:	4641      	mov	r1, r8
    17f2:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    17f6:	47b0      	blx	r6
    17f8:	e7f4      	b.n	17e4 <grid_port_process_inbound+0xe4>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    17fa:	6879      	ldr	r1, [r7, #4]
    17fc:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1800:	47c8      	blx	r9
			for (uint8_t i=0; i<port_count; i++){
    1802:	68fb      	ldr	r3, [r7, #12]
    1804:	42b3      	cmp	r3, r6
    1806:	d007      	beq.n	1818 <grid_port_process_inbound+0x118>
				if (port_array[i] != por || loopback){
    1808:	f856 0b04 	ldr.w	r0, [r6], #4
    180c:	4285      	cmp	r5, r0
    180e:	d1f4      	bne.n	17fa <grid_port_process_inbound+0xfa>
    1810:	f1ba 0f00 	cmp.w	sl, #0
    1814:	d0f5      	beq.n	1802 <grid_port_process_inbound+0x102>
    1816:	e7f0      	b.n	17fa <grid_port_process_inbound+0xfa>
    1818:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t j=0; j<packet_size; j++)
    181c:	fa1f f38b 	uxth.w	r3, fp
    1820:	4543      	cmp	r3, r8
    1822:	d208      	bcs.n	1836 <grid_port_process_inbound+0x136>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    1824:	68b8      	ldr	r0, [r7, #8]
    1826:	4b25      	ldr	r3, [pc, #148]	; (18bc <grid_port_process_inbound+0x1bc>)
    1828:	4798      	blx	r3
    182a:	6078      	str	r0, [r7, #4]
			for (uint8_t i=0; i<port_count; i++){
    182c:	2c00      	cmp	r4, #0
    182e:	d0f3      	beq.n	1818 <grid_port_process_inbound+0x118>
    1830:	f107 0628 	add.w	r6, r7, #40	; 0x28
    1834:	e7e8      	b.n	1808 <grid_port_process_inbound+0x108>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    1836:	68b8      	ldr	r0, [r7, #8]
    1838:	4b21      	ldr	r3, [pc, #132]	; (18c0 <grid_port_process_inbound+0x1c0>)
    183a:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    183c:	2c00      	cmp	r4, #0
    183e:	f43f af6d 	beq.w	171c <grid_port_process_inbound+0x1c>
    1842:	f107 0428 	add.w	r4, r7, #40	; 0x28
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    1846:	4e1f      	ldr	r6, [pc, #124]	; (18c4 <grid_port_process_inbound+0x1c4>)
    1848:	68fb      	ldr	r3, [r7, #12]
    184a:	4698      	mov	r8, r3
    184c:	e005      	b.n	185a <grid_port_process_inbound+0x15a>
			if (port_array[i] != por || loopback){
    184e:	f1ba 0f00 	cmp.w	sl, #0
    1852:	d106      	bne.n	1862 <grid_port_process_inbound+0x162>
		for (uint8_t i=0; i<port_count; i++)
    1854:	45a0      	cmp	r8, r4
    1856:	f43f af61 	beq.w	171c <grid_port_process_inbound+0x1c>
			if (port_array[i] != por || loopback){
    185a:	f854 0b04 	ldr.w	r0, [r4], #4
    185e:	4285      	cmp	r5, r0
    1860:	d0f5      	beq.n	184e <grid_port_process_inbound+0x14e>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    1862:	f500 607d 	add.w	r0, r0, #4048	; 0xfd0
    1866:	47b0      	blx	r6
    1868:	e7f4      	b.n	1854 <grid_port_process_inbound+0x154>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    186a:	68b8      	ldr	r0, [r7, #8]
    186c:	4b11      	ldr	r3, [pc, #68]	; (18b4 <grid_port_process_inbound+0x1b4>)
    186e:	4798      	blx	r3
    1870:	4540      	cmp	r0, r8
    1872:	d1b1      	bne.n	17d8 <grid_port_process_inbound+0xd8>
    1874:	1e63      	subs	r3, r4, #1
    1876:	b2db      	uxtb	r3, r3
    1878:	f107 0240 	add.w	r2, r7, #64	; 0x40
    187c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    1880:	3b14      	subs	r3, #20
		for (uint8_t i=0; i<port_count; i++)
    1882:	f04f 0b00 	mov.w	fp, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    1886:	f8df 9044 	ldr.w	r9, [pc, #68]	; 18cc <grid_port_process_inbound+0x1cc>
    188a:	60fb      	str	r3, [r7, #12]
    188c:	e7ca      	b.n	1824 <grid_port_process_inbound+0x124>
    188e:	bf00      	nop
    1890:	000013d1 	.word	0x000013d1
    1894:	200012ac 	.word	0x200012ac
    1898:	200067f0 	.word	0x200067f0
    189c:	200047dc 	.word	0x200047dc
    18a0:	200037c0 	.word	0x200037c0
    18a4:	200022f8 	.word	0x200022f8
    18a8:	200057e8 	.word	0x200057e8
    18ac:	20003310 	.word	0x20003310
    18b0:	00003b65 	.word	0x00003b65
    18b4:	00001443 	.word	0x00001443
    18b8:	00001375 	.word	0x00001375
    18bc:	000014cd 	.word	0x000014cd
    18c0:	000014f5 	.word	0x000014f5
    18c4:	000013c1 	.word	0x000013c1
    18c8:	00001361 	.word	0x00001361
    18cc:	000013a5 	.word	0x000013a5

000018d0 <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    18d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    18d4:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
    18d8:	af06      	add	r7, sp, #24
    18da:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    18dc:	f500 667d 	add.w	r6, r0, #4048	; 0xfd0
    18e0:	4630      	mov	r0, r6
    18e2:	4b8a      	ldr	r3, [pc, #552]	; (1b0c <grid_port_process_outbound_usb+0x23c>)
    18e4:	4798      	blx	r3
	
	if (!length){		
    18e6:	2800      	cmp	r0, #0
    18e8:	f000 8227 	beq.w	1d3a <grid_port_process_outbound_usb+0x46a>
    18ec:	4604      	mov	r4, r0
    18ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    18f0:	4613      	mov	r3, r2
    18f2:	332f      	adds	r3, #47	; 0x2f
    18f4:	f202 71ff 	addw	r1, r2, #2047	; 0x7ff


	if (length){
		
		for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
			por->tx_double_buffer[i] = 0;
    18f8:	2200      	movs	r2, #0
    18fa:	f803 2f01 	strb.w	r2, [r3, #1]!
		for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    18fe:	428b      	cmp	r3, r1
    1900:	d1fb      	bne.n	18fa <grid_port_process_outbound_usb+0x2a>
		}
		
		
		
		uint8_t temp[500] = {0};
    1902:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1906:	2100      	movs	r1, #0
    1908:	f107 0034 	add.w	r0, r7, #52	; 0x34
    190c:	4b80      	ldr	r3, [pc, #512]	; (1b10 <grid_port_process_outbound_usb+0x240>)
    190e:	4798      	blx	r3
			
		
		//uint8_t temp[length];
		
		// Let's transfer the packet to local memory
		grid_buffer_read_init(&por->tx_buffer);
    1910:	4630      	mov	r0, r6
    1912:	4b80      	ldr	r3, [pc, #512]	; (1b14 <grid_port_process_outbound_usb+0x244>)
    1914:	4798      	blx	r3
    1916:	2500      	movs	r5, #0
		
		for (uint8_t i = 0; i<length; i++){
			
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    1918:	f8df 9238 	ldr.w	r9, [pc, #568]	; 1b54 <grid_port_process_outbound_usb+0x284>
    191c:	f107 0834 	add.w	r8, r7, #52	; 0x34
    1920:	4630      	mov	r0, r6
    1922:	47c8      	blx	r9
    1924:	f808 0005 	strb.w	r0, [r8, r5]
		for (uint8_t i = 0; i<length; i++){
    1928:	3501      	adds	r5, #1
    192a:	b2ed      	uxtb	r5, r5
    192c:	b2ab      	uxth	r3, r5
    192e:	429c      	cmp	r4, r3
    1930:	d8f6      	bhi.n	1920 <grid_port_process_outbound_usb+0x50>
			
		}
				
		// Let's acknowledge the transactions	(should wait for partner to send ack)
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1932:	4630      	mov	r0, r6
    1934:	4b78      	ldr	r3, [pc, #480]	; (1b18 <grid_port_process_outbound_usb+0x248>)
    1936:	4798      	blx	r3
		

		// GRID-2-HOST TRANSLATOR
		uint8_t id = grid_msg_get_id(temp);		
    1938:	f107 0034 	add.w	r0, r7, #52	; 0x34
    193c:	4b77      	ldr	r3, [pc, #476]	; (1b1c <grid_port_process_outbound_usb+0x24c>)
    193e:	4798      	blx	r3
    1940:	61f8      	str	r0, [r7, #28]
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    1942:	f107 0034 	add.w	r0, r7, #52	; 0x34
    1946:	4b76      	ldr	r3, [pc, #472]	; (1b20 <grid_port_process_outbound_usb+0x250>)
    1948:	4798      	blx	r3
    194a:	4606      	mov	r6, r0
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    194c:	f107 0034 	add.w	r0, r7, #52	; 0x34
    1950:	4b74      	ldr	r3, [pc, #464]	; (1b24 <grid_port_process_outbound_usb+0x254>)
    1952:	4798      	blx	r3
    1954:	4680      	mov	r8, r0
		uint8_t age = grid_msg_get_age(temp);
    1956:	f107 0034 	add.w	r0, r7, #52	; 0x34
    195a:	4b73      	ldr	r3, [pc, #460]	; (1b28 <grid_port_process_outbound_usb+0x258>)
    195c:	4798      	blx	r3
    195e:	61b8      	str	r0, [r7, #24]
		uint8_t current_start		= 0;
		uint8_t current_stop		= 0;
		
		uint8_t output_cursor = 0;
		
		uint8_t error_flag = 0;
    1960:	2500      	movs	r5, #0
    1962:	f887 5033 	strb.w	r5, [r7, #51]	; 0x33
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    1966:	f1a8 087f 	sub.w	r8, r8, #127	; 0x7f
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
					
					
					midi_channel = ((256-dy*2)%8+grid_sys_state.bank_select*8)%16;
    196a:	fa4f f388 	sxtb.w	r3, r8
    196e:	627b      	str	r3, [r7, #36]	; 0x24
    1970:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
    1974:	005b      	lsls	r3, r3, #1
    1976:	1aea      	subs	r2, r5, r3
    1978:	f003 0307 	and.w	r3, r3, #7
    197c:	4619      	mov	r1, r3
    197e:	f002 0307 	and.w	r3, r2, #7
    1982:	460a      	mov	r2, r1
    1984:	bf58      	it	pl
    1986:	425a      	negpl	r2, r3
    1988:	60fa      	str	r2, [r7, #12]
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    198a:	3e7f      	subs	r6, #127	; 0x7f
					midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    198c:	b273      	sxtb	r3, r6
    198e:	623b      	str	r3, [r7, #32]
    1990:	011b      	lsls	r3, r3, #4
    1992:	60bb      	str	r3, [r7, #8]
    1994:	1e63      	subs	r3, r4, #1
    1996:	b29b      	uxth	r3, r3
    1998:	f103 0901 	add.w	r9, r3, #1
    199c:	46ab      	mov	fp, r5
					
									
				}
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
		
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    199e:	464b      	mov	r3, r9
    19a0:	46d9      	mov	r9, fp
    19a2:	469a      	mov	sl, r3
    19a4:	e006      	b.n	19b4 <grid_port_process_outbound_usb+0xe4>
				current_start = i;
    19a6:	fa5f f58b 	uxtb.w	r5, fp
    19aa:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t i=0; i<length; i++){
    19ae:	45d3      	cmp	fp, sl
    19b0:	f000 81be 	beq.w	1d30 <grid_port_process_outbound_usb+0x460>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    19b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
    19b8:	f81b 3003 	ldrb.w	r3, [fp, r3]
    19bc:	2b02      	cmp	r3, #2
    19be:	d0f2      	beq.n	19a6 <grid_port_process_outbound_usb+0xd6>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    19c0:	2b03      	cmp	r3, #3
    19c2:	d1f2      	bne.n	19aa <grid_port_process_outbound_usb+0xda>
    19c4:	2d00      	cmp	r5, #0
    19c6:	d0f0      	beq.n	19aa <grid_port_process_outbound_usb+0xda>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);			
    19c8:	462c      	mov	r4, r5
    19ca:	f107 0233 	add.w	r2, r7, #51	; 0x33
    19ce:	2102      	movs	r1, #2
    19d0:	f507 730a 	add.w	r3, r7, #552	; 0x228
    19d4:	1958      	adds	r0, r3, r5
    19d6:	f2a0 10f3 	subw	r0, r0, #499	; 0x1f3
    19da:	4b54      	ldr	r3, [pc, #336]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    19dc:	4798      	blx	r3
				if (msg_protocol == GRID_MSG_PROTOCOL_MIDI){
    19de:	f010 06ff 	ands.w	r6, r0, #255	; 0xff
    19e2:	d019      	beq.n	1a18 <grid_port_process_outbound_usb+0x148>
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    19e4:	2e01      	cmp	r6, #1
    19e6:	f000 80b7 	beq.w	1b58 <grid_port_process_outbound_usb+0x288>
					//usb_debug[2] = hiddf_keyboard_keys_state_change(key_array, key_array_length);
		
					
				
				}
				else if (msg_protocol == GRID_MSG_PROTOCOL_SYS){
    19ea:	2e04      	cmp	r6, #4
    19ec:	f000 812d 	beq.w	1c4a <grid_port_process_outbound_usb+0x37a>

					}
					
				
				}
				else if (msg_protocol == GRID_MSG_PROTOCOL_MOUSE){
    19f0:	2e02      	cmp	r6, #2
    19f2:	f000 819b 	beq.w	1d2c <grid_port_process_outbound_usb+0x45c>
					
					//hiddf_mouse_move(-20, HID_MOUSE_X_AXIS_MV);
					
				}	
				else{
					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
    19f6:	f109 0430 	add.w	r4, r9, #48	; 0x30
    19fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    19fc:	441c      	add	r4, r3
    19fe:	b2c2      	uxtb	r2, r0
    1a00:	494b      	ldr	r1, [pc, #300]	; (1b30 <grid_port_process_outbound_usb+0x260>)
    1a02:	4620      	mov	r0, r4
    1a04:	4b4b      	ldr	r3, [pc, #300]	; (1b34 <grid_port_process_outbound_usb+0x264>)
    1a06:	4798      	blx	r3
					
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1a08:	4620      	mov	r0, r4
    1a0a:	4b4b      	ldr	r3, [pc, #300]	; (1b38 <grid_port_process_outbound_usb+0x268>)
    1a0c:	4798      	blx	r3
    1a0e:	4481      	add	r9, r0
    1a10:	fa5f f989 	uxtb.w	r9, r9
				}
				
				current_start = 0;
    1a14:	2500      	movs	r5, #0
    1a16:	e7c8      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					uint8_t midi_channel = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1a18:	1ce8      	adds	r0, r5, #3
    1a1a:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a1e:	2102      	movs	r1, #2
    1a20:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a24:	4418      	add	r0, r3
    1a26:	4b41      	ldr	r3, [pc, #260]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a28:	4798      	blx	r3
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1a2a:	1d68      	adds	r0, r5, #5
    1a2c:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a30:	2102      	movs	r1, #2
    1a32:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a36:	4418      	add	r0, r3
    1a38:	4b3c      	ldr	r3, [pc, #240]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a3a:	4798      	blx	r3
    1a3c:	fa5f f880 	uxtb.w	r8, r0
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1a40:	1de8      	adds	r0, r5, #7
    1a42:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a46:	2102      	movs	r1, #2
    1a48:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a4c:	4418      	add	r0, r3
    1a4e:	4b37      	ldr	r3, [pc, #220]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a50:	4798      	blx	r3
    1a52:	4604      	mov	r4, r0
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1a54:	f105 0009 	add.w	r0, r5, #9
    1a58:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1a5c:	2102      	movs	r1, #2
    1a5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1a62:	4418      	add	r0, r3
    1a64:	4b31      	ldr	r3, [pc, #196]	; (1b2c <grid_port_process_outbound_usb+0x25c>)
    1a66:	4798      	blx	r3
					midi_channel = ((256-dy*2)%8+grid_sys_state.bank_select*8)%16;
    1a68:	4b34      	ldr	r3, [pc, #208]	; (1b3c <grid_port_process_outbound_usb+0x26c>)
    1a6a:	7a59      	ldrb	r1, [r3, #9]
    1a6c:	68fb      	ldr	r3, [r7, #12]
    1a6e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    1a72:	424b      	negs	r3, r1
    1a74:	f001 020f 	and.w	r2, r1, #15
    1a78:	f003 030f 	and.w	r3, r3, #15
    1a7c:	bf58      	it	pl
    1a7e:	425a      	negpl	r2, r3
    1a80:	617a      	str	r2, [r7, #20]
    1a82:	7d3b      	ldrb	r3, [r7, #20]
    1a84:	4619      	mov	r1, r3
					midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    1a86:	b2e4      	uxtb	r4, r4
    1a88:	34e0      	adds	r4, #224	; 0xe0
    1a8a:	68bb      	ldr	r3, [r7, #8]
    1a8c:	441c      	add	r4, r3
    1a8e:	4b2c      	ldr	r3, [pc, #176]	; (1b40 <grid_port_process_outbound_usb+0x270>)
    1a90:	fb83 3204 	smull	r3, r2, r3, r4
    1a94:	17e3      	asrs	r3, r4, #31
    1a96:	ebc3 1322 	rsb	r3, r3, r2, asr #4
    1a9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1a9e:	eba4 1443 	sub.w	r4, r4, r3, lsl #5
    1aa2:	b2e4      	uxtb	r4, r4
    1aa4:	b2c3      	uxtb	r3, r0
					printf("{\"type\":\"MIDI\", \"data\": [\"%d\", \"%d\", \"%d\", \"%d\", \"%d\", \"%d\"]}\r\n", dx, dy, midi_channel,	midi_command, midi_param1, midi_param2);
    1aa6:	62bb      	str	r3, [r7, #40]	; 0x28
    1aa8:	9302      	str	r3, [sp, #8]
    1aaa:	9401      	str	r4, [sp, #4]
    1aac:	f8cd 8000 	str.w	r8, [sp]
    1ab0:	6139      	str	r1, [r7, #16]
    1ab2:	460b      	mov	r3, r1
    1ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1ab6:	6a39      	ldr	r1, [r7, #32]
    1ab8:	4822      	ldr	r0, [pc, #136]	; (1b44 <grid_port_process_outbound_usb+0x274>)
    1aba:	4d23      	ldr	r5, [pc, #140]	; (1b48 <grid_port_process_outbound_usb+0x278>)
    1abc:	47a8      	blx	r5
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    1abe:	f109 0530 	add.w	r5, r9, #48	; 0x30
    1ac2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1ac4:	4428      	add	r0, r5
    1ac6:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1ac8:	9205      	str	r2, [sp, #20]
    1aca:	9404      	str	r4, [sp, #16]
    1acc:	f8cd 800c 	str.w	r8, [sp, #12]
    1ad0:	6939      	ldr	r1, [r7, #16]
    1ad2:	9102      	str	r1, [sp, #8]
    1ad4:	69b9      	ldr	r1, [r7, #24]
    1ad6:	9101      	str	r1, [sp, #4]
    1ad8:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1ada:	9100      	str	r1, [sp, #0]
    1adc:	6a3b      	ldr	r3, [r7, #32]
    1ade:	69fa      	ldr	r2, [r7, #28]
    1ae0:	491a      	ldr	r1, [pc, #104]	; (1b4c <grid_port_process_outbound_usb+0x27c>)
    1ae2:	6138      	str	r0, [r7, #16]
    1ae4:	4d13      	ldr	r5, [pc, #76]	; (1b34 <grid_port_process_outbound_usb+0x264>)
    1ae6:	47a8      	blx	r5
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1ae8:	6938      	ldr	r0, [r7, #16]
    1aea:	4b13      	ldr	r3, [pc, #76]	; (1b38 <grid_port_process_outbound_usb+0x268>)
    1aec:	4798      	blx	r3
    1aee:	4481      	add	r9, r0
    1af0:	fa5f f989 	uxtb.w	r9, r9
					audiodf_midi_xfer_packet(midi_command>>4, midi_command|midi_channel, midi_param1, midi_param2);	
    1af4:	6979      	ldr	r1, [r7, #20]
    1af6:	ea48 0101 	orr.w	r1, r8, r1
    1afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1afc:	4622      	mov	r2, r4
    1afe:	b2c9      	uxtb	r1, r1
    1b00:	ea4f 1018 	mov.w	r0, r8, lsr #4
    1b04:	4c12      	ldr	r4, [pc, #72]	; (1b50 <grid_port_process_outbound_usb+0x280>)
    1b06:	47a0      	blx	r4
				current_start = 0;
    1b08:	4635      	mov	r5, r6
    1b0a:	e74e      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1b0c:	000013d1 	.word	0x000013d1
    1b10:	0000c867 	.word	0x0000c867
    1b14:	00001443 	.word	0x00001443
    1b18:	000014f5 	.word	0x000014f5
    1b1c:	00003f1d 	.word	0x00003f1d
    1b20:	00003f3d 	.word	0x00003f3d
    1b24:	00003f5d 	.word	0x00003f5d
    1b28:	00003f7d 	.word	0x00003f7d
    1b2c:	00003bb9 	.word	0x00003bb9
    1b30:	0000de14 	.word	0x0000de14
    1b34:	0000cc55 	.word	0x0000cc55
    1b38:	0000cc9d 	.word	0x0000cc9d
    1b3c:	20003310 	.word	0x20003310
    1b40:	2aaaaaab 	.word	0x2aaaaaab
    1b44:	0000dce4 	.word	0x0000dce4
    1b48:	0000c9d1 	.word	0x0000c9d1
    1b4c:	0000dd24 	.word	0x0000dd24
    1b50:	0000b699 	.word	0x0000b699
    1b54:	000014cd 	.word	0x000014cd
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1b58:	f8c7 d010 	str.w	sp, [r7, #16]
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    1b5c:	fa5f f38b 	uxtb.w	r3, fp
    1b60:	1b5b      	subs	r3, r3, r5
    1b62:	1eda      	subs	r2, r3, #3
    1b64:	4b77      	ldr	r3, [pc, #476]	; (1d44 <grid_port_process_outbound_usb+0x474>)
    1b66:	fb83 1302 	smull	r1, r3, r3, r2
    1b6a:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
    1b6e:	b2db      	uxtb	r3, r3
 					struct hiddf_kb_key_descriptors key_array[key_array_length];
    1b70:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1b74:	3207      	adds	r2, #7
    1b76:	f022 0207 	bic.w	r2, r2, #7
    1b7a:	ebad 0d02 	sub.w	sp, sp, r2
    1b7e:	aa06      	add	r2, sp, #24
					for(uint8_t j=0; j<key_array_length; j++){
    1b80:	2b00      	cmp	r3, #0
    1b82:	d05e      	beq.n	1c42 <grid_port_process_outbound_usb+0x372>
    1b84:	3403      	adds	r4, #3
    1b86:	f107 0134 	add.w	r1, r7, #52	; 0x34
    1b8a:	440c      	add	r4, r1
    1b8c:	4690      	mov	r8, r2
    1b8e:	3b01      	subs	r3, #1
    1b90:	b2db      	uxtb	r3, r3
    1b92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b96:	3509      	adds	r5, #9
    1b98:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    1b9c:	18cb      	adds	r3, r1, r3
    1b9e:	617b      	str	r3, [r7, #20]
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1ba0:	f8c7 b004 	str.w	fp, [r7, #4]
    1ba4:	f8c7 a000 	str.w	sl, [r7]
						uint8_t keyboard_command	= grid_sys_read_hex_string_value(&temp[current_start+3+6*j], 2, &error_flag);
    1ba8:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1bac:	2102      	movs	r1, #2
    1bae:	4620      	mov	r0, r4
    1bb0:	4b65      	ldr	r3, [pc, #404]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1bb2:	4798      	blx	r3
    1bb4:	4605      	mov	r5, r0
						uint8_t keyboard_modifier	= grid_sys_read_hex_string_value(&temp[current_start+5+6*j], 2, &error_flag);
    1bb6:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1bba:	2102      	movs	r1, #2
    1bbc:	1860      	adds	r0, r4, r1
    1bbe:	4b62      	ldr	r3, [pc, #392]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1bc0:	4798      	blx	r3
    1bc2:	4606      	mov	r6, r0
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1bc4:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1bc8:	2102      	movs	r1, #2
    1bca:	1d20      	adds	r0, r4, #4
    1bcc:	4b5e      	ldr	r3, [pc, #376]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1bce:	4798      	blx	r3
    1bd0:	4683      	mov	fp, r0
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1bd2:	f109 0a30 	add.w	sl, r9, #48	; 0x30
    1bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1bd8:	449a      	add	sl, r3
    1bda:	4b5c      	ldr	r3, [pc, #368]	; (1d4c <grid_port_process_outbound_usb+0x47c>)
    1bdc:	4798      	blx	r3
    1bde:	9005      	str	r0, [sp, #20]
    1be0:	b2eb      	uxtb	r3, r5
    1be2:	62bb      	str	r3, [r7, #40]	; 0x28
    1be4:	9304      	str	r3, [sp, #16]
    1be6:	b2f6      	uxtb	r6, r6
    1be8:	9603      	str	r6, [sp, #12]
    1bea:	fa5f f38b 	uxtb.w	r3, fp
    1bee:	9302      	str	r3, [sp, #8]
    1bf0:	69bb      	ldr	r3, [r7, #24]
    1bf2:	9301      	str	r3, [sp, #4]
    1bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1bf6:	9300      	str	r3, [sp, #0]
    1bf8:	6a3b      	ldr	r3, [r7, #32]
    1bfa:	69fa      	ldr	r2, [r7, #28]
    1bfc:	4954      	ldr	r1, [pc, #336]	; (1d50 <grid_port_process_outbound_usb+0x480>)
    1bfe:	4650      	mov	r0, sl
    1c00:	4d54      	ldr	r5, [pc, #336]	; (1d54 <grid_port_process_outbound_usb+0x484>)
    1c02:	47a8      	blx	r5
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1c04:	4650      	mov	r0, sl
    1c06:	4b54      	ldr	r3, [pc, #336]	; (1d58 <grid_port_process_outbound_usb+0x488>)
    1c08:	4798      	blx	r3
    1c0a:	4481      	add	r9, r0
    1c0c:	fa5f f989 	uxtb.w	r9, r9
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1c10:	f888 b000 	strb.w	fp, [r8]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1c14:	2e82      	cmp	r6, #130	; 0x82
    1c16:	bf14      	ite	ne
    1c18:	2600      	movne	r6, #0
    1c1a:	2601      	moveq	r6, #1
						key_array[j] = current_key;
    1c1c:	f888 6001 	strb.w	r6, [r8, #1]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1c22:	2b80      	cmp	r3, #128	; 0x80
    1c24:	bf14      	ite	ne
    1c26:	2500      	movne	r5, #0
    1c28:	2501      	moveq	r5, #1
    1c2a:	f888 5002 	strb.w	r5, [r8, #2]
    1c2e:	3406      	adds	r4, #6
    1c30:	f108 0803 	add.w	r8, r8, #3
					for(uint8_t j=0; j<key_array_length; j++){
    1c34:	697b      	ldr	r3, [r7, #20]
    1c36:	429c      	cmp	r4, r3
    1c38:	d1b6      	bne.n	1ba8 <grid_port_process_outbound_usb+0x2d8>
    1c3a:	f8d7 b004 	ldr.w	fp, [r7, #4]
    1c3e:	f8d7 a000 	ldr.w	sl, [r7]
    1c42:	f8d7 d010 	ldr.w	sp, [r7, #16]
				current_start = 0;
    1c46:	2500      	movs	r5, #0
    1c48:	e6af      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					uint8_t sys_command		= grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1c4a:	1ce8      	adds	r0, r5, #3
    1c4c:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1c50:	2102      	movs	r1, #2
    1c52:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1c56:	4418      	add	r0, r3
    1c58:	4b3b      	ldr	r3, [pc, #236]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1c5a:	4798      	blx	r3
    1c5c:	62b8      	str	r0, [r7, #40]	; 0x28
    1c5e:	b2c5      	uxtb	r5, r0
					uint8_t sys_subcommand  = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1c60:	1d60      	adds	r0, r4, #5
    1c62:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1c66:	2102      	movs	r1, #2
    1c68:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1c6c:	4418      	add	r0, r3
    1c6e:	4b36      	ldr	r3, [pc, #216]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1c70:	4798      	blx	r3
    1c72:	4680      	mov	r8, r0
    1c74:	b2c6      	uxtb	r6, r0
					uint8_t sys_value	    = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1c76:	1de0      	adds	r0, r4, #7
    1c78:	f107 0233 	add.w	r2, r7, #51	; 0x33
    1c7c:	2102      	movs	r1, #2
    1c7e:	f107 0334 	add.w	r3, r7, #52	; 0x34
    1c82:	4418      	add	r0, r3
    1c84:	4b30      	ldr	r3, [pc, #192]	; (1d48 <grid_port_process_outbound_usb+0x478>)
    1c86:	4798      	blx	r3
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c88:	2d64      	cmp	r5, #100	; 0x64
    1c8a:	d003      	beq.n	1c94 <grid_port_process_outbound_usb+0x3c4>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1c8c:	2d66      	cmp	r5, #102	; 0x66
    1c8e:	d025      	beq.n	1cdc <grid_port_process_outbound_usb+0x40c>
				current_start = 0;
    1c90:	2500      	movs	r5, #0
    1c92:	e68a      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c94:	2e65      	cmp	r6, #101	; 0x65
    1c96:	d001      	beq.n	1c9c <grid_port_process_outbound_usb+0x3cc>
				current_start = 0;
    1c98:	2500      	movs	r5, #0
    1c9a:	e686      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1c9c:	b2c4      	uxtb	r4, r0
						grid_sys_bank_select(&grid_sys_state, sys_value);		
    1c9e:	4621      	mov	r1, r4
    1ca0:	482e      	ldr	r0, [pc, #184]	; (1d5c <grid_port_process_outbound_usb+0x48c>)
    1ca2:	4b2f      	ldr	r3, [pc, #188]	; (1d60 <grid_port_process_outbound_usb+0x490>)
    1ca4:	4798      	blx	r3
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1ca6:	f109 0530 	add.w	r5, r9, #48	; 0x30
    1caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1cac:	441d      	add	r5, r3
    1cae:	9404      	str	r4, [sp, #16]
    1cb0:	9603      	str	r6, [sp, #12]
    1cb2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    1cb6:	9302      	str	r3, [sp, #8]
    1cb8:	69bb      	ldr	r3, [r7, #24]
    1cba:	9301      	str	r3, [sp, #4]
    1cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1cbe:	9300      	str	r3, [sp, #0]
    1cc0:	6a3b      	ldr	r3, [r7, #32]
    1cc2:	69fa      	ldr	r2, [r7, #28]
    1cc4:	4927      	ldr	r1, [pc, #156]	; (1d64 <grid_port_process_outbound_usb+0x494>)
    1cc6:	4628      	mov	r0, r5
    1cc8:	4c22      	ldr	r4, [pc, #136]	; (1d54 <grid_port_process_outbound_usb+0x484>)
    1cca:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1ccc:	4628      	mov	r0, r5
    1cce:	4b22      	ldr	r3, [pc, #136]	; (1d58 <grid_port_process_outbound_usb+0x488>)
    1cd0:	4798      	blx	r3
    1cd2:	4481      	add	r9, r0
    1cd4:	fa5f f989 	uxtb.w	r9, r9
				current_start = 0;
    1cd8:	2500      	movs	r5, #0
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1cda:	e666      	b.n	19aa <grid_port_process_outbound_usb+0xda>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1cdc:	2e67      	cmp	r6, #103	; 0x67
    1cde:	d001      	beq.n	1ce4 <grid_port_process_outbound_usb+0x414>
				current_start = 0;
    1ce0:	2500      	movs	r5, #0
    1ce2:	e662      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1ce4:	b2c5      	uxtb	r5, r0
						printf("{\"type\":\"HEARTBEAT\", \"data\": [\"%d\", \"%d\", \"%d\"]}\r\n", dx, dy, sys_value);		
    1ce6:	462b      	mov	r3, r5
    1ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1cea:	6a39      	ldr	r1, [r7, #32]
    1cec:	481e      	ldr	r0, [pc, #120]	; (1d68 <grid_port_process_outbound_usb+0x498>)
    1cee:	4c1f      	ldr	r4, [pc, #124]	; (1d6c <grid_port_process_outbound_usb+0x49c>)
    1cf0:	47a0      	blx	r4
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1cf2:	f109 0630 	add.w	r6, r9, #48	; 0x30
    1cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1cf8:	4416      	add	r6, r2
    1cfa:	9504      	str	r5, [sp, #16]
    1cfc:	fa5f f388 	uxtb.w	r3, r8
    1d00:	9303      	str	r3, [sp, #12]
    1d02:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    1d06:	9302      	str	r3, [sp, #8]
    1d08:	69ba      	ldr	r2, [r7, #24]
    1d0a:	9201      	str	r2, [sp, #4]
    1d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1d0e:	9200      	str	r2, [sp, #0]
    1d10:	6a3b      	ldr	r3, [r7, #32]
    1d12:	69fa      	ldr	r2, [r7, #28]
    1d14:	4913      	ldr	r1, [pc, #76]	; (1d64 <grid_port_process_outbound_usb+0x494>)
    1d16:	4630      	mov	r0, r6
    1d18:	4c0e      	ldr	r4, [pc, #56]	; (1d54 <grid_port_process_outbound_usb+0x484>)
    1d1a:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1d1c:	4630      	mov	r0, r6
    1d1e:	4b0e      	ldr	r3, [pc, #56]	; (1d58 <grid_port_process_outbound_usb+0x488>)
    1d20:	4798      	blx	r3
    1d22:	4481      	add	r9, r0
    1d24:	fa5f f989 	uxtb.w	r9, r9
				current_start = 0;
    1d28:	2500      	movs	r5, #0
    1d2a:	e63e      	b.n	19aa <grid_port_process_outbound_usb+0xda>
    1d2c:	2500      	movs	r5, #0
    1d2e:	e63c      	b.n	19aa <grid_port_process_outbound_usb+0xda>
		
		
					
		
		// Let's send the packet through USB
		cdcdf_acm_write(por->tx_double_buffer, output_cursor);
    1d30:	4649      	mov	r1, r9
    1d32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    1d34:	3030      	adds	r0, #48	; 0x30
    1d36:	4b0e      	ldr	r3, [pc, #56]	; (1d70 <grid_port_process_outbound_usb+0x4a0>)
    1d38:	4798      	blx	r3
				
		
	}
	
	
}
    1d3a:	f507 770b 	add.w	r7, r7, #556	; 0x22c
    1d3e:	46bd      	mov	sp, r7
    1d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1d44:	2aaaaaab 	.word	0x2aaaaaab
    1d48:	00003bb9 	.word	0x00003bb9
    1d4c:	00003c31 	.word	0x00003c31
    1d50:	0000dd6c 	.word	0x0000dd6c
    1d54:	0000cc55 	.word	0x0000cc55
    1d58:	0000cc9d 	.word	0x0000cc9d
    1d5c:	20003310 	.word	0x20003310
    1d60:	00003d21 	.word	0x00003d21
    1d64:	0000ddb4 	.word	0x0000ddb4
    1d68:	0000dde0 	.word	0x0000dde0
    1d6c:	0000c9d1 	.word	0x0000c9d1
    1d70:	0000aed5 	.word	0x0000aed5

00001d74 <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    1d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1d78:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    1d7c:	f500 667d 	add.w	r6, r0, #4048	; 0xfd0
    1d80:	4630      	mov	r0, r6
    1d82:	4b48      	ldr	r3, [pc, #288]	; (1ea4 <grid_port_process_outbound_ui+0x130>)
    1d84:	4798      	blx	r3
	
	if (!length){
    1d86:	b918      	cbnz	r0, 1d90 <grid_port_process_outbound_ui+0x1c>

		
	}
	
	
}
    1d88:	f50d 7d03 	add.w	sp, sp, #524	; 0x20c
    1d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1d90:	4605      	mov	r5, r0
		uint8_t temp[500] = {0};
    1d92:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1d96:	2100      	movs	r1, #0
    1d98:	a805      	add	r0, sp, #20
    1d9a:	4b43      	ldr	r3, [pc, #268]	; (1ea8 <grid_port_process_outbound_ui+0x134>)
    1d9c:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    1d9e:	4630      	mov	r0, r6
    1da0:	4b42      	ldr	r3, [pc, #264]	; (1eac <grid_port_process_outbound_ui+0x138>)
    1da2:	4798      	blx	r3
    1da4:	2400      	movs	r4, #0
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    1da6:	f8df 8124 	ldr.w	r8, [pc, #292]	; 1ecc <grid_port_process_outbound_ui+0x158>
    1daa:	af05      	add	r7, sp, #20
    1dac:	4630      	mov	r0, r6
    1dae:	47c0      	blx	r8
    1db0:	5538      	strb	r0, [r7, r4]
		for (uint8_t i = 0; i<length; i++){
    1db2:	3401      	adds	r4, #1
    1db4:	b2e4      	uxtb	r4, r4
    1db6:	b2a3      	uxth	r3, r4
    1db8:	429d      	cmp	r5, r3
    1dba:	d8f7      	bhi.n	1dac <grid_port_process_outbound_ui+0x38>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1dbc:	4630      	mov	r0, r6
    1dbe:	4b3c      	ldr	r3, [pc, #240]	; (1eb0 <grid_port_process_outbound_ui+0x13c>)
    1dc0:	4798      	blx	r3
		uint8_t id = grid_msg_get_id(temp);
    1dc2:	ac05      	add	r4, sp, #20
    1dc4:	4620      	mov	r0, r4
    1dc6:	4b3b      	ldr	r3, [pc, #236]	; (1eb4 <grid_port_process_outbound_ui+0x140>)
    1dc8:	4798      	blx	r3
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    1dca:	4620      	mov	r0, r4
    1dcc:	4b3a      	ldr	r3, [pc, #232]	; (1eb8 <grid_port_process_outbound_ui+0x144>)
    1dce:	4798      	blx	r3
    1dd0:	4681      	mov	r9, r0
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;
    1dd2:	4620      	mov	r0, r4
    1dd4:	4b39      	ldr	r3, [pc, #228]	; (1ebc <grid_port_process_outbound_ui+0x148>)
    1dd6:	4798      	blx	r3
    1dd8:	4682      	mov	sl, r0
		uint8_t age = grid_msg_get_age(temp);
    1dda:	4620      	mov	r0, r4
    1ddc:	4b38      	ldr	r3, [pc, #224]	; (1ec0 <grid_port_process_outbound_ui+0x14c>)
    1dde:	4798      	blx	r3
		uint8_t error_flag = 0;	
    1de0:	2000      	movs	r0, #0
    1de2:	f88d 0013 	strb.w	r0, [sp, #19]
    1de6:	4626      	mov	r6, r4
    1de8:	3d01      	subs	r5, #1
    1dea:	b2ad      	uxth	r5, r5
    1dec:	3501      	adds	r5, #1
    1dee:	4425      	add	r5, r4
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);
    1df0:	4f34      	ldr	r7, [pc, #208]	; (1ec4 <grid_port_process_outbound_ui+0x150>)
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    1df2:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 1ed0 <grid_port_process_outbound_ui+0x15c>
    1df6:	e004      	b.n	1e02 <grid_port_process_outbound_ui+0x8e>
    1df8:	1ba0      	subs	r0, r4, r6
    1dfa:	b2c0      	uxtb	r0, r0
    1dfc:	3401      	adds	r4, #1
		for (uint16_t i=0; i<length; i++){
    1dfe:	42ac      	cmp	r4, r5
    1e00:	d0c2      	beq.n	1d88 <grid_port_process_outbound_ui+0x14>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    1e02:	7823      	ldrb	r3, [r4, #0]
    1e04:	2b02      	cmp	r3, #2
    1e06:	d0f7      	beq.n	1df8 <grid_port_process_outbound_ui+0x84>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    1e08:	2b03      	cmp	r3, #3
    1e0a:	d1f7      	bne.n	1dfc <grid_port_process_outbound_ui+0x88>
    1e0c:	2800      	cmp	r0, #0
    1e0e:	d0f5      	beq.n	1dfc <grid_port_process_outbound_ui+0x88>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);
    1e10:	4680      	mov	r8, r0
    1e12:	ab82      	add	r3, sp, #520	; 0x208
    1e14:	4418      	add	r0, r3
    1e16:	f10d 0213 	add.w	r2, sp, #19
    1e1a:	2102      	movs	r1, #2
    1e1c:	f2a0 10f3 	subw	r0, r0, #499	; 0x1f3
    1e20:	47b8      	blx	r7
				if (msg_protocol == GRID_MSG_PROTOCOL_LED){
    1e22:	b2c0      	uxtb	r0, r0
    1e24:	2803      	cmp	r0, #3
    1e26:	d001      	beq.n	1e2c <grid_port_process_outbound_ui+0xb8>
				current_start = 0;
    1e28:	2000      	movs	r0, #0
    1e2a:	e7e7      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
					if (dx == 0 && dy == 0){
    1e2c:	f1b9 0f7f 	cmp.w	r9, #127	; 0x7f
    1e30:	d136      	bne.n	1ea0 <grid_port_process_outbound_ui+0x12c>
    1e32:	f1ba 0f7f 	cmp.w	sl, #127	; 0x7f
    1e36:	d001      	beq.n	1e3c <grid_port_process_outbound_ui+0xc8>
				current_start = 0;
    1e38:	2000      	movs	r0, #0
    1e3a:	e7df      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
						uint8_t led_layer = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1e3c:	f108 0003 	add.w	r0, r8, #3
    1e40:	f10d 0213 	add.w	r2, sp, #19
    1e44:	2102      	movs	r1, #2
    1e46:	ab05      	add	r3, sp, #20
    1e48:	4418      	add	r0, r3
    1e4a:	47b8      	blx	r7
    1e4c:	9002      	str	r0, [sp, #8]
						uint8_t led_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1e4e:	f108 0005 	add.w	r0, r8, #5
    1e52:	f10d 0213 	add.w	r2, sp, #19
    1e56:	2102      	movs	r1, #2
    1e58:	ab05      	add	r3, sp, #20
    1e5a:	4418      	add	r0, r3
    1e5c:	47b8      	blx	r7
    1e5e:	9001      	str	r0, [sp, #4]
						uint8_t led_number  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1e60:	f108 0007 	add.w	r0, r8, #7
    1e64:	f10d 0213 	add.w	r2, sp, #19
    1e68:	2102      	movs	r1, #2
    1e6a:	ab05      	add	r3, sp, #20
    1e6c:	4418      	add	r0, r3
    1e6e:	47b8      	blx	r7
    1e70:	9003      	str	r0, [sp, #12]
						uint8_t led_value  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1e72:	f108 0009 	add.w	r0, r8, #9
    1e76:	f10d 0213 	add.w	r2, sp, #19
    1e7a:	2102      	movs	r1, #2
    1e7c:	ab05      	add	r3, sp, #20
    1e7e:	4418      	add	r0, r3
    1e80:	47b8      	blx	r7
						if (led_command == GRID_MSG_COMMAND_LED_SET_PHASE){
    1e82:	f89d 2004 	ldrb.w	r2, [sp, #4]
    1e86:	2a63      	cmp	r2, #99	; 0x63
    1e88:	d001      	beq.n	1e8e <grid_port_process_outbound_ui+0x11a>
				current_start = 0;
    1e8a:	2000      	movs	r0, #0
    1e8c:	e7b6      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    1e8e:	b2c3      	uxtb	r3, r0
    1e90:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1e94:	f89d 100c 	ldrb.w	r1, [sp, #12]
    1e98:	480b      	ldr	r0, [pc, #44]	; (1ec8 <grid_port_process_outbound_ui+0x154>)
    1e9a:	47d8      	blx	fp
				current_start = 0;
    1e9c:	2000      	movs	r0, #0
    1e9e:	e7ad      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
    1ea0:	2000      	movs	r0, #0
    1ea2:	e7ab      	b.n	1dfc <grid_port_process_outbound_ui+0x88>
    1ea4:	000013d1 	.word	0x000013d1
    1ea8:	0000c867 	.word	0x0000c867
    1eac:	00001443 	.word	0x00001443
    1eb0:	000014f5 	.word	0x000014f5
    1eb4:	00003f1d 	.word	0x00003f1d
    1eb8:	00003f3d 	.word	0x00003f3d
    1ebc:	00003f5d 	.word	0x00003f5d
    1ec0:	00003f7d 	.word	0x00003f7d
    1ec4:	00003bb9 	.word	0x00003bb9
    1ec8:	20007864 	.word	0x20007864
    1ecc:	000014cd 	.word	0x000014cd
    1ed0:	000020e7 	.word	0x000020e7

00001ed4 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    1ed4:	8a03      	ldrh	r3, [r0, #16]
    1ed6:	b103      	cbz	r3, 1eda <grid_port_process_outbound_usart+0x6>
    1ed8:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    1eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1ede:	4605      	mov	r5, r0
		
		uint32_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1ee0:	f500 667d 	add.w	r6, r0, #4048	; 0xfd0
    1ee4:	4630      	mov	r0, r6
    1ee6:	4b11      	ldr	r3, [pc, #68]	; (1f2c <grid_port_process_outbound_usart+0x58>)
    1ee8:	4798      	blx	r3
    1eea:	4604      	mov	r4, r0
    1eec:	4607      	mov	r7, r0
		
		if (!packet_size){
    1eee:	b910      	cbnz	r0, 1ef6 <grid_port_process_outbound_usart+0x22>
			
			// NO PACKET IN RX BUFFER
			return 0;
    1ef0:	2000      	movs	r0, #0
    1ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}else{
			
			// Let's transfer the packet to local memory
			grid_buffer_read_init(&por->tx_buffer);
    1ef6:	4630      	mov	r0, r6
    1ef8:	4b0d      	ldr	r3, [pc, #52]	; (1f30 <grid_port_process_outbound_usart+0x5c>)
    1efa:	4798      	blx	r3
			
			por->tx_double_buffer_status = packet_size;
    1efc:	822c      	strh	r4, [r5, #16]
    1efe:	2400      	movs	r4, #0
			
			for (uint8_t i = 0; i<packet_size; i++){
				
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1f00:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1f3c <grid_port_process_outbound_usart+0x68>
    1f04:	4630      	mov	r0, r6
    1f06:	47c0      	blx	r8
				por->tx_double_buffer[i] = character;
    1f08:	192b      	adds	r3, r5, r4
    1f0a:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
			for (uint8_t i = 0; i<packet_size; i++){
    1f0e:	3401      	adds	r4, #1
    1f10:	b2e4      	uxtb	r4, r4
    1f12:	42a7      	cmp	r7, r4
    1f14:	d8f6      	bhi.n	1f04 <grid_port_process_outbound_usart+0x30>
				
			}
		
			// Let's acknowledge the transaction
			grid_buffer_read_acknowledge(&por->tx_buffer);
    1f16:	4630      	mov	r0, r6
    1f18:	4b06      	ldr	r3, [pc, #24]	; (1f34 <grid_port_process_outbound_usart+0x60>)
    1f1a:	4798      	blx	r3
			
			// Let's send the packet through USART
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    1f1c:	8a2a      	ldrh	r2, [r5, #16]
    1f1e:	f105 0130 	add.w	r1, r5, #48	; 0x30
    1f22:	68a8      	ldr	r0, [r5, #8]
    1f24:	4b04      	ldr	r3, [pc, #16]	; (1f38 <grid_port_process_outbound_usart+0x64>)
    1f26:	4798      	blx	r3
			
		}
		
	}
	
}
    1f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1f2c:	000013d1 	.word	0x000013d1
    1f30:	00001443 	.word	0x00001443
    1f34:	000014f5 	.word	0x000014f5
    1f38:	00004d81 	.word	0x00004d81
    1f3c:	000014cd 	.word	0x000014cd

00001f40 <grid_led_hardware_transfer_complete_cb>:


static void grid_led_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    1f40:	2201      	movs	r2, #1
    1f42:	4b01      	ldr	r3, [pc, #4]	; (1f48 <grid_led_hardware_transfer_complete_cb+0x8>)
    1f44:	701a      	strb	r2, [r3, #0]
    1f46:	4770      	bx	lr
    1f48:	200012a8 	.word	0x200012a8

00001f4c <grid_led_set_color>:
uint8_t grid_led_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    1f4c:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    1f4e:	7844      	ldrb	r4, [r0, #1]
    1f50:	428c      	cmp	r4, r1
    1f52:	d802      	bhi.n	1f5a <grid_led_set_color+0xe>
		return -1;		
    1f54:	20ff      	movs	r0, #255	; 0xff
}
    1f56:	bc30      	pop	{r4, r5}
    1f58:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    1f5a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    1f5e:	0089      	lsls	r1, r1, #2
    1f60:	4c0d      	ldr	r4, [pc, #52]	; (1f98 <grid_led_set_color+0x4c>)
    1f62:	2bff      	cmp	r3, #255	; 0xff
    1f64:	bf28      	it	cs
    1f66:	23ff      	movcs	r3, #255	; 0xff
    1f68:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    1f6c:	68c3      	ldr	r3, [r0, #12]
    1f6e:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    1f70:	2aff      	cmp	r2, #255	; 0xff
    1f72:	bf28      	it	cs
    1f74:	22ff      	movcs	r2, #255	; 0xff
    1f76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    1f7a:	68c3      	ldr	r3, [r0, #12]
    1f7c:	440b      	add	r3, r1
    1f7e:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    1f80:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    1f84:	2bff      	cmp	r3, #255	; 0xff
    1f86:	bf28      	it	cs
    1f88:	23ff      	movcs	r3, #255	; 0xff
    1f8a:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    1f8e:	68c3      	ldr	r3, [r0, #12]
    1f90:	4419      	add	r1, r3
    1f92:	608a      	str	r2, [r1, #8]
		return 0;
    1f94:	2000      	movs	r0, #0
    1f96:	e7de      	b.n	1f56 <grid_led_set_color+0xa>
    1f98:	200033b0 	.word	0x200033b0

00001f9c <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    1f9c:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    1f9e:	4c06      	ldr	r4, [pc, #24]	; (1fb8 <grid_led_hardware_init+0x1c>)
    1fa0:	f100 0114 	add.w	r1, r0, #20
    1fa4:	4620      	mov	r0, r4
    1fa6:	4b05      	ldr	r3, [pc, #20]	; (1fbc <grid_led_hardware_init+0x20>)
    1fa8:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_hardware_transfer_complete_cb);
    1faa:	4a05      	ldr	r2, [pc, #20]	; (1fc0 <grid_led_hardware_init+0x24>)
    1fac:	2100      	movs	r1, #0
    1fae:	4620      	mov	r0, r4
    1fb0:	4b04      	ldr	r3, [pc, #16]	; (1fc4 <grid_led_hardware_init+0x28>)
    1fb2:	4798      	blx	r3
    1fb4:	bd10      	pop	{r4, pc}
    1fb6:	bf00      	nop
    1fb8:	20001128 	.word	0x20001128
    1fbc:	000052d9 	.word	0x000052d9
    1fc0:	00001f41 	.word	0x00001f41
    1fc4:	000052a9 	.word	0x000052a9

00001fc8 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    1fc8:	7840      	ldrb	r0, [r0, #1]
    1fca:	4770      	bx	lr

00001fcc <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    1fcc:	7843      	ldrb	r3, [r0, #1]
    1fce:	b113      	cbz	r3, 1fd6 <grid_led_tick+0xa>
void grid_led_tick(struct grid_led_model* mod){
    1fd0:	b430      	push	{r4, r5}
	for (uint8_t j=0; j<mod->led_number; j++){
    1fd2:	2400      	movs	r4, #0
    1fd4:	e005      	b.n	1fe2 <grid_led_tick+0x16>
    1fd6:	4770      	bx	lr
    1fd8:	3401      	adds	r4, #1
    1fda:	b2e4      	uxtb	r4, r4
    1fdc:	7843      	ldrb	r3, [r0, #1]
    1fde:	42a3      	cmp	r3, r4
    1fe0:	d911      	bls.n	2006 <grid_led_tick+0x3a>
void grid_led_tick(struct grid_led_model* mod){
    1fe2:	2100      	movs	r1, #0
					
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    1fe4:	7843      	ldrb	r3, [r0, #1]
    1fe6:	fb01 4303 	mla	r3, r1, r3, r4
    1fea:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1fee:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    1ff2:	6902      	ldr	r2, [r0, #16]
    1ff4:	4413      	add	r3, r2
    1ff6:	7ada      	ldrb	r2, [r3, #11]
    1ff8:	7b1d      	ldrb	r5, [r3, #12]
    1ffa:	442a      	add	r2, r5
    1ffc:	72da      	strb	r2, [r3, #11]
    1ffe:	3101      	adds	r1, #1
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    2000:	2903      	cmp	r1, #3
    2002:	d1ef      	bne.n	1fe4 <grid_led_tick+0x18>
    2004:	e7e8      	b.n	1fd8 <grid_led_tick+0xc>
		}	
	}
	/** END */
	
}
    2006:	bc30      	pop	{r4, r5}
    2008:	4770      	bx	lr

0000200a <grid_led_set_min>:


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    200a:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    200c:	7844      	ldrb	r4, [r0, #1]
    200e:	fb02 1404 	mla	r4, r2, r4, r1
    2012:	6905      	ldr	r5, [r0, #16]
    2014:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    2018:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    201c:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    201e:	7843      	ldrb	r3, [r0, #1]
    2020:	fb02 1303 	mla	r3, r2, r3, r1
    2024:	6904      	ldr	r4, [r0, #16]
    2026:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    202a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    202e:	4423      	add	r3, r4
    2030:	f89d 400c 	ldrb.w	r4, [sp, #12]
    2034:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    2036:	7843      	ldrb	r3, [r0, #1]
    2038:	fb02 1203 	mla	r2, r2, r3, r1
    203c:	6903      	ldr	r3, [r0, #16]
    203e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    2042:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    2046:	441a      	add	r2, r3
    2048:	f89d 3010 	ldrb.w	r3, [sp, #16]
    204c:	7093      	strb	r3, [r2, #2]
}
    204e:	bc70      	pop	{r4, r5, r6}
    2050:	4770      	bx	lr

00002052 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    2052:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    2054:	7844      	ldrb	r4, [r0, #1]
    2056:	fb02 1404 	mla	r4, r2, r4, r1
    205a:	6905      	ldr	r5, [r0, #16]
    205c:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    2060:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    2064:	442c      	add	r4, r5
    2066:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    2068:	7843      	ldrb	r3, [r0, #1]
    206a:	fb02 1303 	mla	r3, r2, r3, r1
    206e:	6904      	ldr	r4, [r0, #16]
    2070:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    2074:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    2078:	4423      	add	r3, r4
    207a:	f89d 400c 	ldrb.w	r4, [sp, #12]
    207e:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    2080:	7843      	ldrb	r3, [r0, #1]
    2082:	fb02 1203 	mla	r2, r2, r3, r1
    2086:	6903      	ldr	r3, [r0, #16]
    2088:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    208c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    2090:	441a      	add	r2, r3
    2092:	f89d 3010 	ldrb.w	r3, [sp, #16]
    2096:	7153      	strb	r3, [r2, #5]
}
    2098:	bc70      	pop	{r4, r5, r6}
    209a:	4770      	bx	lr

0000209c <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    209c:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    209e:	7844      	ldrb	r4, [r0, #1]
    20a0:	fb02 1404 	mla	r4, r2, r4, r1
    20a4:	6905      	ldr	r5, [r0, #16]
    20a6:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    20aa:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    20ae:	442c      	add	r4, r5
    20b0:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    20b2:	7843      	ldrb	r3, [r0, #1]
    20b4:	fb02 1303 	mla	r3, r2, r3, r1
    20b8:	6904      	ldr	r4, [r0, #16]
    20ba:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    20be:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    20c2:	4423      	add	r3, r4
    20c4:	f89d 400c 	ldrb.w	r4, [sp, #12]
    20c8:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    20ca:	7843      	ldrb	r3, [r0, #1]
    20cc:	fb02 1203 	mla	r2, r2, r3, r1
    20d0:	6903      	ldr	r3, [r0, #16]
    20d2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    20d6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    20da:	441a      	add	r2, r3
    20dc:	f89d 3010 	ldrb.w	r3, [sp, #16]
    20e0:	7213      	strb	r3, [r2, #8]
}
    20e2:	bc70      	pop	{r4, r5, r6}
    20e4:	4770      	bx	lr

000020e6 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    20e6:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    20e8:	7844      	ldrb	r4, [r0, #1]
    20ea:	fb02 1204 	mla	r2, r2, r4, r1
    20ee:	6901      	ldr	r1, [r0, #16]
    20f0:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    20f4:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    20f8:	440a      	add	r2, r1
    20fa:	72d3      	strb	r3, [r2, #11]
}
    20fc:	f85d 4b04 	ldr.w	r4, [sp], #4
    2100:	4770      	bx	lr

00002102 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    2102:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    2104:	7844      	ldrb	r4, [r0, #1]
    2106:	fb02 1204 	mla	r2, r2, r4, r1
    210a:	6901      	ldr	r1, [r0, #16]
    210c:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    2110:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    2114:	440a      	add	r2, r1
    2116:	7313      	strb	r3, [r2, #12]
}
    2118:	f85d 4b04 	ldr.w	r4, [sp], #4
    211c:	4770      	bx	lr
	...

00002120 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    2120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2124:	b083      	sub	sp, #12
    2126:	4605      	mov	r5, r0
	mod->led_number = length;
    2128:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    212a:	b2cc      	uxtb	r4, r1
    212c:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    2130:	0080      	lsls	r0, r0, #2
    2132:	3090      	adds	r0, #144	; 0x90
    2134:	6068      	str	r0, [r5, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    2136:	4f52      	ldr	r7, [pc, #328]	; (2280 <grid_led_buffer_init+0x160>)
    2138:	47b8      	blx	r7
    213a:	4606      	mov	r6, r0
    213c:	60a8      	str	r0, [r5, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    213e:	f100 0390 	add.w	r3, r0, #144	; 0x90
    2142:	60eb      	str	r3, [r5, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    2144:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    2148:	ebc4 00c0 	rsb	r0, r4, r0, lsl #3
    214c:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    214e:	2e00      	cmp	r6, #0
    2150:	f000 8094 	beq.w	227c <grid_led_buffer_init+0x15c>
    2154:	2800      	cmp	r0, #0
    2156:	f000 8091 	beq.w	227c <grid_led_buffer_init+0x15c>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    215a:	6128      	str	r0, [r5, #16]
    215c:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    215e:	4619      	mov	r1, r3
    2160:	68aa      	ldr	r2, [r5, #8]
    2162:	54d1      	strb	r1, [r2, r3]
    2164:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    2166:	2b90      	cmp	r3, #144	; 0x90
    2168:	d1fa      	bne.n	2160 <grid_led_buffer_init+0x40>
	for (uint32_t i = 0; i<mod->led_number; i++){
    216a:	786b      	ldrb	r3, [r5, #1]
    216c:	2b00      	cmp	r3, #0
    216e:	f000 8082 	beq.w	2276 <grid_led_buffer_init+0x156>
    2172:	2400      	movs	r4, #0
		grid_led_set_color(mod,i,0,0,0);
    2174:	4626      	mov	r6, r4
    2176:	4f43      	ldr	r7, [pc, #268]	; (2284 <grid_led_buffer_init+0x164>)
    2178:	9600      	str	r6, [sp, #0]
    217a:	4633      	mov	r3, r6
    217c:	4632      	mov	r2, r6
    217e:	4621      	mov	r1, r4
    2180:	4628      	mov	r0, r5
    2182:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    2184:	3401      	adds	r4, #1
    2186:	786b      	ldrb	r3, [r5, #1]
    2188:	42a3      	cmp	r3, r4
    218a:	d8f5      	bhi.n	2178 <grid_led_buffer_init+0x58>
	for(uint8_t i = 0; i<mod->led_number; i++){
    218c:	2b00      	cmp	r3, #0
    218e:	d072      	beq.n	2276 <grid_led_buffer_init+0x156>
    2190:	f04f 0b00 	mov.w	fp, #0
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    2194:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 2290 <grid_led_buffer_init+0x170>
    2198:	2400      	movs	r4, #0
    219a:	9401      	str	r4, [sp, #4]
    219c:	9400      	str	r4, [sp, #0]
    219e:	4623      	mov	r3, r4
    21a0:	2201      	movs	r2, #1
    21a2:	4659      	mov	r1, fp
    21a4:	4628      	mov	r0, r5
    21a6:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    21a8:	9401      	str	r4, [sp, #4]
    21aa:	237f      	movs	r3, #127	; 0x7f
    21ac:	9300      	str	r3, [sp, #0]
    21ae:	4623      	mov	r3, r4
    21b0:	2201      	movs	r2, #1
    21b2:	4659      	mov	r1, fp
    21b4:	4628      	mov	r0, r5
    21b6:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 2294 <grid_led_buffer_init+0x174>
    21ba:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    21bc:	9401      	str	r4, [sp, #4]
    21be:	23ff      	movs	r3, #255	; 0xff
    21c0:	9300      	str	r3, [sp, #0]
    21c2:	4623      	mov	r3, r4
    21c4:	2201      	movs	r2, #1
    21c6:	4659      	mov	r1, fp
    21c8:	4628      	mov	r0, r5
    21ca:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 2298 <grid_led_buffer_init+0x178>
    21ce:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    21d0:	4623      	mov	r3, r4
    21d2:	2201      	movs	r2, #1
    21d4:	4659      	mov	r1, fp
    21d6:	4628      	mov	r0, r5
    21d8:	4f2b      	ldr	r7, [pc, #172]	; (2288 <grid_led_buffer_init+0x168>)
    21da:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    21dc:	4623      	mov	r3, r4
    21de:	2201      	movs	r2, #1
    21e0:	4659      	mov	r1, fp
    21e2:	4628      	mov	r0, r5
    21e4:	4e29      	ldr	r6, [pc, #164]	; (228c <grid_led_buffer_init+0x16c>)
    21e6:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    21e8:	9401      	str	r4, [sp, #4]
    21ea:	9400      	str	r4, [sp, #0]
    21ec:	4623      	mov	r3, r4
    21ee:	2202      	movs	r2, #2
    21f0:	4659      	mov	r1, fp
    21f2:	4628      	mov	r0, r5
    21f4:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    21f6:	9401      	str	r4, [sp, #4]
    21f8:	237f      	movs	r3, #127	; 0x7f
    21fa:	9300      	str	r3, [sp, #0]
    21fc:	4623      	mov	r3, r4
    21fe:	2202      	movs	r2, #2
    2200:	4659      	mov	r1, fp
    2202:	4628      	mov	r0, r5
    2204:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    2206:	9401      	str	r4, [sp, #4]
    2208:	23ff      	movs	r3, #255	; 0xff
    220a:	9300      	str	r3, [sp, #0]
    220c:	4623      	mov	r3, r4
    220e:	2202      	movs	r2, #2
    2210:	4659      	mov	r1, fp
    2212:	4628      	mov	r0, r5
    2214:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    2216:	4623      	mov	r3, r4
    2218:	2202      	movs	r2, #2
    221a:	4659      	mov	r1, fp
    221c:	4628      	mov	r0, r5
    221e:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    2220:	4623      	mov	r3, r4
    2222:	2202      	movs	r2, #2
    2224:	4659      	mov	r1, fp
    2226:	4628      	mov	r0, r5
    2228:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    222a:	9401      	str	r4, [sp, #4]
    222c:	9400      	str	r4, [sp, #0]
    222e:	4623      	mov	r3, r4
    2230:	4622      	mov	r2, r4
    2232:	4659      	mov	r1, fp
    2234:	4628      	mov	r0, r5
    2236:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    2238:	9401      	str	r4, [sp, #4]
    223a:	9400      	str	r4, [sp, #0]
    223c:	4623      	mov	r3, r4
    223e:	4622      	mov	r2, r4
    2240:	4659      	mov	r1, fp
    2242:	4628      	mov	r0, r5
    2244:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    2246:	9401      	str	r4, [sp, #4]
    2248:	9400      	str	r4, [sp, #0]
    224a:	4623      	mov	r3, r4
    224c:	4622      	mov	r2, r4
    224e:	4659      	mov	r1, fp
    2250:	4628      	mov	r0, r5
    2252:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    2254:	4623      	mov	r3, r4
    2256:	4622      	mov	r2, r4
    2258:	4659      	mov	r1, fp
    225a:	4628      	mov	r0, r5
    225c:	47b8      	blx	r7
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    225e:	4623      	mov	r3, r4
    2260:	4622      	mov	r2, r4
    2262:	4659      	mov	r1, fp
    2264:	4628      	mov	r0, r5
    2266:	47b0      	blx	r6
	for(uint8_t i = 0; i<mod->led_number; i++){
    2268:	f10b 0b01 	add.w	fp, fp, #1
    226c:	fa5f fb8b 	uxtb.w	fp, fp
    2270:	786b      	ldrb	r3, [r5, #1]
    2272:	455b      	cmp	r3, fp
    2274:	d890      	bhi.n	2198 <grid_led_buffer_init+0x78>
}
    2276:	b003      	add	sp, #12
    2278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    227c:	e7fe      	b.n	227c <grid_led_buffer_init+0x15c>
    227e:	bf00      	nop
    2280:	0000c841 	.word	0x0000c841
    2284:	00001f4d 	.word	0x00001f4d
    2288:	00002103 	.word	0x00002103
    228c:	000020e7 	.word	0x000020e7
    2290:	0000200b 	.word	0x0000200b
    2294:	00002053 	.word	0x00002053
    2298:	0000209d 	.word	0x0000209d

0000229c <grid_led_render>:


void grid_led_render(struct grid_led_model* mod, uint32_t num){
    229c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    22a0:	b083      	sub	sp, #12
    22a2:	f890 c001 	ldrb.w	ip, [r0, #1]
    22a6:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    22aa:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    22ae:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    22b2:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    22b6:	6904      	ldr	r4, [r0, #16]
    22b8:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    22ba:	2703      	movs	r7, #3
	uint32_t mix_b = 0;
    22bc:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    22c0:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    22c2:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    22c4:	f8df 8084 	ldr.w	r8, [pc, #132]	; 234c <grid_led_render+0xb0>
    22c8:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    22ca:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    22ce:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    22d0:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    22d4:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    22d8:	f894 a000 	ldrb.w	sl, [r4]
    22dc:	f894 b003 	ldrb.w	fp, [r4, #3]
    22e0:	fb05 fb0b 	mul.w	fp, r5, fp
    22e4:	fb09 bb0a 	mla	fp, r9, sl, fp
    22e8:	f894 a006 	ldrb.w	sl, [r4, #6]
    22ec:	fb06 ba0a 	mla	sl, r6, sl, fp
    22f0:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    22f2:	f894 a001 	ldrb.w	sl, [r4, #1]
    22f6:	f894 b004 	ldrb.w	fp, [r4, #4]
    22fa:	fb05 fb0b 	mul.w	fp, r5, fp
    22fe:	fb09 bb0a 	mla	fp, r9, sl, fp
    2302:	f894 a007 	ldrb.w	sl, [r4, #7]
    2306:	fb06 ba0a 	mla	sl, r6, sl, fp
    230a:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    230c:	f894 a002 	ldrb.w	sl, [r4, #2]
    2310:	f894 b005 	ldrb.w	fp, [r4, #5]
    2314:	fb05 f50b 	mul.w	r5, r5, fp
    2318:	fb09 590a 	mla	r9, r9, sl, r5
    231c:	7a25      	ldrb	r5, [r4, #8]
    231e:	fb06 9505 	mla	r5, r6, r5, r9
    2322:	44ae      	add	lr, r5
    2324:	3f01      	subs	r7, #1
    2326:	4464      	add	r4, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    2328:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    232c:	d1cc      	bne.n	22c8 <grid_led_render+0x2c>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_set_color(mod, num, mix_r, mix_g, mix_b);
    232e:	f3ce 244f 	ubfx	r4, lr, #9, #16
    2332:	9400      	str	r4, [sp, #0]
    2334:	f3c3 234f 	ubfx	r3, r3, #9, #16
    2338:	f3c2 224f 	ubfx	r2, r2, #9, #16
    233c:	4c02      	ldr	r4, [pc, #8]	; (2348 <grid_led_render+0xac>)
    233e:	47a0      	blx	r4
	
}
    2340:	b003      	add	sp, #12
    2342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2346:	bf00      	nop
    2348:	00001f4d 	.word	0x00001f4d
    234c:	20000000 	.word	0x20000000

00002350 <grid_led_render_all>:


void grid_led_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    2350:	7843      	ldrb	r3, [r0, #1]
    2352:	b15b      	cbz	r3, 236c <grid_led_render_all+0x1c>
void grid_led_render_all(struct grid_led_model* mod){
    2354:	b570      	push	{r4, r5, r6, lr}
    2356:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    2358:	2400      	movs	r4, #0
		
		grid_led_render(mod, i);
    235a:	4e05      	ldr	r6, [pc, #20]	; (2370 <grid_led_render_all+0x20>)
    235c:	4621      	mov	r1, r4
    235e:	4628      	mov	r0, r5
    2360:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    2362:	3401      	adds	r4, #1
    2364:	786b      	ldrb	r3, [r5, #1]
    2366:	42a3      	cmp	r3, r4
    2368:	d8f8      	bhi.n	235c <grid_led_render_all+0xc>
    236a:	bd70      	pop	{r4, r5, r6, pc}
    236c:	4770      	bx	lr
    236e:	bf00      	nop
    2370:	0000229d 	.word	0x0000229d

00002374 <grid_led_hardware_start_transfer_blocking>:
	}
	
}


void grid_led_hardware_start_transfer_blocking(struct grid_led_model* mod){
    2374:	b510      	push	{r4, lr}
    2376:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    2378:	2200      	movs	r2, #0
    237a:	4b08      	ldr	r3, [pc, #32]	; (239c <grid_led_hardware_start_transfer_blocking+0x28>)
    237c:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    237e:	4808      	ldr	r0, [pc, #32]	; (23a0 <grid_led_hardware_start_transfer_blocking+0x2c>)
    2380:	4b08      	ldr	r3, [pc, #32]	; (23a4 <grid_led_hardware_start_transfer_blocking+0x30>)
    2382:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    2384:	88a2      	ldrh	r2, [r4, #4]
    2386:	68a1      	ldr	r1, [r4, #8]
    2388:	6960      	ldr	r0, [r4, #20]
    238a:	4b07      	ldr	r3, [pc, #28]	; (23a8 <grid_led_hardware_start_transfer_blocking+0x34>)
    238c:	4798      	blx	r3
	while(grid_led_hardware_transfer_done!=1){
    238e:	4a03      	ldr	r2, [pc, #12]	; (239c <grid_led_hardware_start_transfer_blocking+0x28>)
    2390:	7813      	ldrb	r3, [r2, #0]
    2392:	b2db      	uxtb	r3, r3
    2394:	2b01      	cmp	r3, #1
    2396:	d1fb      	bne.n	2390 <grid_led_hardware_start_transfer_blocking+0x1c>
			
	}
	
}
    2398:	bd10      	pop	{r4, pc}
    239a:	bf00      	nop
    239c:	200012a8 	.word	0x200012a8
    23a0:	20001128 	.word	0x20001128
    23a4:	00005281 	.word	0x00005281
    23a8:	00004d81 	.word	0x00004d81

000023ac <grid_led_startup_animation>:
void grid_led_startup_animation(struct grid_led_model* mod){
    23ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    23b0:	b089      	sub	sp, #36	; 0x24
    23b2:	4605      	mov	r5, r0
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    23b4:	4b31      	ldr	r3, [pc, #196]	; (247c <grid_led_startup_animation+0xd0>)
    23b6:	781b      	ldrb	r3, [r3, #0]
    23b8:	b2db      	uxtb	r3, r3
	if (grid_module_reset_cause == RESET_REASON_WDT){
    23ba:	2b20      	cmp	r3, #32
    23bc:	d01c      	beq.n	23f8 <grid_led_startup_animation+0x4c>
	}else if (grid_module_reset_cause == RESET_REASON_SYST){
    23be:	2b40      	cmp	r3, #64	; 0x40
    23c0:	d015      	beq.n	23ee <grid_led_startup_animation+0x42>
	uint8_t s		  = 1;
    23c2:	2301      	movs	r3, #1
	uint8_t color_b   = 1;
    23c4:	461a      	mov	r2, r3
	uint8_t color_g   = 1;
    23c6:	4619      	mov	r1, r3
	uint8_t color_r   = 1;
    23c8:	4618      	mov	r0, r3
    23ca:	fb03 f000 	mul.w	r0, r3, r0
    23ce:	9005      	str	r0, [sp, #20]
    23d0:	fb03 f101 	mul.w	r1, r3, r1
    23d4:	9106      	str	r1, [sp, #24]
    23d6:	fb03 f302 	mul.w	r3, r3, r2
    23da:	9307      	str	r3, [sp, #28]
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256); // This is not an alert, this is low level shit
    23dc:	f04f 0a00 	mov.w	sl, #0
    23e0:	46d3      	mov	fp, sl
    23e2:	46d0      	mov	r8, sl
    23e4:	23ff      	movs	r3, #255	; 0xff
    23e6:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 2488 <grid_led_startup_animation+0xdc>
    23ea:	461f      	mov	r7, r3
    23ec:	e024      	b.n	2438 <grid_led_startup_animation+0x8c>
		s= 2;
    23ee:	2302      	movs	r3, #2
		color_b = 1;
    23f0:	2201      	movs	r2, #1
		color_g = 0;
    23f2:	2100      	movs	r1, #0
		color_r = 0;
    23f4:	4608      	mov	r0, r1
    23f6:	e7e8      	b.n	23ca <grid_led_startup_animation+0x1e>
		s= 2;
    23f8:	2302      	movs	r3, #2
		color_b = 0;
    23fa:	2200      	movs	r2, #0
		color_g = 0;
    23fc:	4611      	mov	r1, r2
		color_r = 1;
    23fe:	2001      	movs	r0, #1
    2400:	e7e3      	b.n	23ca <grid_led_startup_animation+0x1e>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256); // This is not an alert, this is low level shit
    2402:	9600      	str	r6, [sp, #0]
    2404:	9b04      	ldr	r3, [sp, #16]
    2406:	9a03      	ldr	r2, [sp, #12]
    2408:	4621      	mov	r1, r4
    240a:	4628      	mov	r0, r5
    240c:	47c8      	blx	r9
		for (uint8_t j=0; j<mod->led_number; j++){
    240e:	3401      	adds	r4, #1
    2410:	b2e4      	uxtb	r4, r4
    2412:	786b      	ldrb	r3, [r5, #1]
    2414:	42a3      	cmp	r3, r4
    2416:	d8f4      	bhi.n	2402 <grid_led_startup_animation+0x56>
		grid_led_hardware_start_transfer_blocking(mod);
    2418:	4628      	mov	r0, r5
    241a:	4b19      	ldr	r3, [pc, #100]	; (2480 <grid_led_startup_animation+0xd4>)
    241c:	4798      	blx	r3
		delay_ms(1);
    241e:	2001      	movs	r0, #1
    2420:	4b18      	ldr	r3, [pc, #96]	; (2484 <grid_led_startup_animation+0xd8>)
    2422:	4798      	blx	r3
    2424:	3f01      	subs	r7, #1
    2426:	9b05      	ldr	r3, [sp, #20]
    2428:	4498      	add	r8, r3
    242a:	9b06      	ldr	r3, [sp, #24]
    242c:	449b      	add	fp, r3
    242e:	9b07      	ldr	r3, [sp, #28]
    2430:	449a      	add	sl, r3
	for (uint8_t i = 0; i<255; i++){
    2432:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    2436:	d01e      	beq.n	2476 <grid_led_startup_animation+0xca>
		for (uint8_t j=0; j<mod->led_number; j++){
    2438:	786b      	ldrb	r3, [r5, #1]
    243a:	2b00      	cmp	r3, #0
    243c:	d0ec      	beq.n	2418 <grid_led_startup_animation+0x6c>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256); // This is not an alert, this is low level shit
    243e:	f1d8 0200 	rsbs	r2, r8, #0
    2442:	fa5f f388 	uxtb.w	r3, r8
    2446:	b2d2      	uxtb	r2, r2
    2448:	bf58      	it	pl
    244a:	4253      	negpl	r3, r2
    244c:	b29b      	uxth	r3, r3
    244e:	9303      	str	r3, [sp, #12]
    2450:	f1db 0200 	rsbs	r2, fp, #0
    2454:	fa5f f38b 	uxtb.w	r3, fp
    2458:	b2d2      	uxtb	r2, r2
    245a:	bf58      	it	pl
    245c:	4253      	negpl	r3, r2
    245e:	b29b      	uxth	r3, r3
    2460:	9304      	str	r3, [sp, #16]
    2462:	f1da 0300 	rsbs	r3, sl, #0
    2466:	fa5f f68a 	uxtb.w	r6, sl
    246a:	b2db      	uxtb	r3, r3
    246c:	bf58      	it	pl
    246e:	425e      	negpl	r6, r3
    2470:	b2b6      	uxth	r6, r6
    2472:	2400      	movs	r4, #0
    2474:	e7c5      	b.n	2402 <grid_led_startup_animation+0x56>
}
    2476:	b009      	add	sp, #36	; 0x24
    2478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    247c:	40000c00 	.word	0x40000c00
    2480:	00002375 	.word	0x00002375
    2484:	00004bf5 	.word	0x00004bf5
    2488:	00001f4d 	.word	0x00001f4d

0000248c <grid_led_init>:
uint8_t grid_led_init(struct grid_led_model* mod, uint8_t num){
    248c:	b570      	push	{r4, r5, r6, lr}
    248e:	4604      	mov	r4, r0
    2490:	4e2b      	ldr	r6, [pc, #172]	; (2540 <grid_led_init+0xb4>)
    2492:	2200      	movs	r2, #0
    2494:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    2496:	f003 0001 	and.w	r0, r3, #1
    249a:	2800      	cmp	r0, #0
    249c:	bf14      	ite	ne
    249e:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    24a2:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    24a6:	f3c3 0540 	ubfx	r5, r3, #1, #1
    24aa:	2d00      	cmp	r5, #0
    24ac:	bf14      	ite	ne
    24ae:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    24b2:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    24b6:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    24b8:	f3c3 0080 	ubfx	r0, r3, #2, #1
    24bc:	2800      	cmp	r0, #0
    24be:	bf14      	ite	ne
    24c0:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    24c4:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    24c8:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    24ca:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    24ce:	2d00      	cmp	r5, #0
    24d0:	bf14      	ite	ne
    24d2:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    24d6:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    24da:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    24dc:	f3c3 1500 	ubfx	r5, r3, #4, #1
    24e0:	2d00      	cmp	r5, #0
    24e2:	bf14      	ite	ne
    24e4:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    24e8:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    24ec:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    24ee:	f3c3 1040 	ubfx	r0, r3, #5, #1
    24f2:	2800      	cmp	r0, #0
    24f4:	bf14      	ite	ne
    24f6:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    24fa:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    24fe:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    2500:	f3c3 1080 	ubfx	r0, r3, #6, #1
    2504:	2800      	cmp	r0, #0
    2506:	bf14      	ite	ne
    2508:	200e      	movne	r0, #14
    250a:	2008      	moveq	r0, #8
    250c:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    250e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    2512:	2b00      	cmp	r3, #0
    2514:	bf14      	ite	ne
    2516:	23e0      	movne	r3, #224	; 0xe0
    2518:	2380      	moveq	r3, #128	; 0x80
    251a:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    251c:	f846 3f04 	str.w	r3, [r6, #4]!
    2520:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    2522:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    2526:	d1b5      	bne.n	2494 <grid_led_init+0x8>
	grid_led_buffer_init(mod, num);		
    2528:	4620      	mov	r0, r4
    252a:	4b06      	ldr	r3, [pc, #24]	; (2544 <grid_led_init+0xb8>)
    252c:	4798      	blx	r3
	grid_led_hardware_init(mod);
    252e:	4620      	mov	r0, r4
    2530:	4b05      	ldr	r3, [pc, #20]	; (2548 <grid_led_init+0xbc>)
    2532:	4798      	blx	r3
	grid_led_startup_animation(mod);
    2534:	4620      	mov	r0, r4
    2536:	4b05      	ldr	r3, [pc, #20]	; (254c <grid_led_init+0xc0>)
    2538:	4798      	blx	r3
}
    253a:	2000      	movs	r0, #0
    253c:	bd70      	pop	{r4, r5, r6, pc}
    253e:	bf00      	nop
    2540:	200033ac 	.word	0x200033ac
    2544:	00002121 	.word	0x00002121
    2548:	00001f9d 	.word	0x00001f9d
    254c:	000023ad 	.word	0x000023ad

00002550 <grid_led_hardware_start_transfer>:

void grid_led_hardware_start_transfer (struct grid_led_model* mod){
    2550:	b510      	push	{r4, lr}
    2552:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    2554:	2200      	movs	r2, #0
    2556:	4b05      	ldr	r3, [pc, #20]	; (256c <grid_led_hardware_start_transfer+0x1c>)
    2558:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    255a:	4805      	ldr	r0, [pc, #20]	; (2570 <grid_led_hardware_start_transfer+0x20>)
    255c:	4b05      	ldr	r3, [pc, #20]	; (2574 <grid_led_hardware_start_transfer+0x24>)
    255e:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    2560:	88a2      	ldrh	r2, [r4, #4]
    2562:	68a1      	ldr	r1, [r4, #8]
    2564:	6960      	ldr	r0, [r4, #20]
    2566:	4b04      	ldr	r3, [pc, #16]	; (2578 <grid_led_hardware_start_transfer+0x28>)
    2568:	4798      	blx	r3
    256a:	bd10      	pop	{r4, pc}
    256c:	200012a8 	.word	0x200012a8
    2570:	20001128 	.word	0x20001128
    2574:	00005281 	.word	0x00005281
    2578:	00004d81 	.word	0x00004d81

0000257c <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    257c:	b508      	push	{r3, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    257e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2582:	4b13      	ldr	r3, [pc, #76]	; (25d0 <grid_module_common_init+0x54>)
    2584:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	//enable pwr!
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_P16_RevB){					
    2588:	4b12      	ldr	r3, [pc, #72]	; (25d4 <grid_module_common_init+0x58>)
    258a:	4798      	blx	r3
    258c:	b178      	cbz	r0, 25ae <grid_module_common_init+0x32>
		grid_module_po16_revb_init(&grid_ui_state);	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_B16_RevB){	
    258e:	4b11      	ldr	r3, [pc, #68]	; (25d4 <grid_module_common_init+0x58>)
    2590:	4798      	blx	r3
    2592:	2880      	cmp	r0, #128	; 0x80
    2594:	d00f      	beq.n	25b6 <grid_module_common_init+0x3a>
		grid_module_bu16_revb_init(&grid_ui_state);
	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){						
    2596:	4b0f      	ldr	r3, [pc, #60]	; (25d4 <grid_module_common_init+0x58>)
    2598:	4798      	blx	r3
    259a:	2840      	cmp	r0, #64	; 0x40
    259c:	d00f      	beq.n	25be <grid_module_common_init+0x42>
		grid_module_pbf4_reva_init(&grid_ui_state);			
	}
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){	
    259e:	4b0d      	ldr	r3, [pc, #52]	; (25d4 <grid_module_common_init+0x58>)
    25a0:	4798      	blx	r3
    25a2:	28c0      	cmp	r0, #192	; 0xc0
    25a4:	d00f      	beq.n	25c6 <grid_module_common_init+0x4a>
		//grid_module_bu16_revb_init(&grid_ui_state);
		
	}	


	grid_sys_init(&grid_sys_state);
    25a6:	480c      	ldr	r0, [pc, #48]	; (25d8 <grid_module_common_init+0x5c>)
    25a8:	4b0c      	ldr	r3, [pc, #48]	; (25dc <grid_module_common_init+0x60>)
    25aa:	4798      	blx	r3
    25ac:	bd08      	pop	{r3, pc}
		grid_module_po16_revb_init(&grid_ui_state);	
    25ae:	480c      	ldr	r0, [pc, #48]	; (25e0 <grid_module_common_init+0x64>)
    25b0:	4b0c      	ldr	r3, [pc, #48]	; (25e4 <grid_module_common_init+0x68>)
    25b2:	4798      	blx	r3
    25b4:	e7eb      	b.n	258e <grid_module_common_init+0x12>
		grid_module_bu16_revb_init(&grid_ui_state);
    25b6:	480a      	ldr	r0, [pc, #40]	; (25e0 <grid_module_common_init+0x64>)
    25b8:	4b0b      	ldr	r3, [pc, #44]	; (25e8 <grid_module_common_init+0x6c>)
    25ba:	4798      	blx	r3
    25bc:	e7eb      	b.n	2596 <grid_module_common_init+0x1a>
		grid_module_pbf4_reva_init(&grid_ui_state);			
    25be:	4808      	ldr	r0, [pc, #32]	; (25e0 <grid_module_common_init+0x64>)
    25c0:	4b0a      	ldr	r3, [pc, #40]	; (25ec <grid_module_common_init+0x70>)
    25c2:	4798      	blx	r3
    25c4:	e7eb      	b.n	259e <grid_module_common_init+0x22>
		grid_module_en16_reva_init(&grid_ui_state);
    25c6:	4806      	ldr	r0, [pc, #24]	; (25e0 <grid_module_common_init+0x64>)
    25c8:	4b09      	ldr	r3, [pc, #36]	; (25f0 <grid_module_common_init+0x74>)
    25ca:	4798      	blx	r3
    25cc:	e7eb      	b.n	25a6 <grid_module_common_init+0x2a>
    25ce:	bf00      	nop
    25d0:	41008000 	.word	0x41008000
    25d4:	00003c31 	.word	0x00003c31
    25d8:	20003310 	.word	0x20003310
    25dc:	00003e7d 	.word	0x00003e7d
    25e0:	20003300 	.word	0x20003300
    25e4:	000036ad 	.word	0x000036ad
    25e8:	00002891 	.word	0x00002891
    25ec:	00003309 	.word	0x00003309
    25f0:	00002d81 	.word	0x00002d81

000025f4 <grid_module_bu16_revb_hardware_start_transfer>:
//volatile uint8_t grid_module_bu16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};
	
volatile uint8_t grid_module_bu16_revb_mux_lookup[16] =       {12, 13, 8, 9, 4, 5, 0, 1, 14, 15, 10, 11, 6, 7, 2, 3};


void grid_module_bu16_revb_hardware_start_transfer(void){
    25f4:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    25f6:	4803      	ldr	r0, [pc, #12]	; (2604 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    25f8:	4c03      	ldr	r4, [pc, #12]	; (2608 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    25fa:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    25fc:	4803      	ldr	r0, [pc, #12]	; (260c <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    25fe:	47a0      	blx	r4
    2600:	bd10      	pop	{r4, pc}
    2602:	bf00      	nop
    2604:	20001058 	.word	0x20001058
    2608:	00004b4d 	.word	0x00004b4d
    260c:	2000122c 	.word	0x2000122c

00002610 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    2610:	4b84      	ldr	r3, [pc, #528]	; (2824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    2612:	781b      	ldrb	r3, [r3, #0]
    2614:	2b00      	cmp	r3, #0
    2616:	f000 80ef 	beq.w	27f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e8>
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    261a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    261e:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2620:	2300      	movs	r3, #0
    2622:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2626:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    262a:	4b7e      	ldr	r3, [pc, #504]	; (2824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    262c:	785a      	ldrb	r2, [r3, #1]
    262e:	3208      	adds	r2, #8
    2630:	487d      	ldr	r0, [pc, #500]	; (2828 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x218>)
    2632:	5c85      	ldrb	r5, [r0, r2]
    2634:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    2636:	785a      	ldrb	r2, [r3, #1]
    2638:	b2d2      	uxtb	r2, r2
    263a:	5c84      	ldrb	r4, [r0, r2]
    263c:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    263e:	785a      	ldrb	r2, [r3, #1]
    2640:	3201      	adds	r2, #1
    2642:	b2d2      	uxtb	r2, r2
    2644:	705a      	strb	r2, [r3, #1]
	grid_module_bu16_revb_mux%=8;
    2646:	785a      	ldrb	r2, [r3, #1]
    2648:	f002 0207 	and.w	r2, r2, #7
    264c:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    264e:	785b      	ldrb	r3, [r3, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    2650:	f013 0f01 	tst.w	r3, #1
    2654:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2658:	4b74      	ldr	r3, [pc, #464]	; (282c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x21c>)
    265a:	bf14      	ite	ne
    265c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2660:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    2664:	4b6f      	ldr	r3, [pc, #444]	; (2824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    2666:	785b      	ldrb	r3, [r3, #1]
    2668:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    266c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2670:	4b6e      	ldr	r3, [pc, #440]	; (282c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x21c>)
    2672:	bf14      	ite	ne
    2674:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2678:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    267c:	4b69      	ldr	r3, [pc, #420]	; (2824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    267e:	785b      	ldrb	r3, [r3, #1]
    2680:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2684:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2688:	4b68      	ldr	r3, [pc, #416]	; (282c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x21c>)
    268a:	bf14      	ite	ne
    268c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2690:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2694:	2302      	movs	r3, #2
    2696:	f10d 0206 	add.w	r2, sp, #6
    269a:	2100      	movs	r1, #0
    269c:	4864      	ldr	r0, [pc, #400]	; (2830 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x220>)
    269e:	4e65      	ldr	r6, [pc, #404]	; (2834 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x224>)
    26a0:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    26a2:	2302      	movs	r3, #2
    26a4:	aa01      	add	r2, sp, #4
    26a6:	2100      	movs	r1, #0
    26a8:	4863      	ldr	r0, [pc, #396]	; (2838 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x228>)
    26aa:	47b0      	blx	r6
	
	uint8_t adcresult_0_valid = 0;
	
	if (adcresult_0>60000){
    26ac:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    26b0:	f64e 2260 	movw	r2, #60000	; 0xea60
    26b4:	4293      	cmp	r3, r2
    26b6:	f240 80a5 	bls.w	2804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f4>
		adcresult_0 = 0;
    26ba:	2300      	movs	r3, #0
    26bc:	f8ad 3006 	strh.w	r3, [sp, #6]
		adcresult_0_valid = 1;
    26c0:	2001      	movs	r0, #1
		adcresult_0_valid = 1;
	}
		
	uint8_t adcresult_1_valid = 0;
	
	if (adcresult_1>60000){
    26c2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    26c6:	f64e 2260 	movw	r2, #60000	; 0xea60
    26ca:	4293      	cmp	r3, r2
    26cc:	f240 80a2 	bls.w	2814 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x204>
		adcresult_1 = 0;
    26d0:	2300      	movs	r3, #0
    26d2:	f8ad 3004 	strh.w	r3, [sp, #4]
		adcresult_1_valid = 1;
    26d6:	2601      	movs	r6, #1
		adcresult_1_valid = 1;
	}
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_0 != mod->report_ui_array[adc_index_0].helper[0] && adcresult_0_valid){
    26d8:	012f      	lsls	r7, r5, #4
    26da:	4b58      	ldr	r3, [pc, #352]	; (283c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x22c>)
    26dc:	689b      	ldr	r3, [r3, #8]
    26de:	443b      	add	r3, r7
    26e0:	68da      	ldr	r2, [r3, #12]
    26e2:	7812      	ldrb	r2, [r2, #0]
    26e4:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    26e8:	4291      	cmp	r1, r2
    26ea:	d03c      	beq.n	2766 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x156>
    26ec:	2800      	cmp	r0, #0
    26ee:	d03a      	beq.n	2766 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x156>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    26f0:	2a00      	cmp	r2, #0
    26f2:	bf0c      	ite	eq
    26f4:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    26f8:	f04f 0900 	movne.w	r9, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[5], 2, command);
    26fc:	6858      	ldr	r0, [r3, #4]
    26fe:	bf0c      	ite	eq
    2700:	2290      	moveq	r2, #144	; 0x90
    2702:	2280      	movne	r2, #128	; 0x80
    2704:	2102      	movs	r1, #2
    2706:	3005      	adds	r0, #5
    2708:	f8df b134 	ldr.w	fp, [pc, #308]	; 2840 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x230>
    270c:	47d8      	blx	fp
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    270e:	f8df 812c 	ldr.w	r8, [pc, #300]	; 283c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x22c>
    2712:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2716:	443b      	add	r3, r7
    2718:	6858      	ldr	r0, [r3, #4]
    271a:	462a      	mov	r2, r5
    271c:	2102      	movs	r1, #2
    271e:	3007      	adds	r0, #7
    2720:	47d8      	blx	fp
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, velocity);
    2722:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2726:	443b      	add	r3, r7
    2728:	6858      	ldr	r0, [r3, #4]
    272a:	464a      	mov	r2, r9
    272c:	2102      	movs	r1, #2
    272e:	3009      	adds	r0, #9
    2730:	47d8      	blx	fp

		mod->report_ui_array[adc_index_0].helper[0] = velocity;
    2732:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2736:	443b      	add	r3, r7
    2738:	68db      	ldr	r3, [r3, #12]
    273a:	f883 9000 	strb.w	r9, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    273e:	4629      	mov	r1, r5
    2740:	4640      	mov	r0, r8
    2742:	f8df a104 	ldr.w	sl, [pc, #260]	; 2848 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x238>
    2746:	47d0      	blx	sl
		
		
				
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0 + 16].payload[9], 2, actuator); // LED
    2748:	f8d8 3008 	ldr.w	r3, [r8, #8]
    274c:	441f      	add	r7, r3
    274e:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
    2752:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2756:	2102      	movs	r1, #2
    2758:	3009      	adds	r0, #9
    275a:	47d8      	blx	fp

		grid_report_ui_set_changed_flag(mod, adc_index_0 + 16);
    275c:	f105 0110 	add.w	r1, r5, #16
    2760:	b2c9      	uxtb	r1, r1
    2762:	4640      	mov	r0, r8
    2764:	47d0      	blx	sl
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_1 != mod->report_ui_array[adc_index_1].helper[0] && adcresult_1_valid){
    2766:	0125      	lsls	r5, r4, #4
    2768:	4b34      	ldr	r3, [pc, #208]	; (283c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x22c>)
    276a:	689b      	ldr	r3, [r3, #8]
    276c:	442b      	add	r3, r5
    276e:	68da      	ldr	r2, [r3, #12]
    2770:	7812      	ldrb	r2, [r2, #0]
    2772:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2776:	4291      	cmp	r1, r2
    2778:	d036      	beq.n	27e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d8>
    277a:	2e00      	cmp	r6, #0
    277c:	d034      	beq.n	27e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d8>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    277e:	2a00      	cmp	r2, #0
    2780:	bf0c      	ite	eq
    2782:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    2786:	f04f 0800 	movne.w	r8, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[5], 2, command);
    278a:	6858      	ldr	r0, [r3, #4]
    278c:	bf0c      	ite	eq
    278e:	2290      	moveq	r2, #144	; 0x90
    2790:	2280      	movne	r2, #128	; 0x80
    2792:	2102      	movs	r1, #2
    2794:	3005      	adds	r0, #5
    2796:	4f2a      	ldr	r7, [pc, #168]	; (2840 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x230>)
    2798:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    279a:	4e28      	ldr	r6, [pc, #160]	; (283c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x22c>)
    279c:	68b3      	ldr	r3, [r6, #8]
    279e:	442b      	add	r3, r5
    27a0:	6858      	ldr	r0, [r3, #4]
    27a2:	4622      	mov	r2, r4
    27a4:	2102      	movs	r1, #2
    27a6:	3007      	adds	r0, #7
    27a8:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, velocity);
    27aa:	68b3      	ldr	r3, [r6, #8]
    27ac:	442b      	add	r3, r5
    27ae:	6858      	ldr	r0, [r3, #4]
    27b0:	4642      	mov	r2, r8
    27b2:	2102      	movs	r1, #2
    27b4:	3009      	adds	r0, #9
    27b6:	47b8      	blx	r7
			
		mod->report_ui_array[adc_index_1].helper[0] = velocity;
    27b8:	68b3      	ldr	r3, [r6, #8]
    27ba:	442b      	add	r3, r5
    27bc:	68db      	ldr	r3, [r3, #12]
    27be:	f883 8000 	strb.w	r8, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    27c2:	4621      	mov	r1, r4
    27c4:	4630      	mov	r0, r6
    27c6:	f8df 9080 	ldr.w	r9, [pc, #128]	; 2848 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x238>
    27ca:	47c8      	blx	r9
		
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1 + 16].payload[9], 2, actuator); // LED
    27cc:	68b3      	ldr	r3, [r6, #8]
    27ce:	441d      	add	r5, r3
    27d0:	f8d5 0104 	ldr.w	r0, [r5, #260]	; 0x104
    27d4:	ea4f 0248 	mov.w	r2, r8, lsl #1
    27d8:	2102      	movs	r1, #2
    27da:	3009      	adds	r0, #9
    27dc:	47b8      	blx	r7

		grid_report_ui_set_changed_flag(mod, adc_index_1 + 16);
    27de:	f104 0110 	add.w	r1, r4, #16
    27e2:	b2c9      	uxtb	r1, r1
    27e4:	4630      	mov	r0, r6
    27e6:	47c8      	blx	r9
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    27e8:	2200      	movs	r2, #0
    27ea:	4b0e      	ldr	r3, [pc, #56]	; (2824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    27ec:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    27ee:	4b15      	ldr	r3, [pc, #84]	; (2844 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x234>)
    27f0:	4798      	blx	r3
}
    27f2:	b003      	add	sp, #12
    27f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_bu16_revb_hardware_transfer_complete++;
    27f8:	4a0a      	ldr	r2, [pc, #40]	; (2824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    27fa:	7813      	ldrb	r3, [r2, #0]
    27fc:	3301      	adds	r3, #1
    27fe:	b2db      	uxtb	r3, r3
    2800:	7013      	strb	r3, [r2, #0]
    2802:	4770      	bx	lr
	else if (adcresult_0<200){
    2804:	2bc7      	cmp	r3, #199	; 0xc7
		adcresult_0 = 127;
    2806:	bf9d      	ittte	ls
    2808:	237f      	movls	r3, #127	; 0x7f
    280a:	f8ad 3006 	strhls.w	r3, [sp, #6]
		adcresult_0_valid = 1;
    280e:	2001      	movls	r0, #1
	uint8_t adcresult_0_valid = 0;
    2810:	2000      	movhi	r0, #0
    2812:	e756      	b.n	26c2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0xb2>
	else if (adcresult_1<200){
    2814:	2bc7      	cmp	r3, #199	; 0xc7
		adcresult_1 = 127;
    2816:	bf9d      	ittte	ls
    2818:	237f      	movls	r3, #127	; 0x7f
    281a:	f8ad 3004 	strhls.w	r3, [sp, #4]
		adcresult_1_valid = 1;
    281e:	2601      	movls	r6, #1
	uint8_t adcresult_1_valid = 0;
    2820:	2600      	movhi	r6, #0
    2822:	e759      	b.n	26d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0xc8>
    2824:	20000644 	.word	0x20000644
    2828:	20000300 	.word	0x20000300
    282c:	41008000 	.word	0x41008000
    2830:	20001058 	.word	0x20001058
    2834:	00004a6d 	.word	0x00004a6d
    2838:	2000122c 	.word	0x2000122c
    283c:	20003300 	.word	0x20003300
    2840:	00003bf9 	.word	0x00003bf9
    2844:	000025f5 	.word	0x000025f5
    2848:	00004337 	.word	0x00004337

0000284c <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    284c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    284e:	4f0b      	ldr	r7, [pc, #44]	; (287c <grid_module_bu16_revb_hardware_init+0x30>)
    2850:	4c0b      	ldr	r4, [pc, #44]	; (2880 <grid_module_bu16_revb_hardware_init+0x34>)
    2852:	463b      	mov	r3, r7
    2854:	2200      	movs	r2, #0
    2856:	4611      	mov	r1, r2
    2858:	4620      	mov	r0, r4
    285a:	4e0a      	ldr	r6, [pc, #40]	; (2884 <grid_module_bu16_revb_hardware_init+0x38>)
    285c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    285e:	4d0a      	ldr	r5, [pc, #40]	; (2888 <grid_module_bu16_revb_hardware_init+0x3c>)
    2860:	463b      	mov	r3, r7
    2862:	2200      	movs	r2, #0
    2864:	4611      	mov	r1, r2
    2866:	4628      	mov	r0, r5
    2868:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    286a:	2100      	movs	r1, #0
    286c:	4620      	mov	r0, r4
    286e:	4c07      	ldr	r4, [pc, #28]	; (288c <grid_module_bu16_revb_hardware_init+0x40>)
    2870:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    2872:	2100      	movs	r1, #0
    2874:	4628      	mov	r0, r5
    2876:	47a0      	blx	r4
    2878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    287a:	bf00      	nop
    287c:	00002611 	.word	0x00002611
    2880:	20001058 	.word	0x20001058
    2884:	000049ed 	.word	0x000049ed
    2888:	2000122c 	.word	0x2000122c
    288c:	000049ad 	.word	0x000049ad

00002890 <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(struct grid_ui_model* mod){
    2890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2894:	b095      	sub	sp, #84	; 0x54
    2896:	4681      	mov	r9, r0

	grid_led_init(&grid_led_state, 16);
    2898:	2110      	movs	r1, #16
    289a:	482d      	ldr	r0, [pc, #180]	; (2950 <grid_module_bu16_revb_init+0xc0>)
    289c:	4b2d      	ldr	r3, [pc, #180]	; (2954 <grid_module_bu16_revb_init+0xc4>)
    289e:	4798      	blx	r3
	grid_ui_model_init(mod, 32);
    28a0:	2120      	movs	r1, #32
    28a2:	4648      	mov	r0, r9
    28a4:	4b2c      	ldr	r3, [pc, #176]	; (2958 <grid_module_bu16_revb_init+0xc8>)
    28a6:	4798      	blx	r3
    28a8:	f10d 0810 	add.w	r8, sp, #16
    28ac:	2600      	movs	r6, #0
		
	for(uint8_t i=0; i<32; i++){
				
		uint8_t payload_template[30] = {0};
    28ae:	4634      	mov	r4, r6
    28b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 297c <grid_module_bu16_revb_init+0xec>
    28b4:	e027      	b.n	2906 <grid_module_bu16_revb_init+0x76>
		}
		else{ // LED
	
			type = GRID_REPORT_TYPE_LOCAL;

			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    28b6:	2303      	movs	r3, #3
    28b8:	9304      	str	r3, [sp, #16]
    28ba:	9403      	str	r4, [sp, #12]
    28bc:	f898 2000 	ldrb.w	r2, [r8]
    28c0:	9202      	str	r2, [sp, #8]
    28c2:	2263      	movs	r2, #99	; 0x63
    28c4:	9201      	str	r2, [sp, #4]
    28c6:	2501      	movs	r5, #1
    28c8:	9500      	str	r5, [sp, #0]
    28ca:	2202      	movs	r2, #2
    28cc:	4923      	ldr	r1, [pc, #140]	; (295c <grid_module_bu16_revb_init+0xcc>)
    28ce:	a80c      	add	r0, sp, #48	; 0x30
    28d0:	f8df b098 	ldr.w	fp, [pc, #152]	; 296c <grid_module_bu16_revb_init+0xdc>
    28d4:	47d8      	blx	fp
			
			
			
		}
		
		uint8_t payload_length = strlen(payload_template);
    28d6:	a80c      	add	r0, sp, #48	; 0x30
    28d8:	4b21      	ldr	r3, [pc, #132]	; (2960 <grid_module_bu16_revb_init+0xd0>)
    28da:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    28dc:	f88d 401c 	strb.w	r4, [sp, #28]
		helper_template[1] = 0;
    28e0:	f88d 401d 	strb.w	r4, [sp, #29]
		
		uint8_t helper_length = 2;
		
		uint8_t error = grid_report_ui_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    28e4:	2302      	movs	r3, #2
    28e6:	9302      	str	r3, [sp, #8]
    28e8:	ab07      	add	r3, sp, #28
    28ea:	9301      	str	r3, [sp, #4]
    28ec:	b2c0      	uxtb	r0, r0
    28ee:	9000      	str	r0, [sp, #0]
    28f0:	ab0c      	add	r3, sp, #48	; 0x30
    28f2:	462a      	mov	r2, r5
    28f4:	4639      	mov	r1, r7
    28f6:	4648      	mov	r0, r9
    28f8:	4d1a      	ldr	r5, [pc, #104]	; (2964 <grid_module_bu16_revb_init+0xd4>)
    28fa:	47a8      	blx	r5
    28fc:	3601      	adds	r6, #1
    28fe:	f108 0801 	add.w	r8, r8, #1
	for(uint8_t i=0; i<32; i++){
    2902:	2e20      	cmp	r6, #32
    2904:	d01a      	beq.n	293c <grid_module_bu16_revb_init+0xac>
    2906:	b2f7      	uxtb	r7, r6
		uint8_t payload_template[30] = {0};
    2908:	221e      	movs	r2, #30
    290a:	4621      	mov	r1, r4
    290c:	a80c      	add	r0, sp, #48	; 0x30
    290e:	47d0      	blx	sl
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    2910:	4b15      	ldr	r3, [pc, #84]	; (2968 <grid_module_bu16_revb_init+0xd8>)
    2912:	ad08      	add	r5, sp, #32
    2914:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    2916:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		if (i<16){ //BUTTON
    291a:	2f0f      	cmp	r7, #15
    291c:	d8cb      	bhi.n	28b6 <grid_module_bu16_revb_init+0x26>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    291e:	2303      	movs	r3, #3
    2920:	9304      	str	r3, [sp, #16]
    2922:	9403      	str	r4, [sp, #12]
    2924:	9602      	str	r6, [sp, #8]
    2926:	2390      	movs	r3, #144	; 0x90
    2928:	9301      	str	r3, [sp, #4]
    292a:	9400      	str	r4, [sp, #0]
    292c:	4623      	mov	r3, r4
    292e:	2202      	movs	r2, #2
    2930:	490a      	ldr	r1, [pc, #40]	; (295c <grid_module_bu16_revb_init+0xcc>)
    2932:	a80c      	add	r0, sp, #48	; 0x30
    2934:	4d0d      	ldr	r5, [pc, #52]	; (296c <grid_module_bu16_revb_init+0xdc>)
    2936:	47a8      	blx	r5
			type = GRID_REPORT_TYPE_BROADCAST;
    2938:	2502      	movs	r5, #2
    293a:	e7cc      	b.n	28d6 <grid_module_bu16_revb_init+0x46>
		

	}
	
	grid_report_sys_init(mod);
    293c:	4648      	mov	r0, r9
    293e:	4b0c      	ldr	r3, [pc, #48]	; (2970 <grid_module_bu16_revb_init+0xe0>)
    2940:	4798      	blx	r3
			
	grid_module_bu16_revb_hardware_init();
    2942:	4b0c      	ldr	r3, [pc, #48]	; (2974 <grid_module_bu16_revb_init+0xe4>)
    2944:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    2946:	4b0c      	ldr	r3, [pc, #48]	; (2978 <grid_module_bu16_revb_init+0xe8>)
    2948:	4798      	blx	r3

};
    294a:	b015      	add	sp, #84	; 0x54
    294c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2950:	20007864 	.word	0x20007864
    2954:	0000248d 	.word	0x0000248d
    2958:	0000402d 	.word	0x0000402d
    295c:	0000de40 	.word	0x0000de40
    2960:	0000cc9d 	.word	0x0000cc9d
    2964:	000040f1 	.word	0x000040f1
    2968:	0000de30 	.word	0x0000de30
    296c:	0000cc55 	.word	0x0000cc55
    2970:	00004115 	.word	0x00004115
    2974:	0000284d 	.word	0x0000284d
    2978:	000025f5 	.word	0x000025f5
    297c:	0000c867 	.word	0x0000c867

00002980 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    2980:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2982:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2986:	4b06      	ldr	r3, [pc, #24]	; (29a0 <grid_module_en16_reva_hardware_start_transfer+0x20>)
    2988:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    298a:	4c06      	ldr	r4, [pc, #24]	; (29a4 <grid_module_en16_reva_hardware_start_transfer+0x24>)
    298c:	4620      	mov	r0, r4
    298e:	4b06      	ldr	r3, [pc, #24]	; (29a8 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    2990:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    2992:	2308      	movs	r3, #8
    2994:	4a05      	ldr	r2, [pc, #20]	; (29ac <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    2996:	4906      	ldr	r1, [pc, #24]	; (29b0 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    2998:	4620      	mov	r0, r4
    299a:	4c06      	ldr	r4, [pc, #24]	; (29b4 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    299c:	47a0      	blx	r4
    299e:	bd10      	pop	{r4, pc}
    29a0:	41008000 	.word	0x41008000
    29a4:	20000f4c 	.word	0x20000f4c
    29a8:	00005055 	.word	0x00005055
    29ac:	200022e8 	.word	0x200022e8
    29b0:	20000310 	.word	0x20000310
    29b4:	000050f5 	.word	0x000050f5

000029b8 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    29b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    29bc:	ed2d 8b04 	vpush	{d8-d9}
    29c0:	b085      	sub	sp, #20
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    29c2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    29c6:	4b4c      	ldr	r3, [pc, #304]	; (2af8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x140>)
    29c8:	615a      	str	r2, [r3, #20]
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = 0;
	if (grid_sys_state.bank_select == 1){
    29ca:	4b4c      	ldr	r3, [pc, #304]	; (2afc <grid_module_en16_reva_hardware_transfer_complete_cb+0x144>)
    29cc:	7a5a      	ldrb	r2, [r3, #9]
    29ce:	b2d2      	uxtb	r2, r2
    29d0:	2a01      	cmp	r2, #1
    29d2:	bf14      	ite	ne
    29d4:	2200      	movne	r2, #0
    29d6:	2201      	moveq	r2, #1
    29d8:	4611      	mov	r1, r2
    29da:	9201      	str	r2, [sp, #4]
		bank = 1;
	}

	uint8_t bank_changed = 0;
	
	grid_sys_state.bank_changed;
    29dc:	7a9a      	ldrb	r2, [r3, #10]
	
	if (grid_sys_state.bank_changed){
    29de:	7a9b      	ldrb	r3, [r3, #10]
    29e0:	b1e3      	cbz	r3, 2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x64>
		grid_sys_state.bank_changed = 0;
    29e2:	2200      	movs	r2, #0
    29e4:	4b45      	ldr	r3, [pc, #276]	; (2afc <grid_module_en16_reva_hardware_transfer_complete_cb+0x144>)
    29e6:	729a      	strb	r2, [r3, #10]
    29e8:	2420      	movs	r4, #32
    29ea:	f44f 7500 	mov.w	r5, #512	; 0x200
		bank_changed = 1;			
		
		for (uint8_t i = 0; i<16; i++)
		{
			grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, mod->report_ui_array[i+16+16].helper[bank]); // LED
    29ee:	4e44      	ldr	r6, [pc, #272]	; (2b00 <grid_module_en16_reva_hardware_transfer_complete_cb+0x148>)
    29f0:	f8df 8120 	ldr.w	r8, [pc, #288]	; 2b14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>
			grid_report_ui_set_changed_flag(mod, i+16+16);
    29f4:	4f43      	ldr	r7, [pc, #268]	; (2b04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    29f6:	4689      	mov	r9, r1
			grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, mod->report_ui_array[i+16+16].helper[bank]); // LED
    29f8:	68b3      	ldr	r3, [r6, #8]
    29fa:	442b      	add	r3, r5
    29fc:	68da      	ldr	r2, [r3, #12]
    29fe:	6858      	ldr	r0, [r3, #4]
    2a00:	f812 2009 	ldrb.w	r2, [r2, r9]
    2a04:	2102      	movs	r1, #2
    2a06:	3009      	adds	r0, #9
    2a08:	47c0      	blx	r8
			grid_report_ui_set_changed_flag(mod, i+16+16);
    2a0a:	4621      	mov	r1, r4
    2a0c:	4630      	mov	r0, r6
    2a0e:	47b8      	blx	r7
    2a10:	3510      	adds	r5, #16
    2a12:	3401      	adds	r4, #1
    2a14:	b2e4      	uxtb	r4, r4
		for (uint8_t i = 0; i<16; i++)
    2a16:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
    2a1a:	d1ed      	bne.n	29f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
		grid_sys_state.bank_changed = 0;
    2a1c:	f04f 0b00 	mov.w	fp, #0
				if (elapsed_time<20){
					elapsed_time = 20;
				}
			
				
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    2a20:	ed9f 9b31 	vldr	d9, [pc, #196]	; 2ae8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x130>
    2a24:	ed9f 8b32 	vldr	d8, [pc, #200]	; 2af0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x138>
    2a28:	e07f      	b.n	2b2a <grid_module_en16_reva_hardware_transfer_complete_cb+0x172>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    2a2a:	4937      	ldr	r1, [pc, #220]	; (2b08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    2a2c:	eb01 1105 	add.w	r1, r1, r5, lsl #4
    2a30:	78c9      	ldrb	r1, [r1, #3]
    2a32:	42d1      	cmn	r1, r2
    2a34:	d405      	bmi.n	2a42 <grid_module_en16_reva_hardware_transfer_complete_cb+0x8a>
						grid_ui_encoder_array[i].rotation_value += xi;
    2a36:	4a34      	ldr	r2, [pc, #208]	; (2b08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    2a38:	eb02 1205 	add.w	r2, r2, r5, lsl #4
    2a3c:	440b      	add	r3, r1
    2a3e:	70d3      	strb	r3, [r2, #3]
    2a40:	e13a      	b.n	2cb8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    2a42:	4b31      	ldr	r3, [pc, #196]	; (2b08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    2a44:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    2a48:	2200      	movs	r2, #0
    2a4a:	70da      	strb	r2, [r3, #3]
    2a4c:	e134      	b.n	2cb8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    2a4e:	4b2e      	ldr	r3, [pc, #184]	; (2b08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    2a50:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    2a54:	227f      	movs	r2, #127	; 0x7f
    2a56:	70da      	strb	r2, [r3, #3]
    2a58:	e12e      	b.n	2cb8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>
								
					
				value = mod->report_ui_array[i+16].helper[bank];
				
				if (value + delta*velocityfactor < 0){
					value = 0;
    2a5a:	2400      	movs	r4, #0
    2a5c:	e000      	b.n	2a60 <grid_module_en16_reva_hardware_transfer_complete_cb+0xa8>
				}
				else if (value + delta*velocityfactor > 127){
					value = 127;
    2a5e:	247f      	movs	r4, #127	; 0x7f
				else{
					value += delta*velocityfactor;
				}
								

				if (value != mod->report_ui_array[i+16].helper[bank]){
    2a60:	4294      	cmp	r4, r2
    2a62:	d05d      	beq.n	2b20 <grid_module_en16_reva_hardware_transfer_complete_cb+0x168>
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[5], 2, command);
    2a64:	6858      	ldr	r0, [r3, #4]
    2a66:	22b0      	movs	r2, #176	; 0xb0
    2a68:	2102      	movs	r1, #2
    2a6a:	3005      	adds	r0, #5
    2a6c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 2b14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>
    2a70:	47c0      	blx	r8
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[7], 2, i);
    2a72:	4f23      	ldr	r7, [pc, #140]	; (2b00 <grid_module_en16_reva_hardware_transfer_complete_cb+0x148>)
    2a74:	68bb      	ldr	r3, [r7, #8]
    2a76:	4433      	add	r3, r6
    2a78:	6858      	ldr	r0, [r3, #4]
    2a7a:	462a      	mov	r2, r5
    2a7c:	2102      	movs	r1, #2
    2a7e:	3007      	adds	r0, #7
    2a80:	47c0      	blx	r8
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[9], 2, value);
    2a82:	68bb      	ldr	r3, [r7, #8]
    2a84:	4433      	add	r3, r6
    2a86:	6858      	ldr	r0, [r3, #4]
    2a88:	4622      	mov	r2, r4
    2a8a:	2102      	movs	r1, #2
    2a8c:	3009      	adds	r0, #9
    2a8e:	47c0      	blx	r8
					
					mod->report_ui_array[i+16].helper[bank] = value;
    2a90:	68bb      	ldr	r3, [r7, #8]
    2a92:	4433      	add	r3, r6
    2a94:	68db      	ldr	r3, [r3, #12]
    2a96:	9a01      	ldr	r2, [sp, #4]
    2a98:	549c      	strb	r4, [r3, r2]
					grid_report_ui_set_changed_flag(mod, i+16);
    2a9a:	f105 0110 	add.w	r1, r5, #16
    2a9e:	b2c9      	uxtb	r1, r1
    2aa0:	4638      	mov	r0, r7
    2aa2:	f8df 9060 	ldr.w	r9, [pc, #96]	; 2b04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>
    2aa6:	47c8      	blx	r9
					
					
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, value*2); // LED
    2aa8:	f506 7680 	add.w	r6, r6, #256	; 0x100
    2aac:	0064      	lsls	r4, r4, #1
    2aae:	68bb      	ldr	r3, [r7, #8]
    2ab0:	4433      	add	r3, r6
    2ab2:	6858      	ldr	r0, [r3, #4]
    2ab4:	4622      	mov	r2, r4
    2ab6:	2102      	movs	r1, #2
    2ab8:	3009      	adds	r0, #9
    2aba:	47c0      	blx	r8
					mod->report_ui_array[i+16+16].helper[bank] = value*2;
    2abc:	68bb      	ldr	r3, [r7, #8]
    2abe:	441e      	add	r6, r3
    2ac0:	68f3      	ldr	r3, [r6, #12]
    2ac2:	9a01      	ldr	r2, [sp, #4]
    2ac4:	549c      	strb	r4, [r3, r2]
					grid_report_ui_set_changed_flag(mod, i+16+16);
    2ac6:	f105 0120 	add.w	r1, r5, #32
    2aca:	b2c9      	uxtb	r1, r1
    2acc:	4638      	mov	r0, r7
    2ace:	47c8      	blx	r9
    2ad0:	e026      	b.n	2b20 <grid_module_en16_reva_hardware_transfer_complete_cb+0x168>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    2ad2:	2200      	movs	r2, #0
    2ad4:	4b0d      	ldr	r3, [pc, #52]	; (2b0c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
    2ad6:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    2ad8:	4b0d      	ldr	r3, [pc, #52]	; (2b10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x158>)
    2ada:	4798      	blx	r3
}
    2adc:	b005      	add	sp, #20
    2ade:	ecbd 8b04 	vpop	{d8-d9}
    2ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ae6:	bf00      	nop
    2ae8:	00000000 	.word	0x00000000
    2aec:	40ed4c00 	.word	0x40ed4c00
    2af0:	00000000 	.word	0x00000000
    2af4:	3ff00000 	.word	0x3ff00000
    2af8:	41008000 	.word	0x41008000
    2afc:	20003310 	.word	0x20003310
    2b00:	20003300 	.word	0x20003300
    2b04:	00004337 	.word	0x00004337
    2b08:	20007894 	.word	0x20007894
    2b0c:	20007890 	.word	0x20007890
    2b10:	00002981 	.word	0x00002981
    2b14:	00003bf9 	.word	0x00003bf9
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    2b18:	4971      	ldr	r1, [pc, #452]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2b1a:	eb01 1505 	add.w	r5, r1, r5, lsl #4
    2b1e:	73ac      	strb	r4, [r5, #14]
    2b20:	f10b 0b01 	add.w	fp, fp, #1
	for (uint8_t j=0; j<16; j++){
    2b24:	f1bb 0f10 	cmp.w	fp, #16
    2b28:	d0d3      	beq.n	2ad2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x11a>
    2b2a:	fa5f f28b 	uxtb.w	r2, fp
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    2b2e:	0853      	lsrs	r3, r2, #1
    2b30:	496c      	ldr	r1, [pc, #432]	; (2ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x32c>)
    2b32:	5ccc      	ldrb	r4, [r1, r3]
    2b34:	f002 0301 	and.w	r3, r2, #1
    2b38:	009b      	lsls	r3, r3, #2
    2b3a:	411c      	asrs	r4, r3
    2b3c:	b2e4      	uxtb	r4, r4
    2b3e:	f004 060f 	and.w	r6, r4, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    2b42:	4b69      	ldr	r3, [pc, #420]	; (2ce8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x330>)
    2b44:	f813 300b 	ldrb.w	r3, [r3, fp]
    2b48:	b2db      	uxtb	r3, r3
		if (old_value != new_value){
    2b4a:	429e      	cmp	r6, r3
    2b4c:	d0e8      	beq.n	2b20 <grid_module_en16_reva_hardware_transfer_complete_cb+0x168>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    2b4e:	4b67      	ldr	r3, [pc, #412]	; (2cec <grid_module_en16_reva_hardware_transfer_complete_cb+0x334>)
    2b50:	f81b 5003 	ldrb.w	r5, [fp, r3]
			UI_SPI_DEBUG = j;
    2b54:	4b66      	ldr	r3, [pc, #408]	; (2cf0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x338>)
    2b56:	701a      	strb	r2, [r3, #0]
			uint8_t button_value = new_value>>2;
    2b58:	08b3      	lsrs	r3, r6, #2
			uint8_t phase_a = (new_value>>1)&1;
    2b5a:	f3c6 0640 	ubfx	r6, r6, #1, #1
			uint8_t phase_b = (new_value)&1;
    2b5e:	f004 0401 	and.w	r4, r4, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    2b62:	4a5f      	ldr	r2, [pc, #380]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2b64:	eb02 1205 	add.w	r2, r2, r5, lsl #4
    2b68:	7852      	ldrb	r2, [r2, #1]
    2b6a:	429a      	cmp	r2, r3
    2b6c:	d04f      	beq.n	2c0e <grid_module_en16_reva_hardware_transfer_complete_cb+0x256>
				grid_ui_encoder_array[i].button_changed = 1;
    2b6e:	4a5c      	ldr	r2, [pc, #368]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2b70:	eb02 1205 	add.w	r2, r2, r5, lsl #4
    2b74:	2101      	movs	r1, #1
    2b76:	7091      	strb	r1, [r2, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    2b78:	7053      	strb	r3, [r2, #1]
					velocity = 0;
    2b7a:	2b00      	cmp	r3, #0
    2b7c:	bf0c      	ite	eq
    2b7e:	f04f 0a7f 	moveq.w	sl, #127	; 0x7f
    2b82:	f04f 0a00 	movne.w	sl, #0
				uint8_t actuator = 2*velocity;
    2b86:	fa0a f301 	lsl.w	r3, sl, r1
    2b8a:	9300      	str	r3, [sp, #0]
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[5], 2, command);
    2b8c:	ea4f 1705 	mov.w	r7, r5, lsl #4
    2b90:	f8df 817c 	ldr.w	r8, [pc, #380]	; 2d10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>
    2b94:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2b98:	443b      	add	r3, r7
    2b9a:	6858      	ldr	r0, [r3, #4]
    2b9c:	bf0c      	ite	eq
    2b9e:	2290      	moveq	r2, #144	; 0x90
    2ba0:	2280      	movne	r2, #128	; 0x80
    2ba2:	2102      	movs	r1, #2
    2ba4:	3005      	adds	r0, #5
    2ba6:	f8df 916c 	ldr.w	r9, [pc, #364]	; 2d14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x35c>
    2baa:	47c8      	blx	r9
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[7], 2, i);
    2bac:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2bb0:	443b      	add	r3, r7
    2bb2:	6858      	ldr	r0, [r3, #4]
    2bb4:	462a      	mov	r2, r5
    2bb6:	2102      	movs	r1, #2
    2bb8:	3007      	adds	r0, #7
    2bba:	47c8      	blx	r9
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[9], 2, velocity);
    2bbc:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2bc0:	443b      	add	r3, r7
    2bc2:	6858      	ldr	r0, [r3, #4]
    2bc4:	4652      	mov	r2, sl
    2bc6:	2102      	movs	r1, #2
    2bc8:	3009      	adds	r0, #9
    2bca:	47c8      	blx	r9
				mod->report_ui_array[i].helper[0] = velocity;
    2bcc:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2bd0:	443b      	add	r3, r7
    2bd2:	68db      	ldr	r3, [r3, #12]
    2bd4:	f883 a000 	strb.w	sl, [r3]
				grid_report_ui_set_changed_flag(mod, i);
    2bd8:	4629      	mov	r1, r5
    2bda:	4640      	mov	r0, r8
    2bdc:	f8df a138 	ldr.w	sl, [pc, #312]	; 2d18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x360>
    2be0:	47d0      	blx	sl
				grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16+16].payload[9], 2, actuator); // BUTTONLED
    2be2:	f507 7740 	add.w	r7, r7, #768	; 0x300
    2be6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2bea:	443b      	add	r3, r7
    2bec:	6858      	ldr	r0, [r3, #4]
    2bee:	9a00      	ldr	r2, [sp, #0]
    2bf0:	2102      	movs	r1, #2
    2bf2:	3009      	adds	r0, #9
    2bf4:	47c8      	blx	r9
				mod->report_ui_array[i+16+16+16].helper[0] = actuator;
    2bf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    2bfa:	441f      	add	r7, r3
    2bfc:	68fb      	ldr	r3, [r7, #12]
    2bfe:	f89d 2000 	ldrb.w	r2, [sp]
    2c02:	701a      	strb	r2, [r3, #0]
				grid_report_ui_set_changed_flag(mod, i+16+16+16);
    2c04:	f105 0130 	add.w	r1, r5, #48	; 0x30
    2c08:	b2c9      	uxtb	r1, r1
    2c0a:	4640      	mov	r0, r8
    2c0c:	47d0      	blx	sl
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    2c0e:	4b34      	ldr	r3, [pc, #208]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2c10:	eb03 1305 	add.w	r3, r3, r5, lsl #4
			if (a_now != a_prev){
    2c14:	7b5b      	ldrb	r3, [r3, #13]
    2c16:	42b3      	cmp	r3, r6
    2c18:	f43f af7e 	beq.w	2b18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>
					delta = +1;
    2c1c:	42a6      	cmp	r6, r4
    2c1e:	bf14      	ite	ne
    2c20:	f04f 37ff 	movne.w	r7, #4294967295
    2c24:	2701      	moveq	r7, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    2c26:	4b2e      	ldr	r3, [pc, #184]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2c28:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    2c2c:	735e      	strb	r6, [r3, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    2c2e:	739c      	strb	r4, [r3, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    2c30:	6899      	ldr	r1, [r3, #8]
    2c32:	4830      	ldr	r0, [pc, #192]	; (2cf4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x33c>)
    2c34:	4b30      	ldr	r3, [pc, #192]	; (2cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x340>)
    2c36:	4798      	blx	r3
    2c38:	9003      	str	r0, [sp, #12]
				if (elapsed_time>400){
    2c3a:	9b03      	ldr	r3, [sp, #12]
    2c3c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    2c40:	bf84      	itt	hi
    2c42:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    2c46:	9303      	strhi	r3, [sp, #12]
				if (elapsed_time<20){
    2c48:	9b03      	ldr	r3, [sp, #12]
    2c4a:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    2c4c:	bf9c      	itt	ls
    2c4e:	2314      	movls	r3, #20
    2c50:	9303      	strls	r3, [sp, #12]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    2c52:	9b03      	ldr	r3, [sp, #12]
    2c54:	9803      	ldr	r0, [sp, #12]
    2c56:	fb00 f003 	mul.w	r0, r0, r3
    2c5a:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    2c5e:	f500 7080 	add.w	r0, r0, #256	; 0x100
    2c62:	4b26      	ldr	r3, [pc, #152]	; (2cfc <grid_module_en16_reva_hardware_transfer_complete_cb+0x344>)
    2c64:	4798      	blx	r3
    2c66:	ec53 2b19 	vmov	r2, r3, d9
    2c6a:	4c25      	ldr	r4, [pc, #148]	; (2d00 <grid_module_en16_reva_hardware_transfer_complete_cb+0x348>)
    2c6c:	47a0      	blx	r4
    2c6e:	ec53 2b18 	vmov	r2, r3, d8
    2c72:	4c24      	ldr	r4, [pc, #144]	; (2d04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x34c>)
    2c74:	47a0      	blx	r4
    2c76:	4b24      	ldr	r3, [pc, #144]	; (2d08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x350>)
    2c78:	4798      	blx	r3
    2c7a:	b284      	uxth	r4, r0
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    2c7c:	481d      	ldr	r0, [pc, #116]	; (2cf4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x33c>)
    2c7e:	4b23      	ldr	r3, [pc, #140]	; (2d0c <grid_module_en16_reva_hardware_transfer_complete_cb+0x354>)
    2c80:	4798      	blx	r3
    2c82:	4b17      	ldr	r3, [pc, #92]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2c84:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    2c88:	6098      	str	r0, [r3, #8]
				int16_t xi = delta + delta * velocityfactor;
    2c8a:	1c63      	adds	r3, r4, #1
    2c8c:	fb13 f307 	smulbb	r3, r3, r7
    2c90:	b29b      	uxth	r3, r3
    2c92:	b21a      	sxth	r2, r3
				if (delta<0){
    2c94:	2f00      	cmp	r7, #0
    2c96:	f6ff aec8 	blt.w	2a2a <grid_module_en16_reva_hardware_transfer_complete_cb+0x72>
				else if (delta>0){
    2c9a:	2f00      	cmp	r7, #0
    2c9c:	dd0c      	ble.n	2cb8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    2c9e:	4910      	ldr	r1, [pc, #64]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2ca0:	eb01 1105 	add.w	r1, r1, r5, lsl #4
    2ca4:	78c9      	ldrb	r1, [r1, #3]
    2ca6:	440a      	add	r2, r1
    2ca8:	2a7f      	cmp	r2, #127	; 0x7f
    2caa:	f73f aed0 	bgt.w	2a4e <grid_module_en16_reva_hardware_transfer_complete_cb+0x96>
						grid_ui_encoder_array[i].rotation_value += xi;
    2cae:	4a0c      	ldr	r2, [pc, #48]	; (2ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x328>)
    2cb0:	eb02 1205 	add.w	r2, r2, r5, lsl #4
    2cb4:	440b      	add	r3, r1
    2cb6:	70d3      	strb	r3, [r2, #3]
				value = mod->report_ui_array[i+16].helper[bank];
    2cb8:	f105 0610 	add.w	r6, r5, #16
    2cbc:	0136      	lsls	r6, r6, #4
    2cbe:	4b14      	ldr	r3, [pc, #80]	; (2d10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    2cc0:	689b      	ldr	r3, [r3, #8]
    2cc2:	4433      	add	r3, r6
    2cc4:	68da      	ldr	r2, [r3, #12]
    2cc6:	9901      	ldr	r1, [sp, #4]
    2cc8:	5c52      	ldrb	r2, [r2, r1]
				if (value + delta*velocityfactor < 0){
    2cca:	fb04 2107 	mla	r1, r4, r7, r2
    2cce:	2900      	cmp	r1, #0
    2cd0:	f6ff aec3 	blt.w	2a5a <grid_module_en16_reva_hardware_transfer_complete_cb+0xa2>
				else if (value + delta*velocityfactor > 127){
    2cd4:	297f      	cmp	r1, #127	; 0x7f
    2cd6:	f73f aec2 	bgt.w	2a5e <grid_module_en16_reva_hardware_transfer_complete_cb+0xa6>
					value += delta*velocityfactor;
    2cda:	f001 04ff 	and.w	r4, r1, #255	; 0xff
    2cde:	e6bf      	b.n	2a60 <grid_module_en16_reva_hardware_transfer_complete_cb+0xa8>
    2ce0:	20007894 	.word	0x20007894
    2ce4:	200022e8 	.word	0x200022e8
    2ce8:	200022d0 	.word	0x200022d0
    2cec:	20000320 	.word	0x20000320
    2cf0:	200022b4 	.word	0x200022b4
    2cf4:	20003310 	.word	0x20003310
    2cf8:	00003b05 	.word	0x00003b05
    2cfc:	0000c2a9 	.word	0x0000c2a9
    2d00:	0000c5e9 	.word	0x0000c5e9
    2d04:	0000c031 	.word	0x0000c031
    2d08:	0000c7b9 	.word	0x0000c7b9
    2d0c:	00003b01 	.word	0x00003b01
    2d10:	20003300 	.word	0x20003300
    2d14:	00003bf9 	.word	0x00003bf9
    2d18:	00004337 	.word	0x00004337

00002d1c <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    2d1c:	b510      	push	{r4, lr}
    2d1e:	4b0e      	ldr	r3, [pc, #56]	; (2d58 <grid_module_en16_reva_hardware_init+0x3c>)
    2d20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2d24:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    2d26:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    2d28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d2c:	629a      	str	r2, [r3, #40]	; 0x28
    2d2e:	4a0b      	ldr	r2, [pc, #44]	; (2d5c <grid_module_en16_reva_hardware_init+0x40>)
    2d30:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    2d32:	4c0b      	ldr	r4, [pc, #44]	; (2d60 <grid_module_en16_reva_hardware_init+0x44>)
    2d34:	2103      	movs	r1, #3
    2d36:	4620      	mov	r0, r4
    2d38:	4b0a      	ldr	r3, [pc, #40]	; (2d64 <grid_module_en16_reva_hardware_init+0x48>)
    2d3a:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    2d3c:	490a      	ldr	r1, [pc, #40]	; (2d68 <grid_module_en16_reva_hardware_init+0x4c>)
    2d3e:	4620      	mov	r0, r4
    2d40:	4b0a      	ldr	r3, [pc, #40]	; (2d6c <grid_module_en16_reva_hardware_init+0x50>)
    2d42:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    2d44:	490a      	ldr	r1, [pc, #40]	; (2d70 <grid_module_en16_reva_hardware_init+0x54>)
    2d46:	4620      	mov	r0, r4
    2d48:	4b0a      	ldr	r3, [pc, #40]	; (2d74 <grid_module_en16_reva_hardware_init+0x58>)
    2d4a:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    2d4c:	4a0a      	ldr	r2, [pc, #40]	; (2d78 <grid_module_en16_reva_hardware_init+0x5c>)
    2d4e:	2100      	movs	r1, #0
    2d50:	4620      	mov	r0, r4
    2d52:	4b0a      	ldr	r3, [pc, #40]	; (2d7c <grid_module_en16_reva_hardware_init+0x60>)
    2d54:	4798      	blx	r3
    2d56:	bd10      	pop	{r4, pc}
    2d58:	41008000 	.word	0x41008000
    2d5c:	c0000020 	.word	0xc0000020
    2d60:	20000f4c 	.word	0x20000f4c
    2d64:	000050b9 	.word	0x000050b9
    2d68:	00061a80 	.word	0x00061a80
    2d6c:	0000507d 	.word	0x0000507d
    2d70:	200022cc 	.word	0x200022cc
    2d74:	000051a1 	.word	0x000051a1
    2d78:	000029b9 	.word	0x000029b9
    2d7c:	0000515d 	.word	0x0000515d

00002d80 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(struct grid_ui_model* mod){
    2d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2d84:	b090      	sub	sp, #64	; 0x40
    2d86:	4680      	mov	r8, r0
	
	
	grid_led_init(&grid_led_state, 16);
    2d88:	2110      	movs	r1, #16
    2d8a:	4844      	ldr	r0, [pc, #272]	; (2e9c <grid_module_en16_reva_init+0x11c>)
    2d8c:	4b44      	ldr	r3, [pc, #272]	; (2ea0 <grid_module_en16_reva_init+0x120>)
    2d8e:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16+16+16+16);
    2d90:	2140      	movs	r1, #64	; 0x40
    2d92:	4640      	mov	r0, r8
    2d94:	4b43      	ldr	r3, [pc, #268]	; (2ea4 <grid_module_en16_reva_init+0x124>)
    2d96:	4798      	blx	r3
    2d98:	2400      	movs	r4, #0
	
	// 0 is for mapmode_button
	// 1...16 is for ui_buttons
	for(uint8_t i=0; i<16+16+16+16; i++){
		
		uint8_t payload_template[30] = {0};
    2d9a:	4625      	mov	r5, r4
    2d9c:	f8df 9128 	ldr.w	r9, [pc, #296]	; 2ec8 <grid_module_en16_reva_init+0x148>
    2da0:	e031      	b.n	2e06 <grid_module_en16_reva_init+0x86>
		

		if (i<16){ // ROTATION
			type = GRID_REPORT_TYPE_BROADCAST;
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2da2:	2303      	movs	r3, #3
    2da4:	9304      	str	r3, [sp, #16]
    2da6:	9503      	str	r5, [sp, #12]
    2da8:	9402      	str	r4, [sp, #8]
    2daa:	2390      	movs	r3, #144	; 0x90
    2dac:	9301      	str	r3, [sp, #4]
    2dae:	9500      	str	r5, [sp, #0]
    2db0:	462b      	mov	r3, r5
    2db2:	2202      	movs	r2, #2
    2db4:	493c      	ldr	r1, [pc, #240]	; (2ea8 <grid_module_en16_reva_init+0x128>)
    2db6:	a808      	add	r0, sp, #32
    2db8:	4f3c      	ldr	r7, [pc, #240]	; (2eac <grid_module_en16_reva_init+0x12c>)
    2dba:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_BROADCAST;
    2dbc:	2702      	movs	r7, #2
    2dbe:	e00d      	b.n	2ddc <grid_module_en16_reva_init+0x5c>
			
		}		
		else if (i<16+16){ // BUTTON
			type = GRID_REPORT_TYPE_BROADCAST;
		
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2dc0:	2303      	movs	r3, #3
    2dc2:	9304      	str	r3, [sp, #16]
    2dc4:	9503      	str	r5, [sp, #12]
    2dc6:	9402      	str	r4, [sp, #8]
    2dc8:	2390      	movs	r3, #144	; 0x90
    2dca:	9301      	str	r3, [sp, #4]
    2dcc:	9500      	str	r5, [sp, #0]
    2dce:	462b      	mov	r3, r5
    2dd0:	2202      	movs	r2, #2
    2dd2:	4935      	ldr	r1, [pc, #212]	; (2ea8 <grid_module_en16_reva_init+0x128>)
    2dd4:	a808      	add	r0, sp, #32
    2dd6:	4f35      	ldr	r7, [pc, #212]	; (2eac <grid_module_en16_reva_init+0x12c>)
    2dd8:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_BROADCAST;
    2dda:	2702      	movs	r7, #2
			);
	
		}

		
		uint32_t payload_length = strlen(payload_template);
    2ddc:	a808      	add	r0, sp, #32
    2dde:	4b34      	ldr	r3, [pc, #208]	; (2eb0 <grid_module_en16_reva_init+0x130>)
    2de0:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    2de2:	f88d 501c 	strb.w	r5, [sp, #28]
		helper_template[1] = 0;
    2de6:	f88d 501d 	strb.w	r5, [sp, #29]
		
		uint8_t helper_length = 2;

		grid_report_ui_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    2dea:	2302      	movs	r3, #2
    2dec:	9302      	str	r3, [sp, #8]
    2dee:	ab07      	add	r3, sp, #28
    2df0:	9301      	str	r3, [sp, #4]
    2df2:	9000      	str	r0, [sp, #0]
    2df4:	ab08      	add	r3, sp, #32
    2df6:	463a      	mov	r2, r7
    2df8:	4631      	mov	r1, r6
    2dfa:	4640      	mov	r0, r8
    2dfc:	4e2d      	ldr	r6, [pc, #180]	; (2eb4 <grid_module_en16_reva_init+0x134>)
    2dfe:	47b0      	blx	r6
    2e00:	3401      	adds	r4, #1
	for(uint8_t i=0; i<16+16+16+16; i++){
    2e02:	2c40      	cmp	r4, #64	; 0x40
    2e04:	d02b      	beq.n	2e5e <grid_module_en16_reva_init+0xde>
    2e06:	b2e6      	uxtb	r6, r4
		uint8_t payload_template[30] = {0};
    2e08:	221e      	movs	r2, #30
    2e0a:	4629      	mov	r1, r5
    2e0c:	a808      	add	r0, sp, #32
    2e0e:	47c8      	blx	r9
		if (i<16){ // ROTATION
    2e10:	2e0f      	cmp	r6, #15
    2e12:	d9c6      	bls.n	2da2 <grid_module_en16_reva_init+0x22>
		else if (i<16+16){ // BUTTON
    2e14:	2e1f      	cmp	r6, #31
    2e16:	d9d3      	bls.n	2dc0 <grid_module_en16_reva_init+0x40>
		else if(i<16+16+16){ // LED (Rotation)
    2e18:	2e2f      	cmp	r6, #47	; 0x2f
    2e1a:	d810      	bhi.n	2e3e <grid_module_en16_reva_init+0xbe>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2e1c:	2303      	movs	r3, #3
    2e1e:	9304      	str	r3, [sp, #16]
    2e20:	9503      	str	r5, [sp, #12]
    2e22:	f1a4 0220 	sub.w	r2, r4, #32
    2e26:	9202      	str	r2, [sp, #8]
    2e28:	2263      	movs	r2, #99	; 0x63
    2e2a:	9201      	str	r2, [sp, #4]
    2e2c:	2701      	movs	r7, #1
    2e2e:	9700      	str	r7, [sp, #0]
    2e30:	2202      	movs	r2, #2
    2e32:	491d      	ldr	r1, [pc, #116]	; (2ea8 <grid_module_en16_reva_init+0x128>)
    2e34:	a808      	add	r0, sp, #32
    2e36:	f8df a074 	ldr.w	sl, [pc, #116]	; 2eac <grid_module_en16_reva_init+0x12c>
    2e3a:	47d0      	blx	sl
    2e3c:	e7ce      	b.n	2ddc <grid_module_en16_reva_init+0x5c>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2e3e:	2303      	movs	r3, #3
    2e40:	9304      	str	r3, [sp, #16]
    2e42:	9503      	str	r5, [sp, #12]
    2e44:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
    2e48:	9202      	str	r2, [sp, #8]
    2e4a:	2263      	movs	r2, #99	; 0x63
    2e4c:	9201      	str	r2, [sp, #4]
    2e4e:	2202      	movs	r2, #2
    2e50:	9200      	str	r2, [sp, #0]
    2e52:	4915      	ldr	r1, [pc, #84]	; (2ea8 <grid_module_en16_reva_init+0x128>)
    2e54:	a808      	add	r0, sp, #32
    2e56:	4f15      	ldr	r7, [pc, #84]	; (2eac <grid_module_en16_reva_init+0x12c>)
    2e58:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_LOCAL;
    2e5a:	2701      	movs	r7, #1
    2e5c:	e7be      	b.n	2ddc <grid_module_en16_reva_init+0x5c>
		
	}
	
	grid_report_sys_init(mod);
    2e5e:	4640      	mov	r0, r8
    2e60:	4b15      	ldr	r3, [pc, #84]	; (2eb8 <grid_module_en16_reva_init+0x138>)
    2e62:	4798      	blx	r3
    2e64:	4b15      	ldr	r3, [pc, #84]	; (2ebc <grid_module_en16_reva_init+0x13c>)
    2e66:	2100      	movs	r1, #0

	for (uint8_t i = 0; i<16; i++)
	{
		grid_ui_encoder_array[i].controller_number = i;
		
		grid_ui_encoder_array[i].button_value = 0;
    2e68:	460a      	mov	r2, r1
		grid_ui_encoder_array[i].button_changed = 0; 
		grid_ui_encoder_array[i].rotation_value = 0;
		grid_ui_encoder_array[i].rotation_changed = 1;
    2e6a:	2001      	movs	r0, #1
		grid_ui_encoder_array[i].rotation_direction = 0;
		grid_ui_encoder_array[i].last_real_time = -1;
    2e6c:	f04f 34ff 	mov.w	r4, #4294967295
		grid_ui_encoder_array[i].controller_number = i;
    2e70:	7019      	strb	r1, [r3, #0]
		grid_ui_encoder_array[i].button_value = 0;
    2e72:	705a      	strb	r2, [r3, #1]
		grid_ui_encoder_array[i].button_changed = 0; 
    2e74:	709a      	strb	r2, [r3, #2]
		grid_ui_encoder_array[i].rotation_value = 0;
    2e76:	70da      	strb	r2, [r3, #3]
		grid_ui_encoder_array[i].rotation_changed = 1;
    2e78:	7118      	strb	r0, [r3, #4]
		grid_ui_encoder_array[i].rotation_direction = 0;
    2e7a:	715a      	strb	r2, [r3, #5]
		grid_ui_encoder_array[i].last_real_time = -1;
    2e7c:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[i].velocity = 0;
    2e7e:	731a      	strb	r2, [r3, #12]
		grid_ui_encoder_array[i].phase_a_previous = 1;
    2e80:	7358      	strb	r0, [r3, #13]
		grid_ui_encoder_array[i].phase_b_previous = 1;	
    2e82:	7398      	strb	r0, [r3, #14]
    2e84:	3101      	adds	r1, #1
    2e86:	3310      	adds	r3, #16
	for (uint8_t i = 0; i<16; i++)
    2e88:	2910      	cmp	r1, #16
    2e8a:	d1f1      	bne.n	2e70 <grid_module_en16_reva_init+0xf0>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    2e8c:	4b0c      	ldr	r3, [pc, #48]	; (2ec0 <grid_module_en16_reva_init+0x140>)
    2e8e:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    2e90:	4b0c      	ldr	r3, [pc, #48]	; (2ec4 <grid_module_en16_reva_init+0x144>)
    2e92:	4798      	blx	r3
	
}
    2e94:	b010      	add	sp, #64	; 0x40
    2e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2e9a:	bf00      	nop
    2e9c:	20007864 	.word	0x20007864
    2ea0:	0000248d 	.word	0x0000248d
    2ea4:	0000402d 	.word	0x0000402d
    2ea8:	0000de40 	.word	0x0000de40
    2eac:	0000cc55 	.word	0x0000cc55
    2eb0:	0000cc9d 	.word	0x0000cc9d
    2eb4:	000040f1 	.word	0x000040f1
    2eb8:	00004115 	.word	0x00004115
    2ebc:	20007894 	.word	0x20007894
    2ec0:	00002d1d 	.word	0x00002d1d
    2ec4:	00002981 	.word	0x00002981
    2ec8:	0000c867 	.word	0x0000c867

00002ecc <grid_module_pbf4_reva_hardware_start_transfer>:

volatile uint8_t grid_module_pbf4_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_pbf4_revb_mux =0;
volatile uint8_t grid_module_pbf4_reva_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    2ecc:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    2ece:	4803      	ldr	r0, [pc, #12]	; (2edc <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    2ed0:	4c03      	ldr	r4, [pc, #12]	; (2ee0 <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    2ed2:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2ed4:	4803      	ldr	r0, [pc, #12]	; (2ee4 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    2ed6:	47a0      	blx	r4
    2ed8:	bd10      	pop	{r4, pc}
    2eda:	bf00      	nop
    2edc:	20001058 	.word	0x20001058
    2ee0:	00004b4d 	.word	0x00004b4d
    2ee4:	2000122c 	.word	0x2000122c

00002ee8 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    2ee8:	4bb5      	ldr	r3, [pc, #724]	; (31c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    2eea:	781b      	ldrb	r3, [r3, #0]
    2eec:	2b00      	cmp	r3, #0
    2eee:	f000 811d 	beq.w	312c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x244>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    2ef2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2ef6:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2ef8:	2300      	movs	r3, #0
    2efa:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2efe:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    2f02:	4bb0      	ldr	r3, [pc, #704]	; (31c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2f04:	781a      	ldrb	r2, [r3, #0]
    2f06:	3208      	adds	r2, #8
    2f08:	48af      	ldr	r0, [pc, #700]	; (31c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    2f0a:	5c86      	ldrb	r6, [r0, r2]
    2f0c:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    2f0e:	781a      	ldrb	r2, [r3, #0]
    2f10:	b2d2      	uxtb	r2, r2
    2f12:	5c85      	ldrb	r5, [r0, r2]
    2f14:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    2f16:	781a      	ldrb	r2, [r3, #0]
    2f18:	3201      	adds	r2, #1
    2f1a:	b2d2      	uxtb	r2, r2
    2f1c:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    2f1e:	781a      	ldrb	r2, [r3, #0]
    2f20:	f002 0207 	and.w	r2, r2, #7
    2f24:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    2f26:	781b      	ldrb	r3, [r3, #0]
    2f28:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2f2c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2f30:	4ba6      	ldr	r3, [pc, #664]	; (31cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2f32:	bf14      	ite	ne
    2f34:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2f38:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    2f3c:	4ba1      	ldr	r3, [pc, #644]	; (31c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2f3e:	781b      	ldrb	r3, [r3, #0]
    2f40:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2f44:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2f48:	4ba0      	ldr	r3, [pc, #640]	; (31cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2f4a:	bf14      	ite	ne
    2f4c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2f50:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    2f54:	4b9b      	ldr	r3, [pc, #620]	; (31c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2f56:	781b      	ldrb	r3, [r3, #0]
    2f58:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2f5c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2f60:	4b9a      	ldr	r3, [pc, #616]	; (31cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2f62:	bf14      	ite	ne
    2f64:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2f68:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2f6c:	2302      	movs	r3, #2
    2f6e:	f10d 0206 	add.w	r2, sp, #6
    2f72:	2100      	movs	r1, #0
    2f74:	4896      	ldr	r0, [pc, #600]	; (31d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2f76:	4c97      	ldr	r4, [pc, #604]	; (31d4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    2f78:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    2f7a:	2302      	movs	r3, #2
    2f7c:	aa01      	add	r2, sp, #4
    2f7e:	2100      	movs	r1, #0
    2f80:	4895      	ldr	r0, [pc, #596]	; (31d8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    2f82:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    2f84:	f8df b268 	ldr.w	fp, [pc, #616]	; 31f0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    2f88:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    2f8c:	47d8      	blx	fp
    2f8e:	f8df a264 	ldr.w	sl, [pc, #612]	; 31f4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
    2f92:	a389      	add	r3, pc, #548	; (adr r3, 31b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    2f94:	e9d3 2300 	ldrd	r2, r3, [r3]
    2f98:	47d0      	blx	sl
    2f9a:	f8df 925c 	ldr.w	r9, [pc, #604]	; 31f8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x310>
    2f9e:	47c8      	blx	r9
    2fa0:	f64f 74ff 	movw	r4, #65535	; 0xffff
    2fa4:	42a0      	cmp	r0, r4
    2fa6:	bf28      	it	cs
    2fa8:	4620      	movcs	r0, r4
    2faa:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    2fac:	fa1f f880 	uxth.w	r8, r0
    2fb0:	f8ad 8006 	strh.w	r8, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;
    2fb4:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    2fb8:	47d8      	blx	fp
    2fba:	a37f      	add	r3, pc, #508	; (adr r3, 31b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    2fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
    2fc0:	47d0      	blx	sl
    2fc2:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    2fc4:	42a0      	cmp	r0, r4
    2fc6:	bf28      	it	cs
    2fc8:	4620      	movcs	r0, r4
    2fca:	b280      	uxth	r0, r0
    2fcc:	f8ad 0004 	strh.w	r0, [sp, #4]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    2fd0:	f1a5 0308 	sub.w	r3, r5, #8
    2fd4:	b2db      	uxtb	r3, r3
    2fd6:	2b01      	cmp	r3, #1
    2fd8:	f240 80d5 	bls.w	3186 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29e>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    2fdc:	2e0d      	cmp	r6, #13
    2fde:	f240 80be 	bls.w	315e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x276>
		
		uint8_t adcresult_0_valid = 0;
	
		if (adcresult_0>60000){
    2fe2:	f64e 2360 	movw	r3, #60000	; 0xea60
    2fe6:	4598      	cmp	r8, r3
    2fe8:	f240 80a6 	bls.w	3138 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x250>
			adcresult_0 = 0;
    2fec:	2300      	movs	r3, #0
    2fee:	f8ad 3006 	strh.w	r3, [sp, #6]
			adcresult_0_valid = 1;
    2ff2:	f04f 0e01 	mov.w	lr, #1
			adcresult_0_valid = 1;
		}
		
		uint8_t adcresult_1_valid = 0;
	
		if (adcresult_1>60000){
    2ff6:	f64e 2360 	movw	r3, #60000	; 0xea60
    2ffa:	4298      	cmp	r0, r3
    2ffc:	f240 80a7 	bls.w	314e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x266>
			adcresult_1 = 0;
    3000:	2300      	movs	r3, #0
    3002:	f8ad 3004 	strh.w	r3, [sp, #4]
			adcresult_1_valid = 1;
    3006:	2401      	movs	r4, #1
		}
		
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_0 != mod->report_ui_array[adc_index_0-4].helper[0] && adcresult_0_valid){
    3008:	f106 5380 	add.w	r3, r6, #268435456	; 0x10000000
    300c:	3b04      	subs	r3, #4
    300e:	011f      	lsls	r7, r3, #4
    3010:	4b72      	ldr	r3, [pc, #456]	; (31dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    3012:	689b      	ldr	r3, [r3, #8]
    3014:	443b      	add	r3, r7
    3016:	68da      	ldr	r2, [r3, #12]
    3018:	7812      	ldrb	r2, [r2, #0]
    301a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    301e:	4291      	cmp	r1, r2
    3020:	d03e      	beq.n	30a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1b8>
    3022:	f1be 0f00 	cmp.w	lr, #0
    3026:	d03b      	beq.n	30a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1b8>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    3028:	2a00      	cmp	r2, #0
    302a:	bf0c      	ite	eq
    302c:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    3030:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[5], 2, command);
    3034:	6858      	ldr	r0, [r3, #4]
    3036:	bf0c      	ite	eq
    3038:	2290      	moveq	r2, #144	; 0x90
    303a:	2280      	movne	r2, #128	; 0x80
    303c:	2102      	movs	r1, #2
    303e:	3005      	adds	r0, #5
    3040:	f8df a19c 	ldr.w	sl, [pc, #412]	; 31e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>
    3044:	47d0      	blx	sl
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[7], 2, adc_index_0);
    3046:	f8df 8194 	ldr.w	r8, [pc, #404]	; 31dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>
    304a:	f8d8 3008 	ldr.w	r3, [r8, #8]
    304e:	443b      	add	r3, r7
    3050:	6858      	ldr	r0, [r3, #4]
    3052:	4632      	mov	r2, r6
    3054:	2102      	movs	r1, #2
    3056:	3007      	adds	r0, #7
    3058:	47d0      	blx	sl
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[9], 2, velocity);
    305a:	f8d8 3008 	ldr.w	r3, [r8, #8]
    305e:	443b      	add	r3, r7
    3060:	6858      	ldr	r0, [r3, #4]
    3062:	464a      	mov	r2, r9
    3064:	2102      	movs	r1, #2
    3066:	3009      	adds	r0, #9
    3068:	47d0      	blx	sl
			mod->report_ui_array[adc_index_0-4].helper[0] = velocity;
    306a:	f8d8 3008 	ldr.w	r3, [r8, #8]
    306e:	443b      	add	r3, r7
    3070:	68db      	ldr	r3, [r3, #12]
    3072:	f883 9000 	strb.w	r9, [r3]
			grid_report_ui_set_changed_flag(mod, adc_index_0-4);
    3076:	1f31      	subs	r1, r6, #4
    3078:	b2c9      	uxtb	r1, r1
    307a:	4640      	mov	r0, r8
    307c:	f8df b17c 	ldr.w	fp, [pc, #380]	; 31fc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x314>
    3080:	47d8      	blx	fp
				
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4+12].payload[9], 2, actuator);
    3082:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3086:	443b      	add	r3, r7
    3088:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
    308c:	ea4f 0249 	mov.w	r2, r9, lsl #1
    3090:	2102      	movs	r1, #2
    3092:	3009      	adds	r0, #9
    3094:	47d0      	blx	sl
			grid_report_ui_set_changed_flag(mod, adc_index_0-4+12);
    3096:	f106 0108 	add.w	r1, r6, #8
    309a:	b2c9      	uxtb	r1, r1
    309c:	4640      	mov	r0, r8
    309e:	47d8      	blx	fp
		
		//CRITICAL_SECTION_LEAVE()
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_1 != mod->report_ui_array[adc_index_1-4].helper[0] && adcresult_1_valid){
    30a0:	f105 5380 	add.w	r3, r5, #268435456	; 0x10000000
    30a4:	3b04      	subs	r3, #4
    30a6:	011e      	lsls	r6, r3, #4
    30a8:	4b4c      	ldr	r3, [pc, #304]	; (31dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    30aa:	689b      	ldr	r3, [r3, #8]
    30ac:	4433      	add	r3, r6
    30ae:	68da      	ldr	r2, [r3, #12]
    30b0:	7812      	ldrb	r2, [r2, #0]
    30b2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    30b6:	4291      	cmp	r1, r2
    30b8:	d065      	beq.n	3186 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29e>
    30ba:	2c00      	cmp	r4, #0
    30bc:	d063      	beq.n	3186 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29e>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    30be:	2a00      	cmp	r2, #0
    30c0:	bf0c      	ite	eq
    30c2:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    30c6:	f04f 0800 	movne.w	r8, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[5], 2, command);
    30ca:	6858      	ldr	r0, [r3, #4]
    30cc:	bf0c      	ite	eq
    30ce:	2290      	moveq	r2, #144	; 0x90
    30d0:	2280      	movne	r2, #128	; 0x80
    30d2:	2102      	movs	r1, #2
    30d4:	3005      	adds	r0, #5
    30d6:	4f42      	ldr	r7, [pc, #264]	; (31e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    30d8:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[7], 2, adc_index_1);
    30da:	4c40      	ldr	r4, [pc, #256]	; (31dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    30dc:	68a3      	ldr	r3, [r4, #8]
    30de:	4433      	add	r3, r6
    30e0:	6858      	ldr	r0, [r3, #4]
    30e2:	462a      	mov	r2, r5
    30e4:	2102      	movs	r1, #2
    30e6:	3007      	adds	r0, #7
    30e8:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[9], 2, velocity);		
    30ea:	68a3      	ldr	r3, [r4, #8]
    30ec:	4433      	add	r3, r6
    30ee:	6858      	ldr	r0, [r3, #4]
    30f0:	4642      	mov	r2, r8
    30f2:	2102      	movs	r1, #2
    30f4:	3009      	adds	r0, #9
    30f6:	47b8      	blx	r7
			mod->report_ui_array[adc_index_1-4].helper[0] = velocity;		
    30f8:	68a3      	ldr	r3, [r4, #8]
    30fa:	4433      	add	r3, r6
    30fc:	68db      	ldr	r3, [r3, #12]
    30fe:	f883 8000 	strb.w	r8, [r3]
			grid_report_ui_set_changed_flag(mod, adc_index_1-4);
    3102:	1f29      	subs	r1, r5, #4
    3104:	b2c9      	uxtb	r1, r1
    3106:	4620      	mov	r0, r4
    3108:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 31fc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x314>
    310c:	47c8      	blx	r9
				
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4+12].payload[9], 2, actuator);		
    310e:	68a3      	ldr	r3, [r4, #8]
    3110:	4433      	add	r3, r6
    3112:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
    3116:	ea4f 0248 	mov.w	r2, r8, lsl #1
    311a:	2102      	movs	r1, #2
    311c:	3009      	adds	r0, #9
    311e:	47b8      	blx	r7
			grid_report_ui_set_changed_flag(mod, adc_index_1-4+12);
    3120:	f105 0108 	add.w	r1, r5, #8
    3124:	b2c9      	uxtb	r1, r1
    3126:	4620      	mov	r0, r4
    3128:	47c8      	blx	r9
    312a:	e02c      	b.n	3186 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29e>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    312c:	4a24      	ldr	r2, [pc, #144]	; (31c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    312e:	7813      	ldrb	r3, [r2, #0]
    3130:	3301      	adds	r3, #1
    3132:	b2db      	uxtb	r3, r3
    3134:	7013      	strb	r3, [r2, #0]
    3136:	4770      	bx	lr
		else if (adcresult_0<200){
    3138:	f1b8 0fc7 	cmp.w	r8, #199	; 0xc7
			adcresult_0 = 127;
    313c:	bf9d      	ittte	ls
    313e:	237f      	movls	r3, #127	; 0x7f
    3140:	f8ad 3006 	strhls.w	r3, [sp, #6]
			adcresult_0_valid = 1;
    3144:	f04f 0e01 	movls.w	lr, #1
		uint8_t adcresult_0_valid = 0;
    3148:	f04f 0e00 	movhi.w	lr, #0
    314c:	e753      	b.n	2ff6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x10e>
		else if (adcresult_1<200){
    314e:	28c7      	cmp	r0, #199	; 0xc7
			adcresult_1 = 127;
    3150:	bf9d      	ittte	ls
    3152:	237f      	movls	r3, #127	; 0x7f
    3154:	f8ad 3004 	strhls.w	r3, [sp, #4]
			adcresult_1_valid = 1;
    3158:	2401      	movls	r4, #1
		uint8_t adcresult_1_valid = 0;
    315a:	2400      	movhi	r4, #0
    315c:	e754      	b.n	3008 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x120>
		//CRITICAL_SECTION_LEAVE()

	}
	else{ // POTENTIOMETER OR FADER
		
		if (adc_index_1 == 0 || adc_index_1 == 1){
    315e:	2d01      	cmp	r5, #1
    3160:	d919      	bls.n	3196 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
			
		}
		else{
						
			grid_ain_add_sample(adc_index_0, adcresult_0);
    3162:	b2b9      	uxth	r1, r7
    3164:	4630      	mov	r0, r6
    3166:	4c1f      	ldr	r4, [pc, #124]	; (31e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>)
    3168:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    316a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    316e:	4628      	mov	r0, r5
    3170:	47a0      	blx	r4
			
		
		
		//CRITICAL_SECTION_ENTER()

		if (grid_ain_get_changed(adc_index_0)){
    3172:	4630      	mov	r0, r6
    3174:	4b1c      	ldr	r3, [pc, #112]	; (31e8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>)
    3176:	4798      	blx	r3
    3178:	2800      	cmp	r0, #0
    317a:	d141      	bne.n	3200 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x318>
		//CRITICAL_SECTION_LEAVE()
	
	
		//CRITICAL_SECTION_ENTER()

		if (grid_ain_get_changed(adc_index_1)){
    317c:	4628      	mov	r0, r5
    317e:	4b1a      	ldr	r3, [pc, #104]	; (31e8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>)
    3180:	4798      	blx	r3
    3182:	2800      	cmp	r0, #0
    3184:	d169      	bne.n	325a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x372>
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    3186:	2200      	movs	r2, #0
    3188:	4b0d      	ldr	r3, [pc, #52]	; (31c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    318a:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    318c:	4b17      	ldr	r3, [pc, #92]	; (31ec <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>)
    318e:	4798      	blx	r3
}
    3190:	b003      	add	sp, #12
    3192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    3196:	b2b9      	uxth	r1, r7
    3198:	f64f 78ff 	movw	r8, #65535	; 0xffff
    319c:	eba8 0101 	sub.w	r1, r8, r1
    31a0:	4630      	mov	r0, r6
    31a2:	4c10      	ldr	r4, [pc, #64]	; (31e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>)
    31a4:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    31a6:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    31aa:	eba8 0101 	sub.w	r1, r8, r1
    31ae:	4628      	mov	r0, r5
    31b0:	47a0      	blx	r4
    31b2:	e7de      	b.n	3172 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x28a>
    31b4:	f3af 8000 	nop.w
    31b8:	47ae147b 	.word	0x47ae147b
    31bc:	3ff07ae1 	.word	0x3ff07ae1
    31c0:	200022e4 	.word	0x200022e4
    31c4:	200077f9 	.word	0x200077f9
    31c8:	20000334 	.word	0x20000334
    31cc:	41008000 	.word	0x41008000
    31d0:	20001058 	.word	0x20001058
    31d4:	00004a6d 	.word	0x00004a6d
    31d8:	2000122c 	.word	0x2000122c
    31dc:	20003300 	.word	0x20003300
    31e0:	00003bf9 	.word	0x00003bf9
    31e4:	000011e9 	.word	0x000011e9
    31e8:	000012e5 	.word	0x000012e5
    31ec:	00002ecd 	.word	0x00002ecd
    31f0:	0000c2c9 	.word	0x0000c2c9
    31f4:	0000c395 	.word	0x0000c395
    31f8:	0000c7b9 	.word	0x0000c7b9
    31fc:	00004337 	.word	0x00004337
			uint8_t value = grid_ain_get_average(adc_index_0, 7);
    3200:	2107      	movs	r1, #7
    3202:	4630      	mov	r0, r6
    3204:	4b2b      	ldr	r3, [pc, #172]	; (32b4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3cc>)
    3206:	4798      	blx	r3
    3208:	4607      	mov	r7, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    320a:	ea4f 1a06 	mov.w	sl, r6, lsl #4
    320e:	4c2a      	ldr	r4, [pc, #168]	; (32b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d0>)
    3210:	68a3      	ldr	r3, [r4, #8]
    3212:	4453      	add	r3, sl
    3214:	6858      	ldr	r0, [r3, #4]
    3216:	4632      	mov	r2, r6
    3218:	2102      	movs	r1, #2
    321a:	3007      	adds	r0, #7
    321c:	f8df 809c 	ldr.w	r8, [pc, #156]	; 32bc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d4>
    3220:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);
    3222:	68a3      	ldr	r3, [r4, #8]
    3224:	4453      	add	r3, sl
    3226:	6858      	ldr	r0, [r3, #4]
    3228:	b2fa      	uxtb	r2, r7
    322a:	2102      	movs	r1, #2
    322c:	3009      	adds	r0, #9
    322e:	47c0      	blx	r8
			grid_report_ui_set_changed_flag(mod, adc_index_0);	
    3230:	4631      	mov	r1, r6
    3232:	4620      	mov	r0, r4
    3234:	f8df 9088 	ldr.w	r9, [pc, #136]	; 32c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d8>
    3238:	47c8      	blx	r9
			uint8_t actuator = 2*value;
    323a:	007a      	lsls	r2, r7, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0 + 12].payload[9], 2, actuator);			
    323c:	68a3      	ldr	r3, [r4, #8]
    323e:	4453      	add	r3, sl
    3240:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
    3244:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    3248:	2102      	movs	r1, #2
    324a:	3009      	adds	r0, #9
    324c:	47c0      	blx	r8
			grid_report_ui_set_changed_flag(mod, adc_index_0 + 12);
    324e:	f106 010c 	add.w	r1, r6, #12
    3252:	b2c9      	uxtb	r1, r1
    3254:	4620      	mov	r0, r4
    3256:	47c8      	blx	r9
    3258:	e790      	b.n	317c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x294>
			uint8_t value = grid_ain_get_average(adc_index_1, 7);
    325a:	2107      	movs	r1, #7
    325c:	4628      	mov	r0, r5
    325e:	4b15      	ldr	r3, [pc, #84]	; (32b4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3cc>)
    3260:	4798      	blx	r3
    3262:	4606      	mov	r6, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    3264:	ea4f 1905 	mov.w	r9, r5, lsl #4
    3268:	4c13      	ldr	r4, [pc, #76]	; (32b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d0>)
    326a:	68a3      	ldr	r3, [r4, #8]
    326c:	444b      	add	r3, r9
    326e:	6858      	ldr	r0, [r3, #4]
    3270:	462a      	mov	r2, r5
    3272:	2102      	movs	r1, #2
    3274:	3007      	adds	r0, #7
    3276:	4f11      	ldr	r7, [pc, #68]	; (32bc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d4>)
    3278:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);
    327a:	68a3      	ldr	r3, [r4, #8]
    327c:	444b      	add	r3, r9
    327e:	6858      	ldr	r0, [r3, #4]
    3280:	b2f2      	uxtb	r2, r6
    3282:	2102      	movs	r1, #2
    3284:	3009      	adds	r0, #9
    3286:	47b8      	blx	r7
			grid_report_ui_set_changed_flag(mod, adc_index_1);
    3288:	4629      	mov	r1, r5
    328a:	4620      	mov	r0, r4
    328c:	f8df 8030 	ldr.w	r8, [pc, #48]	; 32c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d8>
    3290:	47c0      	blx	r8
			uint8_t actuator = 2*value;
    3292:	0072      	lsls	r2, r6, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1 + 12].payload[9], 2, actuator);		
    3294:	68a3      	ldr	r3, [r4, #8]
    3296:	444b      	add	r3, r9
    3298:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
    329c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    32a0:	2102      	movs	r1, #2
    32a2:	3009      	adds	r0, #9
    32a4:	47b8      	blx	r7
			grid_report_ui_set_changed_flag(mod, adc_index_1 + 12);
    32a6:	f105 010c 	add.w	r1, r5, #12
    32aa:	b2c9      	uxtb	r1, r1
    32ac:	4620      	mov	r0, r4
    32ae:	47c0      	blx	r8
    32b0:	e769      	b.n	3186 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29e>
    32b2:	bf00      	nop
    32b4:	000012f5 	.word	0x000012f5
    32b8:	20003300 	.word	0x20003300
    32bc:	00003bf9 	.word	0x00003bf9
    32c0:	00004337 	.word	0x00004337

000032c4 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    32c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    32c6:	4f0b      	ldr	r7, [pc, #44]	; (32f4 <grid_module_pbf4_reva_hardware_init+0x30>)
    32c8:	4c0b      	ldr	r4, [pc, #44]	; (32f8 <grid_module_pbf4_reva_hardware_init+0x34>)
    32ca:	463b      	mov	r3, r7
    32cc:	2200      	movs	r2, #0
    32ce:	4611      	mov	r1, r2
    32d0:	4620      	mov	r0, r4
    32d2:	4e0a      	ldr	r6, [pc, #40]	; (32fc <grid_module_pbf4_reva_hardware_init+0x38>)
    32d4:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    32d6:	4d0a      	ldr	r5, [pc, #40]	; (3300 <grid_module_pbf4_reva_hardware_init+0x3c>)
    32d8:	463b      	mov	r3, r7
    32da:	2200      	movs	r2, #0
    32dc:	4611      	mov	r1, r2
    32de:	4628      	mov	r0, r5
    32e0:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    32e2:	2100      	movs	r1, #0
    32e4:	4620      	mov	r0, r4
    32e6:	4c07      	ldr	r4, [pc, #28]	; (3304 <grid_module_pbf4_reva_hardware_init+0x40>)
    32e8:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    32ea:	2100      	movs	r1, #0
    32ec:	4628      	mov	r0, r5
    32ee:	47a0      	blx	r4
    32f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    32f2:	bf00      	nop
    32f4:	00002ee9 	.word	0x00002ee9
    32f8:	20001058 	.word	0x20001058
    32fc:	000049ed 	.word	0x000049ed
    3300:	2000122c 	.word	0x2000122c
    3304:	000049ad 	.word	0x000049ad

00003308 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(struct grid_ui_model* mod){
    3308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    330c:	b090      	sub	sp, #64	; 0x40
    330e:	4680      	mov	r8, r0
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    3310:	2307      	movs	r3, #7
    3312:	220e      	movs	r2, #14
    3314:	2105      	movs	r1, #5
    3316:	2010      	movs	r0, #16
    3318:	4c33      	ldr	r4, [pc, #204]	; (33e8 <grid_module_pbf4_reva_init+0xe0>)
    331a:	47a0      	blx	r4

	grid_led_init(&grid_led_state, 12);
    331c:	210c      	movs	r1, #12
    331e:	4833      	ldr	r0, [pc, #204]	; (33ec <grid_module_pbf4_reva_init+0xe4>)
    3320:	4b33      	ldr	r3, [pc, #204]	; (33f0 <grid_module_pbf4_reva_init+0xe8>)
    3322:	4798      	blx	r3
	
	grid_ui_model_init(mod, 24);
    3324:	2118      	movs	r1, #24
    3326:	4640      	mov	r0, r8
    3328:	4b32      	ldr	r3, [pc, #200]	; (33f4 <grid_module_pbf4_reva_init+0xec>)
    332a:	4798      	blx	r3
    332c:	2500      	movs	r5, #0
	
	for(uint8_t i=0; i<24; i++){
		
		uint8_t payload_template[30] = {0};
    332e:	462c      	mov	r4, r5
    3330:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 3414 <grid_module_pbf4_reva_init+0x10c>
    3334:	e034      	b.n	33a0 <grid_module_pbf4_reva_init+0x98>
		
		if (i<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
			
			type = GRID_REPORT_TYPE_BROADCAST;
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    3336:	2303      	movs	r3, #3
    3338:	9304      	str	r3, [sp, #16]
    333a:	9403      	str	r4, [sp, #12]
    333c:	9502      	str	r5, [sp, #8]
    333e:	23b0      	movs	r3, #176	; 0xb0
    3340:	9301      	str	r3, [sp, #4]
    3342:	9400      	str	r4, [sp, #0]
    3344:	4623      	mov	r3, r4
    3346:	2202      	movs	r2, #2
    3348:	492b      	ldr	r1, [pc, #172]	; (33f8 <grid_module_pbf4_reva_init+0xf0>)
    334a:	a808      	add	r0, sp, #32
    334c:	4f2b      	ldr	r7, [pc, #172]	; (33fc <grid_module_pbf4_reva_init+0xf4>)
    334e:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_BROADCAST;
    3350:	2702      	movs	r7, #2
    3352:	e00f      	b.n	3374 <grid_module_pbf4_reva_init+0x6c>
		}
		else{ // LED -> Grid LED
			
			type = GRID_REPORT_TYPE_LOCAL;
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    3354:	2303      	movs	r3, #3
    3356:	9304      	str	r3, [sp, #16]
    3358:	9403      	str	r4, [sp, #12]
    335a:	f1a5 020c 	sub.w	r2, r5, #12
    335e:	9202      	str	r2, [sp, #8]
    3360:	2263      	movs	r2, #99	; 0x63
    3362:	9201      	str	r2, [sp, #4]
    3364:	2701      	movs	r7, #1
    3366:	9700      	str	r7, [sp, #0]
    3368:	2202      	movs	r2, #2
    336a:	4923      	ldr	r1, [pc, #140]	; (33f8 <grid_module_pbf4_reva_init+0xf0>)
    336c:	a808      	add	r0, sp, #32
    336e:	f8df a08c 	ldr.w	sl, [pc, #140]	; 33fc <grid_module_pbf4_reva_init+0xf4>
    3372:	47d0      	blx	sl

			);			
		}

		
		uint8_t payload_length = strlen(payload_template);
    3374:	a808      	add	r0, sp, #32
    3376:	4b22      	ldr	r3, [pc, #136]	; (3400 <grid_module_pbf4_reva_init+0xf8>)
    3378:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    337a:	f88d 401c 	strb.w	r4, [sp, #28]
		helper_template[1] = 0;
    337e:	f88d 401d 	strb.w	r4, [sp, #29]
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    3382:	2302      	movs	r3, #2
    3384:	9302      	str	r3, [sp, #8]
    3386:	ab07      	add	r3, sp, #28
    3388:	9301      	str	r3, [sp, #4]
    338a:	b2c0      	uxtb	r0, r0
    338c:	9000      	str	r0, [sp, #0]
    338e:	ab08      	add	r3, sp, #32
    3390:	463a      	mov	r2, r7
    3392:	4631      	mov	r1, r6
    3394:	4640      	mov	r0, r8
    3396:	4e1b      	ldr	r6, [pc, #108]	; (3404 <grid_module_pbf4_reva_init+0xfc>)
    3398:	47b0      	blx	r6
    339a:	3501      	adds	r5, #1
	for(uint8_t i=0; i<24; i++){
    339c:	2d18      	cmp	r5, #24
    339e:	d018      	beq.n	33d2 <grid_module_pbf4_reva_init+0xca>
    33a0:	b2ee      	uxtb	r6, r5
		uint8_t payload_template[30] = {0};
    33a2:	221e      	movs	r2, #30
    33a4:	4621      	mov	r1, r4
    33a6:	a808      	add	r0, sp, #32
    33a8:	47c8      	blx	r9
		if (i<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    33aa:	2e07      	cmp	r6, #7
    33ac:	d9c3      	bls.n	3336 <grid_module_pbf4_reva_init+0x2e>
		else if (i<12){ // BUTTONS -> MIDI Note On/Off
    33ae:	2e0b      	cmp	r6, #11
    33b0:	d8d0      	bhi.n	3354 <grid_module_pbf4_reva_init+0x4c>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    33b2:	2303      	movs	r3, #3
    33b4:	9304      	str	r3, [sp, #16]
    33b6:	9403      	str	r4, [sp, #12]
    33b8:	1d2b      	adds	r3, r5, #4
    33ba:	9302      	str	r3, [sp, #8]
    33bc:	2390      	movs	r3, #144	; 0x90
    33be:	9301      	str	r3, [sp, #4]
    33c0:	9400      	str	r4, [sp, #0]
    33c2:	4623      	mov	r3, r4
    33c4:	2202      	movs	r2, #2
    33c6:	490c      	ldr	r1, [pc, #48]	; (33f8 <grid_module_pbf4_reva_init+0xf0>)
    33c8:	a808      	add	r0, sp, #32
    33ca:	4f0c      	ldr	r7, [pc, #48]	; (33fc <grid_module_pbf4_reva_init+0xf4>)
    33cc:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_BROADCAST;
    33ce:	2702      	movs	r7, #2
    33d0:	e7d0      	b.n	3374 <grid_module_pbf4_reva_init+0x6c>
		
	}
	
	grid_report_sys_init(mod);
    33d2:	4640      	mov	r0, r8
    33d4:	4b0c      	ldr	r3, [pc, #48]	; (3408 <grid_module_pbf4_reva_init+0x100>)
    33d6:	4798      	blx	r3
		
	grid_module_pbf4_reva_hardware_init();
    33d8:	4b0c      	ldr	r3, [pc, #48]	; (340c <grid_module_pbf4_reva_init+0x104>)
    33da:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    33dc:	4b0c      	ldr	r3, [pc, #48]	; (3410 <grid_module_pbf4_reva_init+0x108>)
    33de:	4798      	blx	r3
	
    33e0:	b010      	add	sp, #64	; 0x40
    33e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    33e6:	bf00      	nop
    33e8:	0000119d 	.word	0x0000119d
    33ec:	20007864 	.word	0x20007864
    33f0:	0000248d 	.word	0x0000248d
    33f4:	0000402d 	.word	0x0000402d
    33f8:	0000de40 	.word	0x0000de40
    33fc:	0000cc55 	.word	0x0000cc55
    3400:	0000cc9d 	.word	0x0000cc9d
    3404:	000040f1 	.word	0x000040f1
    3408:	00004115 	.word	0x00004115
    340c:	000032c5 	.word	0x000032c5
    3410:	00002ecd 	.word	0x00002ecd
    3414:	0000c867 	.word	0x0000c867

00003418 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    3418:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    341a:	4803      	ldr	r0, [pc, #12]	; (3428 <grid_module_po16_revb_hardware_start_transfer+0x10>)
    341c:	4c03      	ldr	r4, [pc, #12]	; (342c <grid_module_po16_revb_hardware_start_transfer+0x14>)
    341e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    3420:	4803      	ldr	r0, [pc, #12]	; (3430 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    3422:	47a0      	blx	r4
    3424:	bd10      	pop	{r4, pc}
    3426:	bf00      	nop
    3428:	20001058 	.word	0x20001058
    342c:	00004b4d 	.word	0x00004b4d
    3430:	2000122c 	.word	0x2000122c
    3434:	00000000 	.word	0x00000000

00003438 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    3438:	4b7b      	ldr	r3, [pc, #492]	; (3628 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    343a:	781b      	ldrb	r3, [r3, #0]
    343c:	2b00      	cmp	r3, #0
    343e:	f000 8085 	beq.w	354c <grid_module_po16_revb_hardware_transfer_complete_cb+0x114>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    3442:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3446:	b082      	sub	sp, #8
	
	struct grid_ui_model* mod = &grid_ui_state;
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    3448:	2300      	movs	r3, #0
    344a:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    344e:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    3452:	4b75      	ldr	r3, [pc, #468]	; (3628 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    3454:	785a      	ldrb	r2, [r3, #1]
    3456:	3208      	adds	r2, #8
    3458:	4874      	ldr	r0, [pc, #464]	; (362c <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    345a:	5c85      	ldrb	r5, [r0, r2]
    345c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    345e:	785a      	ldrb	r2, [r3, #1]
    3460:	b2d2      	uxtb	r2, r2
    3462:	5c84      	ldrb	r4, [r0, r2]
    3464:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    3466:	785a      	ldrb	r2, [r3, #1]
    3468:	3201      	adds	r2, #1
    346a:	b2d2      	uxtb	r2, r2
    346c:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    346e:	785a      	ldrb	r2, [r3, #1]
    3470:	f002 0207 	and.w	r2, r2, #7
    3474:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    3476:	785b      	ldrb	r3, [r3, #1]
    3478:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    347c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3480:	4b6b      	ldr	r3, [pc, #428]	; (3630 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    3482:	bf14      	ite	ne
    3484:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3488:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    348c:	4b66      	ldr	r3, [pc, #408]	; (3628 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    348e:	785b      	ldrb	r3, [r3, #1]
    3490:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3494:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    3498:	4b65      	ldr	r3, [pc, #404]	; (3630 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    349a:	bf14      	ite	ne
    349c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    34a0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    34a4:	4b60      	ldr	r3, [pc, #384]	; (3628 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    34a6:	785b      	ldrb	r3, [r3, #1]
    34a8:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    34ac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    34b0:	4b5f      	ldr	r3, [pc, #380]	; (3630 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    34b2:	bf14      	ite	ne
    34b4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    34b8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    34bc:	2302      	movs	r3, #2
    34be:	f10d 0206 	add.w	r2, sp, #6
    34c2:	2100      	movs	r1, #0
    34c4:	485b      	ldr	r0, [pc, #364]	; (3634 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    34c6:	4e5c      	ldr	r6, [pc, #368]	; (3638 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    34c8:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    34ca:	2302      	movs	r3, #2
    34cc:	aa01      	add	r2, sp, #4
    34ce:	2100      	movs	r1, #0
    34d0:	485a      	ldr	r0, [pc, #360]	; (363c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    34d2:	47b0      	blx	r6
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    34d4:	f8df a180 	ldr.w	sl, [pc, #384]	; 3658 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>
    34d8:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    34dc:	47d0      	blx	sl
    34de:	f8df 917c 	ldr.w	r9, [pc, #380]	; 365c <grid_module_po16_revb_hardware_transfer_complete_cb+0x224>
    34e2:	a34f      	add	r3, pc, #316	; (adr r3, 3620 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e8>)
    34e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    34e8:	47c8      	blx	r9
    34ea:	f8df 8174 	ldr.w	r8, [pc, #372]	; 3660 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>
    34ee:	47c0      	blx	r8
    34f0:	f64f 76ff 	movw	r6, #65535	; 0xffff
    34f4:	42b0      	cmp	r0, r6
    34f6:	bf28      	it	cs
    34f8:	4630      	movcs	r0, r6
    34fa:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    34fc:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;	
    3500:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    3504:	47d0      	blx	sl
    3506:	a346      	add	r3, pc, #280	; (adr r3, 3620 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e8>)
    3508:	e9d3 2300 	ldrd	r2, r3, [r3]
    350c:	47c8      	blx	r9
    350e:	47c0      	blx	r8
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    3510:	42b0      	cmp	r0, r6
    3512:	bf28      	it	cs
    3514:	4630      	movcs	r0, r6
    3516:	f8ad 0004 	strh.w	r0, [sp, #4]


	grid_ain_add_sample(adc_index_0, adcresult_0);
    351a:	b2b9      	uxth	r1, r7
    351c:	4628      	mov	r0, r5
    351e:	4e48      	ldr	r6, [pc, #288]	; (3640 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    3520:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    3522:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    3526:	4620      	mov	r0, r4
    3528:	47b0      	blx	r6

	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_0)){
    352a:	4628      	mov	r0, r5
    352c:	4b45      	ldr	r3, [pc, #276]	; (3644 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
    352e:	4798      	blx	r3
    3530:	b990      	cbnz	r0, 3558 <grid_module_po16_revb_hardware_transfer_complete_cb+0x120>
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_1)){
    3532:	4620      	mov	r0, r4
    3534:	4b43      	ldr	r3, [pc, #268]	; (3644 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
    3536:	4798      	blx	r3
    3538:	2800      	cmp	r0, #0
    353a:	d13f      	bne.n	35bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x184>
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    353c:	2200      	movs	r2, #0
    353e:	4b3a      	ldr	r3, [pc, #232]	; (3628 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    3540:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    3542:	4b41      	ldr	r3, [pc, #260]	; (3648 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>)
    3544:	4798      	blx	r3
}
    3546:	b002      	add	sp, #8
    3548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    354c:	4a36      	ldr	r2, [pc, #216]	; (3628 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    354e:	7813      	ldrb	r3, [r2, #0]
    3550:	3301      	adds	r3, #1
    3552:	b2db      	uxtb	r3, r3
    3554:	7013      	strb	r3, [r2, #0]
    3556:	4770      	bx	lr
		uint8_t value = grid_ain_get_average(adc_index_0, 7);	
    3558:	2107      	movs	r1, #7
    355a:	4628      	mov	r0, r5
    355c:	4b3b      	ldr	r3, [pc, #236]	; (364c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    355e:	4798      	blx	r3
    3560:	4681      	mov	r9, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    3562:	012f      	lsls	r7, r5, #4
    3564:	4e3a      	ldr	r6, [pc, #232]	; (3650 <grid_module_po16_revb_hardware_transfer_complete_cb+0x218>)
    3566:	68b3      	ldr	r3, [r6, #8]
    3568:	443b      	add	r3, r7
    356a:	6858      	ldr	r0, [r3, #4]
    356c:	462a      	mov	r2, r5
    356e:	2102      	movs	r1, #2
    3570:	3007      	adds	r0, #7
    3572:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 3654 <grid_module_po16_revb_hardware_transfer_complete_cb+0x21c>
    3576:	47c0      	blx	r8
    3578:	fa5f fa89 	uxtb.w	sl, r9
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);	
    357c:	68b3      	ldr	r3, [r6, #8]
    357e:	443b      	add	r3, r7
    3580:	6858      	ldr	r0, [r3, #4]
    3582:	4652      	mov	r2, sl
    3584:	2102      	movs	r1, #2
    3586:	3009      	adds	r0, #9
    3588:	47c0      	blx	r8
		mod->report_ui_array[adc_index_0].helper[0] = value;
    358a:	68b3      	ldr	r3, [r6, #8]
    358c:	443b      	add	r3, r7
    358e:	68db      	ldr	r3, [r3, #12]
		uint8_t value = grid_ain_get_average(adc_index_0, 7);	
    3590:	f883 9000 	strb.w	r9, [r3]
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    3594:	4629      	mov	r1, r5
    3596:	4630      	mov	r0, r6
    3598:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 3664 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>
    359c:	47c8      	blx	r9
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0+16].payload[9], 2, value*2);
    359e:	68b3      	ldr	r3, [r6, #8]
    35a0:	441f      	add	r7, r3
    35a2:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
    35a6:	ea4f 024a 	mov.w	r2, sl, lsl #1
    35aa:	2102      	movs	r1, #2
    35ac:	3009      	adds	r0, #9
    35ae:	47c0      	blx	r8
		grid_report_ui_set_changed_flag(mod, adc_index_0+16);
    35b0:	f105 0110 	add.w	r1, r5, #16
    35b4:	b2c9      	uxtb	r1, r1
    35b6:	4630      	mov	r0, r6
    35b8:	47c8      	blx	r9
    35ba:	e7ba      	b.n	3532 <grid_module_po16_revb_hardware_transfer_complete_cb+0xfa>
		uint8_t value = grid_ain_get_average(adc_index_1, 7);
    35bc:	2107      	movs	r1, #7
    35be:	4620      	mov	r0, r4
    35c0:	4b22      	ldr	r3, [pc, #136]	; (364c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    35c2:	4798      	blx	r3
    35c4:	4680      	mov	r8, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    35c6:	0126      	lsls	r6, r4, #4
    35c8:	4d21      	ldr	r5, [pc, #132]	; (3650 <grid_module_po16_revb_hardware_transfer_complete_cb+0x218>)
    35ca:	68ab      	ldr	r3, [r5, #8]
    35cc:	4433      	add	r3, r6
    35ce:	6858      	ldr	r0, [r3, #4]
    35d0:	4622      	mov	r2, r4
    35d2:	2102      	movs	r1, #2
    35d4:	3007      	adds	r0, #7
    35d6:	4f1f      	ldr	r7, [pc, #124]	; (3654 <grid_module_po16_revb_hardware_transfer_complete_cb+0x21c>)
    35d8:	47b8      	blx	r7
    35da:	fa5f f988 	uxtb.w	r9, r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);		
    35de:	68ab      	ldr	r3, [r5, #8]
    35e0:	4433      	add	r3, r6
    35e2:	6858      	ldr	r0, [r3, #4]
    35e4:	464a      	mov	r2, r9
    35e6:	2102      	movs	r1, #2
    35e8:	3009      	adds	r0, #9
    35ea:	47b8      	blx	r7
		mod->report_ui_array[adc_index_1].helper[0] = value;
    35ec:	68ab      	ldr	r3, [r5, #8]
    35ee:	4433      	add	r3, r6
    35f0:	68db      	ldr	r3, [r3, #12]
		uint8_t value = grid_ain_get_average(adc_index_1, 7);
    35f2:	f883 8000 	strb.w	r8, [r3]
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    35f6:	4621      	mov	r1, r4
    35f8:	4628      	mov	r0, r5
    35fa:	f8df 8068 	ldr.w	r8, [pc, #104]	; 3664 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>
    35fe:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1+16].payload[9], 2, value*2);
    3600:	68ab      	ldr	r3, [r5, #8]
    3602:	441e      	add	r6, r3
    3604:	f8d6 0104 	ldr.w	r0, [r6, #260]	; 0x104
    3608:	ea4f 0249 	mov.w	r2, r9, lsl #1
    360c:	2102      	movs	r1, #2
    360e:	3009      	adds	r0, #9
    3610:	47b8      	blx	r7
		grid_report_ui_set_changed_flag(mod, adc_index_1+16);
    3612:	f104 0110 	add.w	r1, r4, #16
    3616:	b2c9      	uxtb	r1, r1
    3618:	4628      	mov	r0, r5
    361a:	47c0      	blx	r8
    361c:	e78e      	b.n	353c <grid_module_po16_revb_hardware_transfer_complete_cb+0x104>
    361e:	bf00      	nop
    3620:	47ae147b 	.word	0x47ae147b
    3624:	3ff07ae1 	.word	0x3ff07ae1
    3628:	20000646 	.word	0x20000646
    362c:	20000344 	.word	0x20000344
    3630:	41008000 	.word	0x41008000
    3634:	20001058 	.word	0x20001058
    3638:	00004a6d 	.word	0x00004a6d
    363c:	2000122c 	.word	0x2000122c
    3640:	000011e9 	.word	0x000011e9
    3644:	000012e5 	.word	0x000012e5
    3648:	00003419 	.word	0x00003419
    364c:	000012f5 	.word	0x000012f5
    3650:	20003300 	.word	0x20003300
    3654:	00003bf9 	.word	0x00003bf9
    3658:	0000c2c9 	.word	0x0000c2c9
    365c:	0000c395 	.word	0x0000c395
    3660:	0000c7b9 	.word	0x0000c7b9
    3664:	00004337 	.word	0x00004337

00003668 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    3668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    366a:	4f0b      	ldr	r7, [pc, #44]	; (3698 <grid_module_po16_revb_hardware_init+0x30>)
    366c:	4c0b      	ldr	r4, [pc, #44]	; (369c <grid_module_po16_revb_hardware_init+0x34>)
    366e:	463b      	mov	r3, r7
    3670:	2200      	movs	r2, #0
    3672:	4611      	mov	r1, r2
    3674:	4620      	mov	r0, r4
    3676:	4e0a      	ldr	r6, [pc, #40]	; (36a0 <grid_module_po16_revb_hardware_init+0x38>)
    3678:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    367a:	4d0a      	ldr	r5, [pc, #40]	; (36a4 <grid_module_po16_revb_hardware_init+0x3c>)
    367c:	463b      	mov	r3, r7
    367e:	2200      	movs	r2, #0
    3680:	4611      	mov	r1, r2
    3682:	4628      	mov	r0, r5
    3684:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    3686:	2100      	movs	r1, #0
    3688:	4620      	mov	r0, r4
    368a:	4c07      	ldr	r4, [pc, #28]	; (36a8 <grid_module_po16_revb_hardware_init+0x40>)
    368c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    368e:	2100      	movs	r1, #0
    3690:	4628      	mov	r0, r5
    3692:	47a0      	blx	r4
    3694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3696:	bf00      	nop
    3698:	00003439 	.word	0x00003439
    369c:	20001058 	.word	0x20001058
    36a0:	000049ed 	.word	0x000049ed
    36a4:	2000122c 	.word	0x2000122c
    36a8:	000049ad 	.word	0x000049ad

000036ac <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(struct grid_ui_model* mod){
    36ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    36b0:	b090      	sub	sp, #64	; 0x40
    36b2:	4680      	mov	r8, r0
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    36b4:	2307      	movs	r3, #7
    36b6:	220e      	movs	r2, #14
    36b8:	2105      	movs	r1, #5
    36ba:	2010      	movs	r0, #16
    36bc:	4c2a      	ldr	r4, [pc, #168]	; (3768 <grid_module_po16_revb_init+0xbc>)
    36be:	47a0      	blx	r4
	grid_led_init(&grid_led_state, 16);
    36c0:	2110      	movs	r1, #16
    36c2:	482a      	ldr	r0, [pc, #168]	; (376c <grid_module_po16_revb_init+0xc0>)
    36c4:	4b2a      	ldr	r3, [pc, #168]	; (3770 <grid_module_po16_revb_init+0xc4>)
    36c6:	4798      	blx	r3
	
	grid_ui_model_init(mod, 32);
    36c8:	2120      	movs	r1, #32
    36ca:	4640      	mov	r0, r8
    36cc:	4b29      	ldr	r3, [pc, #164]	; (3774 <grid_module_po16_revb_init+0xc8>)
    36ce:	4798      	blx	r3
    36d0:	2400      	movs	r4, #0
	
	
	for(uint8_t i=0; i<32; i++){
			
		uint8_t payload_template[30] = {0};
    36d2:	4625      	mov	r5, r4
    36d4:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 3794 <grid_module_po16_revb_init+0xe8>
    36d8:	e025      	b.n	3726 <grid_module_po16_revb_init+0x7a>
		}
		else{ // LED
			
			type = GRID_REPORT_TYPE_LOCAL;
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    36da:	2303      	movs	r3, #3
    36dc:	9304      	str	r3, [sp, #16]
    36de:	9503      	str	r5, [sp, #12]
    36e0:	f1a4 0210 	sub.w	r2, r4, #16
    36e4:	9202      	str	r2, [sp, #8]
    36e6:	2263      	movs	r2, #99	; 0x63
    36e8:	9201      	str	r2, [sp, #4]
    36ea:	2601      	movs	r6, #1
    36ec:	9600      	str	r6, [sp, #0]
    36ee:	2202      	movs	r2, #2
    36f0:	4921      	ldr	r1, [pc, #132]	; (3778 <grid_module_po16_revb_init+0xcc>)
    36f2:	a808      	add	r0, sp, #32
    36f4:	f8df a08c 	ldr.w	sl, [pc, #140]	; 3784 <grid_module_po16_revb_init+0xd8>
    36f8:	47d0      	blx	sl

			
		

		
		uint8_t payload_length = strlen(payload_template);
    36fa:	a808      	add	r0, sp, #32
    36fc:	4b1f      	ldr	r3, [pc, #124]	; (377c <grid_module_po16_revb_init+0xd0>)
    36fe:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    3700:	f88d 501c 	strb.w	r5, [sp, #28]
		helper_template[1] = 0;
    3704:	f88d 501d 	strb.w	r5, [sp, #29]
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    3708:	2302      	movs	r3, #2
    370a:	9302      	str	r3, [sp, #8]
    370c:	ab07      	add	r3, sp, #28
    370e:	9301      	str	r3, [sp, #4]
    3710:	b2c0      	uxtb	r0, r0
    3712:	9000      	str	r0, [sp, #0]
    3714:	ab08      	add	r3, sp, #32
    3716:	4632      	mov	r2, r6
    3718:	4639      	mov	r1, r7
    371a:	4640      	mov	r0, r8
    371c:	4e18      	ldr	r6, [pc, #96]	; (3780 <grid_module_po16_revb_init+0xd4>)
    371e:	47b0      	blx	r6
    3720:	3401      	adds	r4, #1
	for(uint8_t i=0; i<32; i++){
    3722:	2c20      	cmp	r4, #32
    3724:	d015      	beq.n	3752 <grid_module_po16_revb_init+0xa6>
    3726:	b2e7      	uxtb	r7, r4
		uint8_t payload_template[30] = {0};
    3728:	221e      	movs	r2, #30
    372a:	4629      	mov	r1, r5
    372c:	a808      	add	r0, sp, #32
    372e:	47c8      	blx	r9
		if (i<16){ // Control Change
    3730:	2f0f      	cmp	r7, #15
    3732:	d8d2      	bhi.n	36da <grid_module_po16_revb_init+0x2e>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    3734:	2303      	movs	r3, #3
    3736:	9304      	str	r3, [sp, #16]
    3738:	9503      	str	r5, [sp, #12]
    373a:	9402      	str	r4, [sp, #8]
    373c:	23b0      	movs	r3, #176	; 0xb0
    373e:	9301      	str	r3, [sp, #4]
    3740:	9500      	str	r5, [sp, #0]
    3742:	462b      	mov	r3, r5
    3744:	2202      	movs	r2, #2
    3746:	490c      	ldr	r1, [pc, #48]	; (3778 <grid_module_po16_revb_init+0xcc>)
    3748:	a808      	add	r0, sp, #32
    374a:	4e0e      	ldr	r6, [pc, #56]	; (3784 <grid_module_po16_revb_init+0xd8>)
    374c:	47b0      	blx	r6
			type = GRID_REPORT_TYPE_BROADCAST;
    374e:	2602      	movs	r6, #2
    3750:	e7d3      	b.n	36fa <grid_module_po16_revb_init+0x4e>
		
	}
	
	grid_report_sys_init(mod);
    3752:	4640      	mov	r0, r8
    3754:	4b0c      	ldr	r3, [pc, #48]	; (3788 <grid_module_po16_revb_init+0xdc>)
    3756:	4798      	blx	r3
		
	

	
	grid_module_po16_revb_hardware_init();
    3758:	4b0c      	ldr	r3, [pc, #48]	; (378c <grid_module_po16_revb_init+0xe0>)
    375a:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    375c:	4b0c      	ldr	r3, [pc, #48]	; (3790 <grid_module_po16_revb_init+0xe4>)
    375e:	4798      	blx	r3
	
    3760:	b010      	add	sp, #64	; 0x40
    3762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3766:	bf00      	nop
    3768:	0000119d 	.word	0x0000119d
    376c:	20007864 	.word	0x20007864
    3770:	0000248d 	.word	0x0000248d
    3774:	0000402d 	.word	0x0000402d
    3778:	0000de40 	.word	0x0000de40
    377c:	0000cc9d 	.word	0x0000cc9d
    3780:	000040f1 	.word	0x000040f1
    3784:	0000cc55 	.word	0x0000cc55
    3788:	00004115 	.word	0x00004115
    378c:	00003669 	.word	0x00003669
    3790:	00003419 	.word	0x00003419
    3794:	0000c867 	.word	0x0000c867

00003798 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    3798:	8a02      	ldrh	r2, [r0, #16]
    379a:	b142      	cbz	r2, 37ae <tx_cb_USART_GRID+0x16>
    379c:	f100 032f 	add.w	r3, r0, #47	; 0x2f
    37a0:	322f      	adds	r2, #47	; 0x2f
    37a2:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    37a4:	2100      	movs	r1, #0
    37a6:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    37aa:	4293      	cmp	r3, r2
    37ac:	d1fb      	bne.n	37a6 <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    37ae:	2300      	movs	r3, #0
    37b0:	8203      	strh	r3, [r0, #16]
    37b2:	4770      	bx	lr

000037b4 <tx_cb_USART_GRID_W>:
{
    37b4:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    37b6:	4802      	ldr	r0, [pc, #8]	; (37c0 <tx_cb_USART_GRID_W+0xc>)
    37b8:	4b02      	ldr	r3, [pc, #8]	; (37c4 <tx_cb_USART_GRID_W+0x10>)
    37ba:	4798      	blx	r3
    37bc:	bd08      	pop	{r3, pc}
    37be:	bf00      	nop
    37c0:	200037c0 	.word	0x200037c0
    37c4:	00003799 	.word	0x00003799

000037c8 <tx_cb_USART_GRID_S>:
{
    37c8:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    37ca:	4802      	ldr	r0, [pc, #8]	; (37d4 <tx_cb_USART_GRID_S+0xc>)
    37cc:	4b02      	ldr	r3, [pc, #8]	; (37d8 <tx_cb_USART_GRID_S+0x10>)
    37ce:	4798      	blx	r3
    37d0:	bd08      	pop	{r3, pc}
    37d2:	bf00      	nop
    37d4:	200047dc 	.word	0x200047dc
    37d8:	00003799 	.word	0x00003799

000037dc <tx_cb_USART_GRID_E>:
{
    37dc:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    37de:	4802      	ldr	r0, [pc, #8]	; (37e8 <tx_cb_USART_GRID_E+0xc>)
    37e0:	4b02      	ldr	r3, [pc, #8]	; (37ec <tx_cb_USART_GRID_E+0x10>)
    37e2:	4798      	blx	r3
    37e4:	bd08      	pop	{r3, pc}
    37e6:	bf00      	nop
    37e8:	200067f0 	.word	0x200067f0
    37ec:	00003799 	.word	0x00003799

000037f0 <tx_cb_USART_GRID_N>:
{
    37f0:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    37f2:	4802      	ldr	r0, [pc, #8]	; (37fc <tx_cb_USART_GRID_N+0xc>)
    37f4:	4b02      	ldr	r3, [pc, #8]	; (3800 <tx_cb_USART_GRID_N+0x10>)
    37f6:	4798      	blx	r3
    37f8:	bd08      	pop	{r3, pc}
    37fa:	bf00      	nop
    37fc:	200012ac 	.word	0x200012ac
    3800:	00003799 	.word	0x00003799

00003804 <err_cb_USART_GRID>:
{
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
    3804:	b508      	push	{r3, lr}
	por->usart_error_flag = 1;	
    3806:	2301      	movs	r3, #1
    3808:	7703      	strb	r3, [r0, #28]
	
	usart_async_disable(por->usart);
    380a:	6880      	ldr	r0, [r0, #8]
    380c:	4b01      	ldr	r3, [pc, #4]	; (3814 <err_cb_USART_GRID+0x10>)
    380e:	4798      	blx	r3
    3810:	bd08      	pop	{r3, pc}
    3812:	bf00      	nop
    3814:	0000577d 	.word	0x0000577d

00003818 <err_cb_USART_GRID_W>:
{
    3818:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_W);
    381a:	4802      	ldr	r0, [pc, #8]	; (3824 <err_cb_USART_GRID_W+0xc>)
    381c:	4b02      	ldr	r3, [pc, #8]	; (3828 <err_cb_USART_GRID_W+0x10>)
    381e:	4798      	blx	r3
    3820:	bd08      	pop	{r3, pc}
    3822:	bf00      	nop
    3824:	200037c0 	.word	0x200037c0
    3828:	00003805 	.word	0x00003805

0000382c <err_cb_USART_GRID_S>:
{
    382c:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_S);
    382e:	4802      	ldr	r0, [pc, #8]	; (3838 <err_cb_USART_GRID_S+0xc>)
    3830:	4b02      	ldr	r3, [pc, #8]	; (383c <err_cb_USART_GRID_S+0x10>)
    3832:	4798      	blx	r3
    3834:	bd08      	pop	{r3, pc}
    3836:	bf00      	nop
    3838:	200047dc 	.word	0x200047dc
    383c:	00003805 	.word	0x00003805

00003840 <err_cb_USART_GRID_E>:
{
    3840:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_E);
    3842:	4802      	ldr	r0, [pc, #8]	; (384c <err_cb_USART_GRID_E+0xc>)
    3844:	4b02      	ldr	r3, [pc, #8]	; (3850 <err_cb_USART_GRID_E+0x10>)
    3846:	4798      	blx	r3
    3848:	bd08      	pop	{r3, pc}
    384a:	bf00      	nop
    384c:	200067f0 	.word	0x200067f0
    3850:	00003805 	.word	0x00003805

00003854 <err_cb_USART_GRID_N>:
{
    3854:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_N);
    3856:	4802      	ldr	r0, [pc, #8]	; (3860 <err_cb_USART_GRID_N+0xc>)
    3858:	4b02      	ldr	r3, [pc, #8]	; (3864 <err_cb_USART_GRID_N+0x10>)
    385a:	4798      	blx	r3
    385c:	bd08      	pop	{r3, pc}
    385e:	bf00      	nop
    3860:	200012ac 	.word	0x200012ac
    3864:	00003805 	.word	0x00003805

00003868 <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    3868:	b508      	push	{r3, lr}
    386a:	7b83      	ldrb	r3, [r0, #14]
    386c:	011b      	lsls	r3, r3, #4
    386e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    3872:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    3876:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3878:	f022 0202 	bic.w	r2, r2, #2
    387c:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    387e:	2100      	movs	r1, #0
    3880:	7b80      	ldrb	r0, [r0, #14]
    3882:	4b01      	ldr	r3, [pc, #4]	; (3888 <grid_sys_port_reset_dma+0x20>)
    3884:	4798      	blx	r3
    3886:	bd08      	pop	{r3, pc}
    3888:	000067c5 	.word	0x000067c5

0000388c <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    388c:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    388e:	4802      	ldr	r0, [pc, #8]	; (3898 <dma_transfer_complete_w_cb+0xc>)
    3890:	4b02      	ldr	r3, [pc, #8]	; (389c <dma_transfer_complete_w_cb+0x10>)
    3892:	4798      	blx	r3
    3894:	bd08      	pop	{r3, pc}
    3896:	bf00      	nop
    3898:	200037c0 	.word	0x200037c0
    389c:	00003869 	.word	0x00003869

000038a0 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    38a0:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    38a2:	4802      	ldr	r0, [pc, #8]	; (38ac <dma_transfer_complete_s_cb+0xc>)
    38a4:	4b02      	ldr	r3, [pc, #8]	; (38b0 <dma_transfer_complete_s_cb+0x10>)
    38a6:	4798      	blx	r3
    38a8:	bd08      	pop	{r3, pc}
    38aa:	bf00      	nop
    38ac:	200047dc 	.word	0x200047dc
    38b0:	00003869 	.word	0x00003869

000038b4 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    38b4:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    38b6:	4802      	ldr	r0, [pc, #8]	; (38c0 <dma_transfer_complete_e_cb+0xc>)
    38b8:	4b02      	ldr	r3, [pc, #8]	; (38c4 <dma_transfer_complete_e_cb+0x10>)
    38ba:	4798      	blx	r3
    38bc:	bd08      	pop	{r3, pc}
    38be:	bf00      	nop
    38c0:	200067f0 	.word	0x200067f0
    38c4:	00003869 	.word	0x00003869

000038c8 <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    38c8:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    38ca:	4802      	ldr	r0, [pc, #8]	; (38d4 <dma_transfer_complete_n_cb+0xc>)
    38cc:	4b02      	ldr	r3, [pc, #8]	; (38d8 <dma_transfer_complete_n_cb+0x10>)
    38ce:	4798      	blx	r3
    38d0:	bd08      	pop	{r3, pc}
    38d2:	bf00      	nop
    38d4:	200012ac 	.word	0x200012ac
    38d8:	00003869 	.word	0x00003869

000038dc <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    38dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    38e0:	4b3e      	ldr	r3, [pc, #248]	; (39dc <grid_sys_uart_init+0x100>)
    38e2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    38e6:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    38ea:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    38ee:	f042 0204 	orr.w	r2, r2, #4
    38f2:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    38f6:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    38fa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    38fe:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3902:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    3906:	f042 0204 	orr.w	r2, r2, #4
    390a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    390e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3912:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    3916:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    391a:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    391e:	f042 0204 	orr.w	r2, r2, #4
    3922:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3926:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    392a:	f44f 7100 	mov.w	r1, #512	; 0x200
    392e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3932:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    3936:	f042 0204 	orr.w	r2, r2, #4
    393a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    393e:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    3942:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 3a28 <grid_sys_uart_init+0x14c>
    3946:	4a26      	ldr	r2, [pc, #152]	; (39e0 <grid_sys_uart_init+0x104>)
    3948:	2101      	movs	r1, #1
    394a:	4640      	mov	r0, r8
    394c:	4c25      	ldr	r4, [pc, #148]	; (39e4 <grid_sys_uart_init+0x108>)
    394e:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    3950:	4f25      	ldr	r7, [pc, #148]	; (39e8 <grid_sys_uart_init+0x10c>)
    3952:	4a26      	ldr	r2, [pc, #152]	; (39ec <grid_sys_uart_init+0x110>)
    3954:	2101      	movs	r1, #1
    3956:	4638      	mov	r0, r7
    3958:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    395a:	4e25      	ldr	r6, [pc, #148]	; (39f0 <grid_sys_uart_init+0x114>)
    395c:	4a25      	ldr	r2, [pc, #148]	; (39f4 <grid_sys_uart_init+0x118>)
    395e:	2101      	movs	r1, #1
    3960:	4630      	mov	r0, r6
    3962:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    3964:	4d24      	ldr	r5, [pc, #144]	; (39f8 <grid_sys_uart_init+0x11c>)
    3966:	4a25      	ldr	r2, [pc, #148]	; (39fc <grid_sys_uart_init+0x120>)
    3968:	2101      	movs	r1, #1
    396a:	4628      	mov	r0, r5
    396c:	47a0      	blx	r4
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    396e:	2101      	movs	r1, #1
    3970:	4640      	mov	r0, r8
    3972:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 3a2c <grid_sys_uart_init+0x150>
    3976:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    3978:	2101      	movs	r1, #1
    397a:	4638      	mov	r0, r7
    397c:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    397e:	2101      	movs	r1, #1
    3980:	4630      	mov	r0, r6
    3982:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    3984:	2101      	movs	r1, #1
    3986:	4628      	mov	r0, r5
    3988:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    398a:	4a1d      	ldr	r2, [pc, #116]	; (3a00 <grid_sys_uart_init+0x124>)
    398c:	2102      	movs	r1, #2
    398e:	4640      	mov	r0, r8
    3990:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    3992:	4a1c      	ldr	r2, [pc, #112]	; (3a04 <grid_sys_uart_init+0x128>)
    3994:	2102      	movs	r1, #2
    3996:	4638      	mov	r0, r7
    3998:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    399a:	4a1b      	ldr	r2, [pc, #108]	; (3a08 <grid_sys_uart_init+0x12c>)
    399c:	2102      	movs	r1, #2
    399e:	4630      	mov	r0, r6
    39a0:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    39a2:	4a1a      	ldr	r2, [pc, #104]	; (3a0c <grid_sys_uart_init+0x130>)
    39a4:	2102      	movs	r1, #2
    39a6:	4628      	mov	r0, r5
    39a8:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    39aa:	4919      	ldr	r1, [pc, #100]	; (3a10 <grid_sys_uart_init+0x134>)
    39ac:	4640      	mov	r0, r8
    39ae:	4c19      	ldr	r4, [pc, #100]	; (3a14 <grid_sys_uart_init+0x138>)
    39b0:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    39b2:	4919      	ldr	r1, [pc, #100]	; (3a18 <grid_sys_uart_init+0x13c>)
    39b4:	4638      	mov	r0, r7
    39b6:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    39b8:	4918      	ldr	r1, [pc, #96]	; (3a1c <grid_sys_uart_init+0x140>)
    39ba:	4630      	mov	r0, r6
    39bc:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    39be:	4918      	ldr	r1, [pc, #96]	; (3a20 <grid_sys_uart_init+0x144>)
    39c0:	4628      	mov	r0, r5
    39c2:	47a0      	blx	r4
	
	usart_async_enable(&USART_NORTH);
    39c4:	4640      	mov	r0, r8
    39c6:	4c17      	ldr	r4, [pc, #92]	; (3a24 <grid_sys_uart_init+0x148>)
    39c8:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    39ca:	4638      	mov	r0, r7
    39cc:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    39ce:	4630      	mov	r0, r6
    39d0:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    39d2:	4628      	mov	r0, r5
    39d4:	47a0      	blx	r4
    39d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    39da:	bf00      	nop
    39dc:	41008000 	.word	0x41008000
    39e0:	000037f1 	.word	0x000037f1
    39e4:	000057d1 	.word	0x000057d1
    39e8:	20001084 	.word	0x20001084
    39ec:	000037dd 	.word	0x000037dd
    39f0:	200011dc 	.word	0x200011dc
    39f4:	000037c9 	.word	0x000037c9
    39f8:	2000118c 	.word	0x2000118c
    39fc:	000037b5 	.word	0x000037b5
    3a00:	00003855 	.word	0x00003855
    3a04:	00003841 	.word	0x00003841
    3a08:	0000382d 	.word	0x0000382d
    3a0c:	00003819 	.word	0x00003819
    3a10:	2000330c 	.word	0x2000330c
    3a14:	000057a9 	.word	0x000057a9
    3a18:	200047c8 	.word	0x200047c8
    3a1c:	200057e4 	.word	0x200057e4
    3a20:	2000788c 	.word	0x2000788c
    3a24:	00005751 	.word	0x00005751
    3a28:	200010d8 	.word	0x200010d8
    3a2c:	00005845 	.word	0x00005845

00003a30 <grid_sys_dma_rx_init_one>:

}



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    3a30:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a32:	b083      	sub	sp, #12
    3a34:	4605      	mov	r5, r0
    3a36:	460f      	mov	r7, r1
    3a38:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    3a3a:	7b84      	ldrb	r4, [r0, #14]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    3a3c:	6883      	ldr	r3, [r0, #8]
    3a3e:	6a19      	ldr	r1, [r3, #32]
    3a40:	3128      	adds	r1, #40	; 0x28
    3a42:	4620      	mov	r0, r4
    3a44:	4b0d      	ldr	r3, [pc, #52]	; (3a7c <grid_sys_dma_rx_init_one+0x4c>)
    3a46:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    3a48:	f505 6100 	add.w	r1, r5, #2048	; 0x800
    3a4c:	4620      	mov	r0, r4
    3a4e:	4b0c      	ldr	r3, [pc, #48]	; (3a80 <grid_sys_dma_rx_init_one+0x50>)
    3a50:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    3a52:	4639      	mov	r1, r7
    3a54:	4620      	mov	r0, r4
    3a56:	4b0b      	ldr	r3, [pc, #44]	; (3a84 <grid_sys_dma_rx_init_one+0x54>)
    3a58:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    3a5a:	4621      	mov	r1, r4
    3a5c:	a801      	add	r0, sp, #4
    3a5e:	4b0a      	ldr	r3, [pc, #40]	; (3a88 <grid_sys_dma_rx_init_one+0x58>)
    3a60:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    3a62:	9b01      	ldr	r3, [sp, #4]
    3a64:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    3a66:	2201      	movs	r2, #1
    3a68:	2100      	movs	r1, #0
    3a6a:	4620      	mov	r0, r4
    3a6c:	4b07      	ldr	r3, [pc, #28]	; (3a8c <grid_sys_dma_rx_init_one+0x5c>)
    3a6e:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    3a70:	2100      	movs	r1, #0
    3a72:	4620      	mov	r0, r4
    3a74:	4b06      	ldr	r3, [pc, #24]	; (3a90 <grid_sys_dma_rx_init_one+0x60>)
    3a76:	4798      	blx	r3
	

}
    3a78:	b003      	add	sp, #12
    3a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a7c:	00006741 	.word	0x00006741
    3a80:	00006731 	.word	0x00006731
    3a84:	0000676d 	.word	0x0000676d
    3a88:	00006805 	.word	0x00006805
    3a8c:	000066dd 	.word	0x000066dd
    3a90:	000067c5 	.word	0x000067c5

00003a94 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    3a94:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    3a96:	4a10      	ldr	r2, [pc, #64]	; (3ad8 <grid_sys_dma_rx_init+0x44>)
    3a98:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    3a9c:	480f      	ldr	r0, [pc, #60]	; (3adc <grid_sys_dma_rx_init+0x48>)
    3a9e:	4c10      	ldr	r4, [pc, #64]	; (3ae0 <grid_sys_dma_rx_init+0x4c>)
    3aa0:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    3aa2:	4a10      	ldr	r2, [pc, #64]	; (3ae4 <grid_sys_dma_rx_init+0x50>)
    3aa4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    3aa8:	480f      	ldr	r0, [pc, #60]	; (3ae8 <grid_sys_dma_rx_init+0x54>)
    3aaa:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    3aac:	4a0f      	ldr	r2, [pc, #60]	; (3aec <grid_sys_dma_rx_init+0x58>)
    3aae:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    3ab2:	480f      	ldr	r0, [pc, #60]	; (3af0 <grid_sys_dma_rx_init+0x5c>)
    3ab4:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    3ab6:	4a0f      	ldr	r2, [pc, #60]	; (3af4 <grid_sys_dma_rx_init+0x60>)
    3ab8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    3abc:	480e      	ldr	r0, [pc, #56]	; (3af8 <grid_sys_dma_rx_init+0x64>)
    3abe:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3ac0:	4b0e      	ldr	r3, [pc, #56]	; (3afc <grid_sys_dma_rx_init+0x68>)
    3ac2:	2200      	movs	r2, #0
    3ac4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    3ac8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    3acc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    3ad0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    3ad4:	bd10      	pop	{r4, pc}
    3ad6:	bf00      	nop
    3ad8:	000038c9 	.word	0x000038c9
    3adc:	200012ac 	.word	0x200012ac
    3ae0:	00003a31 	.word	0x00003a31
    3ae4:	000038b5 	.word	0x000038b5
    3ae8:	200067f0 	.word	0x200067f0
    3aec:	000038a1 	.word	0x000038a1
    3af0:	200047dc 	.word	0x200047dc
    3af4:	0000388d 	.word	0x0000388d
    3af8:	200037c0 	.word	0x200037c0
    3afc:	e000e100 	.word	0xe000e100

00003b00 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    3b00:	6980      	ldr	r0, [r0, #24]
    3b02:	4770      	bx	lr

00003b04 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    3b04:	6980      	ldr	r0, [r0, #24]
	
	

}
    3b06:	1a40      	subs	r0, r0, r1
    3b08:	4770      	bx	lr

00003b0a <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	mod->realtime++;
    3b0a:	6983      	ldr	r3, [r0, #24]
    3b0c:	3301      	adds	r3, #1
    3b0e:	6183      	str	r3, [r0, #24]
    3b10:	4770      	bx	lr

00003b12 <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    3b12:	7a00      	ldrb	r0, [r0, #8]
    3b14:	4770      	bx	lr

00003b16 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    3b16:	2300      	movs	r3, #0
    3b18:	7203      	strb	r3, [r0, #8]
    3b1a:	4770      	bx	lr

00003b1c <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    3b1c:	7983      	ldrb	r3, [r0, #6]
    3b1e:	b123      	cbz	r3, 3b2a <grid_sys_alert_get_color_intensity+0xe>
		
		return (125-abs(mod->alert_state/2-125))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    3b20:	2b01      	cmp	r3, #1
    3b22:	d00f      	beq.n	3b44 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    3b24:	2b02      	cmp	r3, #2
    3b26:	d015      	beq.n	3b54 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    3b28:	4770      	bx	lr
		return (125-abs(mod->alert_state/2-125))/2;
    3b2a:	8880      	ldrh	r0, [r0, #4]
    3b2c:	0840      	lsrs	r0, r0, #1
    3b2e:	387d      	subs	r0, #125	; 0x7d
    3b30:	2800      	cmp	r0, #0
    3b32:	bfb8      	it	lt
    3b34:	4240      	neglt	r0, r0
    3b36:	f1c0 007d 	rsb	r0, r0, #125	; 0x7d
    3b3a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    3b3e:	f3c0 0047 	ubfx	r0, r0, #1, #8
    3b42:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    3b44:	8880      	ldrh	r0, [r0, #4]
    3b46:	4b06      	ldr	r3, [pc, #24]	; (3b60 <grid_sys_alert_get_color_intensity+0x44>)
    3b48:	fba3 3000 	umull	r3, r0, r3, r0
    3b4c:	f340 1000 	sbfx	r0, r0, #4, #1
    3b50:	b2c0      	uxtb	r0, r0
    3b52:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    3b54:	8880      	ldrh	r0, [r0, #4]
    3b56:	2864      	cmp	r0, #100	; 0x64
    3b58:	bf8c      	ite	hi
    3b5a:	20ff      	movhi	r0, #255	; 0xff
    3b5c:	2000      	movls	r0, #0
    3b5e:	4770      	bx	lr
    3b60:	10624dd3 	.word	0x10624dd3

00003b64 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    3b64:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    3b66:	2401      	movs	r4, #1
    3b68:	7204      	strb	r4, [r0, #8]
	mod->alert_color_red = red;
    3b6a:	7041      	strb	r1, [r0, #1]
	mod->alert_color_green = green;
    3b6c:	7082      	strb	r2, [r0, #2]
	mod->alert_color_blue = blue;
    3b6e:	70c3      	strb	r3, [r0, #3]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    3b70:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    3b74:	8083      	strh	r3, [r0, #4]
	mod->alert_style = style;
    3b76:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3b7a:	7183      	strb	r3, [r0, #6]
	
}
    3b7c:	f85d 4b04 	ldr.w	r4, [sp], #4
    3b80:	4770      	bx	lr

00003b82 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    3b82:	7840      	ldrb	r0, [r0, #1]
    3b84:	4770      	bx	lr

00003b86 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    3b86:	7880      	ldrb	r0, [r0, #2]
    3b88:	4770      	bx	lr

00003b8a <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    3b8a:	78c0      	ldrb	r0, [r0, #3]
    3b8c:	4770      	bx	lr

00003b8e <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    3b8e:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    3b90:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    3b94:	b2d8      	uxtb	r0, r3
    3b96:	2809      	cmp	r0, #9
    3b98:	d90d      	bls.n	3bb6 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    3b9a:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    3b9e:	b2db      	uxtb	r3, r3
    3ba0:	2b05      	cmp	r3, #5
    3ba2:	d903      	bls.n	3bac <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    3ba4:	b131      	cbz	r1, 3bb4 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    3ba6:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    3ba8:	2000      	movs	r0, #0
    3baa:	4770      	bx	lr
		result = ascii - 97 + 10;
    3bac:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    3bb0:	b2c0      	uxtb	r0, r0
    3bb2:	4770      	bx	lr
	uint8_t result = 0;
    3bb4:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    3bb6:	4770      	bx	lr

00003bb8 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    3bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    3bbc:	b1c1      	cbz	r1, 3bf0 <grid_sys_read_hex_string_value+0x38>
    3bbe:	4690      	mov	r8, r2
    3bc0:	1e45      	subs	r5, r0, #1
    3bc2:	1e4b      	subs	r3, r1, #1
    3bc4:	009c      	lsls	r4, r3, #2
    3bc6:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    3bca:	3f02      	subs	r7, #2
    3bcc:	b2db      	uxtb	r3, r3
    3bce:	1aff      	subs	r7, r7, r3
    3bd0:	00bf      	lsls	r7, r7, #2
    3bd2:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    3bd4:	f8df 901c 	ldr.w	r9, [pc, #28]	; 3bf4 <grid_sys_read_hex_string_value+0x3c>
    3bd8:	4641      	mov	r1, r8
    3bda:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    3bde:	47c8      	blx	r9
    3be0:	40a0      	lsls	r0, r4
    3be2:	4406      	add	r6, r0
    3be4:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    3be6:	42bc      	cmp	r4, r7
    3be8:	d1f6      	bne.n	3bd8 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    3bea:	4630      	mov	r0, r6
    3bec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    3bf0:	2600      	movs	r6, #0
	return result;
    3bf2:	e7fa      	b.n	3bea <grid_sys_read_hex_string_value+0x32>
    3bf4:	00003b8f 	.word	0x00003b8f

00003bf8 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    3bf8:	b530      	push	{r4, r5, lr}
    3bfa:	b085      	sub	sp, #20
    3bfc:	4605      	mov	r5, r0
    3bfe:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    3c00:	4909      	ldr	r1, [pc, #36]	; (3c28 <grid_sys_write_hex_string_value+0x30>)
    3c02:	a801      	add	r0, sp, #4
    3c04:	4b09      	ldr	r3, [pc, #36]	; (3c2c <grid_sys_write_hex_string_value+0x34>)
    3c06:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    3c08:	b164      	cbz	r4, 3c24 <grid_sys_write_hex_string_value+0x2c>
    3c0a:	ab04      	add	r3, sp, #16
    3c0c:	1b1a      	subs	r2, r3, r4
    3c0e:	3a05      	subs	r2, #5
    3c10:	1e6b      	subs	r3, r5, #1
    3c12:	1e60      	subs	r0, r4, #1
    3c14:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    3c18:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    3c1c:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    3c20:	4283      	cmp	r3, r0
    3c22:	d1f9      	bne.n	3c18 <grid_sys_write_hex_string_value+0x20>
	}

}
    3c24:	b005      	add	sp, #20
    3c26:	bd30      	pop	{r4, r5, pc}
    3c28:	0000de5c 	.word	0x0000de5c
    3c2c:	0000cc55 	.word	0x0000cc55

00003c30 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    3c30:	4b34      	ldr	r3, [pc, #208]	; (3d04 <grid_sys_get_hwcfg+0xd4>)
    3c32:	681b      	ldr	r3, [r3, #0]
    3c34:	f1b3 3fff 	cmp.w	r3, #4294967295
    3c38:	d002      	beq.n	3c40 <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    3c3a:	4b32      	ldr	r3, [pc, #200]	; (3d04 <grid_sys_get_hwcfg+0xd4>)
    3c3c:	6818      	ldr	r0, [r3, #0]
    3c3e:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    3c40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3c44:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    3c46:	4b30      	ldr	r3, [pc, #192]	; (3d08 <grid_sys_get_hwcfg+0xd8>)
    3c48:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    3c4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3c50:	492e      	ldr	r1, [pc, #184]	; (3d0c <grid_sys_get_hwcfg+0xdc>)
    3c52:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3c56:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    3c5a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    3c5e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    3c62:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3c66:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    3c6a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    3c6e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3c72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    3c76:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3c7a:	4925      	ldr	r1, [pc, #148]	; (3d10 <grid_sys_get_hwcfg+0xe0>)
    3c7c:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3c80:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    3c84:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3c88:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    3c8c:	2001      	movs	r0, #1
    3c8e:	4b21      	ldr	r3, [pc, #132]	; (3d14 <grid_sys_get_hwcfg+0xe4>)
    3c90:	4798      	blx	r3
    3c92:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    3c94:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3c96:	4d1c      	ldr	r5, [pc, #112]	; (3d08 <grid_sys_get_hwcfg+0xd8>)
    3c98:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    3c9c:	4f1d      	ldr	r7, [pc, #116]	; (3d14 <grid_sys_get_hwcfg+0xe4>)
    3c9e:	e00c      	b.n	3cba <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    3ca0:	2e07      	cmp	r6, #7
    3ca2:	d027      	beq.n	3cf4 <grid_sys_get_hwcfg+0xc4>
    3ca4:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    3ca8:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    3cac:	2001      	movs	r0, #1
    3cae:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3cb0:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    3cb4:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    3cb6:	2e08      	cmp	r6, #8
    3cb8:	d01c      	beq.n	3cf4 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3cba:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    3cbe:	2001      	movs	r0, #1
    3cc0:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    3cc2:	a801      	add	r0, sp, #4
    3cc4:	4b14      	ldr	r3, [pc, #80]	; (3d18 <grid_sys_get_hwcfg+0xe8>)
    3cc6:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3cc8:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3ccc:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3cd0:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3cd4:	405c      	eors	r4, r3
    3cd6:	4014      	ands	r4, r2
    3cd8:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    3cda:	a801      	add	r0, sp, #4
    3cdc:	4b0f      	ldr	r3, [pc, #60]	; (3d1c <grid_sys_get_hwcfg+0xec>)
    3cde:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    3ce0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    3ce4:	d0dc      	beq.n	3ca0 <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    3ce6:	2301      	movs	r3, #1
    3ce8:	40b3      	lsls	r3, r6
    3cea:	ea43 0808 	orr.w	r8, r3, r8
    3cee:	fa5f f888 	uxtb.w	r8, r8
    3cf2:	e7d5      	b.n	3ca0 <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    3cf4:	4b03      	ldr	r3, [pc, #12]	; (3d04 <grid_sys_get_hwcfg+0xd4>)
    3cf6:	f8c3 8000 	str.w	r8, [r3]
}
    3cfa:	4b02      	ldr	r3, [pc, #8]	; (3d04 <grid_sys_get_hwcfg+0xd4>)
    3cfc:	6818      	ldr	r0, [r3, #0]
    3cfe:	b003      	add	sp, #12
    3d00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3d04:	20000354 	.word	0x20000354
    3d08:	41008000 	.word	0x41008000
    3d0c:	40002000 	.word	0x40002000
    3d10:	40028000 	.word	0x40028000
    3d14:	00004bf5 	.word	0x00004bf5
    3d18:	00004b75 	.word	0x00004b75
    3d1c:	00004b83 	.word	0x00004b83

00003d20 <grid_sys_bank_select>:
void grid_sys_bank_select(struct grid_sys_model* mod, uint8_t banknumber){
    3d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d24:	b085      	sub	sp, #20
    3d26:	9003      	str	r0, [sp, #12]
    3d28:	460c      	mov	r4, r1
	mod->bank_changed = 1;
    3d2a:	2301      	movs	r3, #1
    3d2c:	7283      	strb	r3, [r0, #10]
	uint32_t hwtype = grid_sys_get_hwcfg();
    3d2e:	4b4d      	ldr	r3, [pc, #308]	; (3e64 <grid_sys_bank_select+0x144>)
    3d30:	4798      	blx	r3
	if (banknumber == 255){
    3d32:	2cff      	cmp	r4, #255	; 0xff
    3d34:	d006      	beq.n	3d44 <grid_sys_bank_select+0x24>
		mod->bank_select = banknumber%4;
    3d36:	f004 0403 	and.w	r4, r4, #3
    3d3a:	9b03      	ldr	r3, [sp, #12]
    3d3c:	725c      	strb	r4, [r3, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3d3e:	f04f 0900 	mov.w	r9, #0
    3d42:	e083      	b.n	3e4c <grid_sys_bank_select+0x12c>
		mod->bank_select = 255;
    3d44:	23ff      	movs	r3, #255	; 0xff
    3d46:	9a03      	ldr	r2, [sp, #12]
    3d48:	7253      	strb	r3, [r2, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3d4a:	2700      	movs	r7, #0
    3d4c:	f8df b128 	ldr.w	fp, [pc, #296]	; 3e78 <grid_sys_bank_select+0x158>
			grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_UI_A, r/20, g/20, b/20);
    3d50:	f8df a118 	ldr.w	sl, [pc, #280]	; 3e6c <grid_sys_bank_select+0x14c>
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3d54:	e02f      	b.n	3db6 <grid_sys_bank_select+0x96>
			grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_UI_A, r/20, g/20, b/20);
    3d56:	2306      	movs	r3, #6
    3d58:	9301      	str	r3, [sp, #4]
    3d5a:	9300      	str	r3, [sp, #0]
    3d5c:	2201      	movs	r2, #1
    3d5e:	4621      	mov	r1, r4
    3d60:	4841      	ldr	r0, [pc, #260]	; (3e68 <grid_sys_bank_select+0x148>)
    3d62:	47d0      	blx	sl
			grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_UI_A, r/2, g/2, b/2);
    3d64:	263f      	movs	r6, #63	; 0x3f
    3d66:	9601      	str	r6, [sp, #4]
    3d68:	9600      	str	r6, [sp, #0]
    3d6a:	4633      	mov	r3, r6
    3d6c:	2201      	movs	r2, #1
    3d6e:	4621      	mov	r1, r4
    3d70:	483d      	ldr	r0, [pc, #244]	; (3e68 <grid_sys_bank_select+0x148>)
    3d72:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 3e70 <grid_sys_bank_select+0x150>
    3d76:	47c8      	blx	r9
			grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_UI_A, r, g, b);
    3d78:	257f      	movs	r5, #127	; 0x7f
    3d7a:	9501      	str	r5, [sp, #4]
    3d7c:	9500      	str	r5, [sp, #0]
    3d7e:	462b      	mov	r3, r5
    3d80:	2201      	movs	r2, #1
    3d82:	4621      	mov	r1, r4
    3d84:	4838      	ldr	r0, [pc, #224]	; (3e68 <grid_sys_bank_select+0x148>)
    3d86:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 3e74 <grid_sys_bank_select+0x154>
    3d8a:	47c0      	blx	r8
			grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_UI_B, 0, 0, 0);
    3d8c:	2300      	movs	r3, #0
    3d8e:	9301      	str	r3, [sp, #4]
    3d90:	9300      	str	r3, [sp, #0]
    3d92:	2202      	movs	r2, #2
    3d94:	4621      	mov	r1, r4
    3d96:	4834      	ldr	r0, [pc, #208]	; (3e68 <grid_sys_bank_select+0x148>)
    3d98:	47d0      	blx	sl
			grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_UI_B, r/2, g/2, b/2);
    3d9a:	9601      	str	r6, [sp, #4]
    3d9c:	9600      	str	r6, [sp, #0]
    3d9e:	4633      	mov	r3, r6
    3da0:	2202      	movs	r2, #2
    3da2:	4621      	mov	r1, r4
    3da4:	4830      	ldr	r0, [pc, #192]	; (3e68 <grid_sys_bank_select+0x148>)
    3da6:	47c8      	blx	r9
			grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_UI_B, r, g, b);
    3da8:	9501      	str	r5, [sp, #4]
    3daa:	9500      	str	r5, [sp, #0]
    3dac:	462b      	mov	r3, r5
    3dae:	2202      	movs	r2, #2
    3db0:	4621      	mov	r1, r4
    3db2:	482d      	ldr	r0, [pc, #180]	; (3e68 <grid_sys_bank_select+0x148>)
    3db4:	47c0      	blx	r8
    3db6:	b2fc      	uxtb	r4, r7
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3db8:	482b      	ldr	r0, [pc, #172]	; (3e68 <grid_sys_bank_select+0x148>)
    3dba:	47d8      	blx	fp
    3dbc:	3701      	adds	r7, #1
    3dbe:	42a0      	cmp	r0, r4
    3dc0:	d8c9      	bhi.n	3d56 <grid_sys_bank_select+0x36>
    3dc2:	e04c      	b.n	3e5e <grid_sys_bank_select+0x13e>
			uint8_t r = mod->bank_color_r[mod->bank_select];
    3dc4:	9a03      	ldr	r2, [sp, #12]
    3dc6:	7a53      	ldrb	r3, [r2, #9]
    3dc8:	4413      	add	r3, r2
    3dca:	f893 800b 	ldrb.w	r8, [r3, #11]
			uint8_t g = mod->bank_color_g[mod->bank_select];
    3dce:	7bdd      	ldrb	r5, [r3, #15]
			uint8_t b = mod->bank_color_b[mod->bank_select];
    3dd0:	7cde      	ldrb	r6, [r3, #19]
			grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_UI_A, r/32, g/32, b/32);
    3dd2:	0973      	lsrs	r3, r6, #5
    3dd4:	9301      	str	r3, [sp, #4]
    3dd6:	096b      	lsrs	r3, r5, #5
    3dd8:	9300      	str	r3, [sp, #0]
    3dda:	ea4f 1358 	mov.w	r3, r8, lsr #5
    3dde:	2201      	movs	r2, #1
    3de0:	4621      	mov	r1, r4
    3de2:	4821      	ldr	r0, [pc, #132]	; (3e68 <grid_sys_bank_select+0x148>)
    3de4:	4f21      	ldr	r7, [pc, #132]	; (3e6c <grid_sys_bank_select+0x14c>)
    3de6:	47b8      	blx	r7
			grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_UI_A, r/2, g/2, b/2);
    3de8:	ea4f 0358 	mov.w	r3, r8, lsr #1
    3dec:	ea4f 0a55 	mov.w	sl, r5, lsr #1
    3df0:	ea4f 0b56 	mov.w	fp, r6, lsr #1
    3df4:	f8cd b004 	str.w	fp, [sp, #4]
    3df8:	f8cd a000 	str.w	sl, [sp]
    3dfc:	9302      	str	r3, [sp, #8]
    3dfe:	2201      	movs	r2, #1
    3e00:	4621      	mov	r1, r4
    3e02:	4819      	ldr	r0, [pc, #100]	; (3e68 <grid_sys_bank_select+0x148>)
    3e04:	4f1a      	ldr	r7, [pc, #104]	; (3e70 <grid_sys_bank_select+0x150>)
    3e06:	47b8      	blx	r7
			grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_UI_A, r, g, b);
    3e08:	9601      	str	r6, [sp, #4]
    3e0a:	9500      	str	r5, [sp, #0]
    3e0c:	4643      	mov	r3, r8
    3e0e:	2201      	movs	r2, #1
    3e10:	4621      	mov	r1, r4
    3e12:	4815      	ldr	r0, [pc, #84]	; (3e68 <grid_sys_bank_select+0x148>)
    3e14:	4f17      	ldr	r7, [pc, #92]	; (3e74 <grid_sys_bank_select+0x154>)
    3e16:	47b8      	blx	r7
			grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_UI_B, 0, 0, 0);
    3e18:	2300      	movs	r3, #0
    3e1a:	9301      	str	r3, [sp, #4]
    3e1c:	9300      	str	r3, [sp, #0]
    3e1e:	2202      	movs	r2, #2
    3e20:	4621      	mov	r1, r4
    3e22:	4811      	ldr	r0, [pc, #68]	; (3e68 <grid_sys_bank_select+0x148>)
    3e24:	4f11      	ldr	r7, [pc, #68]	; (3e6c <grid_sys_bank_select+0x14c>)
    3e26:	47b8      	blx	r7
			grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_UI_B, r/2, g/2, b/2);
    3e28:	f8cd b004 	str.w	fp, [sp, #4]
    3e2c:	f8cd a000 	str.w	sl, [sp]
    3e30:	9b02      	ldr	r3, [sp, #8]
    3e32:	2202      	movs	r2, #2
    3e34:	4621      	mov	r1, r4
    3e36:	480c      	ldr	r0, [pc, #48]	; (3e68 <grid_sys_bank_select+0x148>)
    3e38:	4f0d      	ldr	r7, [pc, #52]	; (3e70 <grid_sys_bank_select+0x150>)
    3e3a:	47b8      	blx	r7
			grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_UI_B, r, g, b);
    3e3c:	9601      	str	r6, [sp, #4]
    3e3e:	9500      	str	r5, [sp, #0]
    3e40:	4643      	mov	r3, r8
    3e42:	2202      	movs	r2, #2
    3e44:	4621      	mov	r1, r4
    3e46:	4808      	ldr	r0, [pc, #32]	; (3e68 <grid_sys_bank_select+0x148>)
    3e48:	4c0a      	ldr	r4, [pc, #40]	; (3e74 <grid_sys_bank_select+0x154>)
    3e4a:	47a0      	blx	r4
    3e4c:	fa5f f489 	uxtb.w	r4, r9
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3e50:	4805      	ldr	r0, [pc, #20]	; (3e68 <grid_sys_bank_select+0x148>)
    3e52:	4b09      	ldr	r3, [pc, #36]	; (3e78 <grid_sys_bank_select+0x158>)
    3e54:	4798      	blx	r3
    3e56:	f109 0901 	add.w	r9, r9, #1
    3e5a:	4284      	cmp	r4, r0
    3e5c:	d3b2      	bcc.n	3dc4 <grid_sys_bank_select+0xa4>
}
    3e5e:	b005      	add	sp, #20
    3e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3e64:	00003c31 	.word	0x00003c31
    3e68:	20007864 	.word	0x20007864
    3e6c:	0000200b 	.word	0x0000200b
    3e70:	00002053 	.word	0x00002053
    3e74:	0000209d 	.word	0x0000209d
    3e78:	00001fc9 	.word	0x00001fc9

00003e7c <grid_sys_init>:
void grid_sys_init(struct grid_sys_model* mod){
    3e7c:	b510      	push	{r4, lr}
	mod->bank_select = 0;
    3e7e:	2200      	movs	r2, #0
    3e80:	7242      	strb	r2, [r0, #9]
	mod->bank_color_r[0] = 0;
    3e82:	72c2      	strb	r2, [r0, #11]
	mod->bank_color_g[0] = 100;
    3e84:	2164      	movs	r1, #100	; 0x64
    3e86:	73c1      	strb	r1, [r0, #15]
	mod->bank_color_b[0] = 200;
    3e88:	23c8      	movs	r3, #200	; 0xc8
    3e8a:	74c3      	strb	r3, [r0, #19]
	mod->bank_color_r[1] = 200;
    3e8c:	7303      	strb	r3, [r0, #12]
	mod->bank_color_g[1] = 100;
    3e8e:	7401      	strb	r1, [r0, #16]
	mod->bank_color_b[1] = 0;
    3e90:	7502      	strb	r2, [r0, #20]
	mod->bank_color_r[2] = 50;
    3e92:	2432      	movs	r4, #50	; 0x32
    3e94:	7344      	strb	r4, [r0, #13]
	mod->bank_color_g[2] = 200;
    3e96:	7443      	strb	r3, [r0, #17]
	mod->bank_color_b[2] = 50;
    3e98:	7544      	strb	r4, [r0, #21]
	mod->bank_color_r[3] = 100;
    3e9a:	7381      	strb	r1, [r0, #14]
	mod->bank_color_g[3] = 0;
    3e9c:	7482      	strb	r2, [r0, #18]
	mod->bank_color_b[3] = 200;
    3e9e:	7583      	strb	r3, [r0, #22]
	grid_sys_bank_select(&grid_sys_state, 255);
    3ea0:	21ff      	movs	r1, #255	; 0xff
    3ea2:	4805      	ldr	r0, [pc, #20]	; (3eb8 <grid_sys_init+0x3c>)
    3ea4:	4b05      	ldr	r3, [pc, #20]	; (3ebc <grid_sys_init+0x40>)
    3ea6:	4798      	blx	r3
	grid_port_init_all();
    3ea8:	4b05      	ldr	r3, [pc, #20]	; (3ec0 <grid_sys_init+0x44>)
    3eaa:	4798      	blx	r3
	grid_sys_uart_init();
    3eac:	4b05      	ldr	r3, [pc, #20]	; (3ec4 <grid_sys_init+0x48>)
    3eae:	4798      	blx	r3
	grid_sys_dma_rx_init();
    3eb0:	4b05      	ldr	r3, [pc, #20]	; (3ec8 <grid_sys_init+0x4c>)
    3eb2:	4798      	blx	r3
    3eb4:	bd10      	pop	{r4, pc}
    3eb6:	bf00      	nop
    3eb8:	20003310 	.word	0x20003310
    3ebc:	00003d21 	.word	0x00003d21
    3ec0:	00001609 	.word	0x00001609
    3ec4:	000038dd 	.word	0x000038dd
    3ec8:	00003a95 	.word	0x00003a95

00003ecc <grid_msg_checksum_calculate>:
}

uint8_t grid_msg_checksum_calculate(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    3ecc:	2903      	cmp	r1, #3
    3ece:	d009      	beq.n	3ee4 <grid_msg_checksum_calculate+0x18>
    3ed0:	1e43      	subs	r3, r0, #1
    3ed2:	3904      	subs	r1, #4
    3ed4:	4401      	add	r1, r0
    3ed6:	2000      	movs	r0, #0
		checksum ^= str[i];
    3ed8:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    3edc:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    3ede:	428b      	cmp	r3, r1
    3ee0:	d1fa      	bne.n	3ed8 <grid_msg_checksum_calculate+0xc>
    3ee2:	4770      	bx	lr
	uint8_t checksum = 0;
    3ee4:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    3ee6:	4770      	bx	lr

00003ee8 <grid_msg_checksum_read>:

uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    3ee8:	b500      	push	{lr}
    3eea:	b083      	sub	sp, #12
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    3eec:	1ecb      	subs	r3, r1, #3
    3eee:	f10d 0207 	add.w	r2, sp, #7
    3ef2:	2102      	movs	r1, #2
    3ef4:	4418      	add	r0, r3
    3ef6:	4b03      	ldr	r3, [pc, #12]	; (3f04 <grid_msg_checksum_read+0x1c>)
    3ef8:	4798      	blx	r3
}
    3efa:	b2c0      	uxtb	r0, r0
    3efc:	b003      	add	sp, #12
    3efe:	f85d fb04 	ldr.w	pc, [sp], #4
    3f02:	bf00      	nop
    3f04:	00003bb9 	.word	0x00003bb9

00003f08 <grid_msg_checksum_write>:

void grid_msg_checksum_write(uint8_t* message, uint32_t length, uint8_t checksum){
    3f08:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    3f0a:	1ecb      	subs	r3, r1, #3
    3f0c:	2102      	movs	r1, #2
    3f0e:	4418      	add	r0, r3
    3f10:	4b01      	ldr	r3, [pc, #4]	; (3f18 <grid_msg_checksum_write+0x10>)
    3f12:	4798      	blx	r3
    3f14:	bd08      	pop	{r3, pc}
    3f16:	bf00      	nop
    3f18:	00003bf9 	.word	0x00003bf9

00003f1c <grid_msg_get_id>:
}


// MESSAGE PARAMETER FUNCTIONS

uint8_t grid_msg_get_id(uint8_t* message){
    3f1c:	b500      	push	{lr}
    3f1e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3f20:	aa02      	add	r2, sp, #8
    3f22:	2300      	movs	r3, #0
    3f24:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[4], 2, &error);
    3f28:	2102      	movs	r1, #2
    3f2a:	3004      	adds	r0, #4
    3f2c:	4b02      	ldr	r3, [pc, #8]	; (3f38 <grid_msg_get_id+0x1c>)
    3f2e:	4798      	blx	r3
	
}
    3f30:	b2c0      	uxtb	r0, r0
    3f32:	b003      	add	sp, #12
    3f34:	f85d fb04 	ldr.w	pc, [sp], #4
    3f38:	00003bb9 	.word	0x00003bb9

00003f3c <grid_msg_get_dx>:
uint8_t grid_msg_get_dx(uint8_t* message){
    3f3c:	b500      	push	{lr}
    3f3e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3f40:	aa02      	add	r2, sp, #8
    3f42:	2300      	movs	r3, #0
    3f44:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[6], 2, &error);	
    3f48:	2102      	movs	r1, #2
    3f4a:	3006      	adds	r0, #6
    3f4c:	4b02      	ldr	r3, [pc, #8]	; (3f58 <grid_msg_get_dx+0x1c>)
    3f4e:	4798      	blx	r3
	
}
    3f50:	b2c0      	uxtb	r0, r0
    3f52:	b003      	add	sp, #12
    3f54:	f85d fb04 	ldr.w	pc, [sp], #4
    3f58:	00003bb9 	.word	0x00003bb9

00003f5c <grid_msg_get_dy>:
uint8_t grid_msg_get_dy(uint8_t* message){
    3f5c:	b500      	push	{lr}
    3f5e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3f60:	aa02      	add	r2, sp, #8
    3f62:	2300      	movs	r3, #0
    3f64:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[8], 2, &error);	
    3f68:	2102      	movs	r1, #2
    3f6a:	3008      	adds	r0, #8
    3f6c:	4b02      	ldr	r3, [pc, #8]	; (3f78 <grid_msg_get_dy+0x1c>)
    3f6e:	4798      	blx	r3

}
    3f70:	b2c0      	uxtb	r0, r0
    3f72:	b003      	add	sp, #12
    3f74:	f85d fb04 	ldr.w	pc, [sp], #4
    3f78:	00003bb9 	.word	0x00003bb9

00003f7c <grid_msg_get_age>:
uint8_t grid_msg_get_age(uint8_t* message){
    3f7c:	b500      	push	{lr}
    3f7e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3f80:	aa02      	add	r2, sp, #8
    3f82:	2300      	movs	r3, #0
    3f84:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[10], 2, &error);	
    3f88:	2102      	movs	r1, #2
    3f8a:	300a      	adds	r0, #10
    3f8c:	4b02      	ldr	r3, [pc, #8]	; (3f98 <grid_msg_get_age+0x1c>)
    3f8e:	4798      	blx	r3
	
}
    3f90:	b2c0      	uxtb	r0, r0
    3f92:	b003      	add	sp, #12
    3f94:	f85d fb04 	ldr.w	pc, [sp], #4
    3f98:	00003bb9 	.word	0x00003bb9

00003f9c <grid_msg_set_id>:

void grid_msg_set_id(uint8_t* message, uint8_t param){
    3f9c:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[4], 2, param);
    3f9e:	460a      	mov	r2, r1
    3fa0:	2102      	movs	r1, #2
    3fa2:	3004      	adds	r0, #4
    3fa4:	4b01      	ldr	r3, [pc, #4]	; (3fac <grid_msg_set_id+0x10>)
    3fa6:	4798      	blx	r3
    3fa8:	bd08      	pop	{r3, pc}
    3faa:	bf00      	nop
    3fac:	00003bf9 	.word	0x00003bf9

00003fb0 <grid_msg_set_dx>:
	
}
void grid_msg_set_dx(uint8_t* message, uint8_t param){
    3fb0:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[6], 2, param);
    3fb2:	460a      	mov	r2, r1
    3fb4:	2102      	movs	r1, #2
    3fb6:	3006      	adds	r0, #6
    3fb8:	4b01      	ldr	r3, [pc, #4]	; (3fc0 <grid_msg_set_dx+0x10>)
    3fba:	4798      	blx	r3
    3fbc:	bd08      	pop	{r3, pc}
    3fbe:	bf00      	nop
    3fc0:	00003bf9 	.word	0x00003bf9

00003fc4 <grid_msg_set_dy>:
	
}
void grid_msg_set_dy(uint8_t* message, uint8_t param){
    3fc4:	b508      	push	{r3, lr}

	grid_sys_write_hex_string_value(&message[8], 2, param);
    3fc6:	460a      	mov	r2, r1
    3fc8:	2102      	movs	r1, #2
    3fca:	3008      	adds	r0, #8
    3fcc:	4b01      	ldr	r3, [pc, #4]	; (3fd4 <grid_msg_set_dy+0x10>)
    3fce:	4798      	blx	r3
    3fd0:	bd08      	pop	{r3, pc}
    3fd2:	bf00      	nop
    3fd4:	00003bf9 	.word	0x00003bf9

00003fd8 <grid_msg_set_age>:

}
void grid_msg_set_age(uint8_t* message, uint8_t param){
    3fd8:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[10], 2, param);
    3fda:	460a      	mov	r2, r1
    3fdc:	2102      	movs	r1, #2
    3fde:	300a      	adds	r0, #10
    3fe0:	4b01      	ldr	r3, [pc, #4]	; (3fe8 <grid_msg_set_age+0x10>)
    3fe2:	4798      	blx	r3
    3fe4:	bd08      	pop	{r3, pc}
    3fe6:	bf00      	nop
    3fe8:	00003bf9 	.word	0x00003bf9

00003fec <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    3fec:	69c3      	ldr	r3, [r0, #28]
    3fee:	4299      	cmp	r1, r3
    3ff0:	d00d      	beq.n	400e <grid_msg_find_recent+0x22>
    3ff2:	2301      	movs	r3, #1
    3ff4:	f003 021f 	and.w	r2, r3, #31
    3ff8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    3ffc:	69d2      	ldr	r2, [r2, #28]
    3ffe:	428a      	cmp	r2, r1
    4000:	d007      	beq.n	4012 <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    4002:	3301      	adds	r3, #1
    4004:	b2db      	uxtb	r3, r3
    4006:	2b20      	cmp	r3, #32
    4008:	d1f4      	bne.n	3ff4 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    400a:	2000      	movs	r0, #0
    400c:	4770      	bx	lr
			return 1;
    400e:	2001      	movs	r0, #1
    4010:	4770      	bx	lr
    4012:	2001      	movs	r0, #1
}
    4014:	4770      	bx	lr

00004016 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    4016:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
    401a:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    401c:	f003 031f 	and.w	r3, r3, #31
    4020:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    4024:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    4028:	61c1      	str	r1, [r0, #28]
    402a:	4770      	bx	lr

0000402c <grid_ui_model_init>:

	
	
}

uint8_t grid_ui_model_init(struct grid_ui_model* mod, uint8_t len){
    402c:	b510      	push	{r4, lr}
    402e:	4604      	mov	r4, r0
	
	
	mod->report_offset = GRID_REPORT_OFFSET; // System Reserved Report Elements
    4030:	2307      	movs	r3, #7
    4032:	7043      	strb	r3, [r0, #1]
	
	mod->report_length = len + mod->report_offset;
    4034:	4419      	add	r1, r3
    4036:	b2c8      	uxtb	r0, r1
    4038:	7020      	strb	r0, [r4, #0]
	
	mod->report_array = malloc(mod->report_length*sizeof(struct grid_ui_report));
    403a:	0100      	lsls	r0, r0, #4
    403c:	4b02      	ldr	r3, [pc, #8]	; (4048 <grid_ui_model_init+0x1c>)
    403e:	4798      	blx	r3
    4040:	6060      	str	r0, [r4, #4]
	
	mod->report_ui_array = &mod->report_array[mod->report_offset];
    4042:	3070      	adds	r0, #112	; 0x70
    4044:	60a0      	str	r0, [r4, #8]
		
}
    4046:	bd10      	pop	{r4, pc}
    4048:	0000c841 	.word	0x0000c841

0000404c <grid_report_init>:





uint8_t grid_report_init(struct grid_ui_model* mod, uint8_t index, enum grid_report_type_t type, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    404c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4050:	4605      	mov	r5, r0
    4052:	4698      	mov	r8, r3
    4054:	9808      	ldr	r0, [sp, #32]
    4056:	9e09      	ldr	r6, [sp, #36]	; 0x24

	mod->report_array[index].changed = 0;
    4058:	010c      	lsls	r4, r1, #4
    405a:	686b      	ldr	r3, [r5, #4]
    405c:	2100      	movs	r1, #0
    405e:	5519      	strb	r1, [r3, r4]
	mod->report_array[index].type = type;
    4060:	686b      	ldr	r3, [r5, #4]
    4062:	4423      	add	r3, r4
    4064:	705a      	strb	r2, [r3, #1]
	
	mod->report_array[index].payload_length = p_len;
    4066:	686b      	ldr	r3, [r5, #4]
    4068:	4423      	add	r3, r4
    406a:	7098      	strb	r0, [r3, #2]
	mod->report_array[index].helper_length = h_len;
    406c:	686b      	ldr	r3, [r5, #4]
    406e:	4423      	add	r3, r4
    4070:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
    4074:	721a      	strb	r2, [r3, #8]
	
	mod->report_array[index].payload = malloc(p_len*sizeof(uint8_t));
    4076:	686b      	ldr	r3, [r5, #4]
    4078:	eb03 0904 	add.w	r9, r3, r4
    407c:	4f1b      	ldr	r7, [pc, #108]	; (40ec <grid_report_init+0xa0>)
    407e:	47b8      	blx	r7
    4080:	f8c9 0004 	str.w	r0, [r9, #4]
	mod->report_array[index].helper = malloc(h_len*sizeof(uint8_t));
    4084:	686b      	ldr	r3, [r5, #4]
    4086:	eb03 0904 	add.w	r9, r3, r4
    408a:	980a      	ldr	r0, [sp, #40]	; 0x28
    408c:	47b8      	blx	r7
    408e:	f8c9 000c 	str.w	r0, [r9, #12]
	
	
	if (mod->report_array[index].payload == NULL || mod->report_array[index].helper == NULL){
    4092:	686a      	ldr	r2, [r5, #4]
    4094:	4422      	add	r2, r4
    4096:	6853      	ldr	r3, [r2, #4]
    4098:	b30b      	cbz	r3, 40de <grid_report_init+0x92>
    409a:	68d3      	ldr	r3, [r2, #12]
    409c:	b313      	cbz	r3, 40e4 <grid_report_init+0x98>
		return -1;
	}
	else{
	}
	
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    409e:	7893      	ldrb	r3, [r2, #2]
    40a0:	b15b      	cbz	r3, 40ba <grid_report_init+0x6e>
    40a2:	2300      	movs	r3, #0
		mod->report_array[index].payload[i] = p[i];
    40a4:	f818 1003 	ldrb.w	r1, [r8, r3]
    40a8:	6852      	ldr	r2, [r2, #4]
    40aa:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    40ac:	3301      	adds	r3, #1
    40ae:	b2db      	uxtb	r3, r3
    40b0:	686a      	ldr	r2, [r5, #4]
    40b2:	4422      	add	r2, r4
    40b4:	7891      	ldrb	r1, [r2, #2]
    40b6:	4299      	cmp	r1, r3
    40b8:	d8f4      	bhi.n	40a4 <grid_report_init+0x58>
	}
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    40ba:	686a      	ldr	r2, [r5, #4]
    40bc:	4422      	add	r2, r4
    40be:	7a10      	ldrb	r0, [r2, #8]
    40c0:	b188      	cbz	r0, 40e6 <grid_report_init+0x9a>
    40c2:	2300      	movs	r3, #0
		mod->report_array[index].helper[i] = h[i];
    40c4:	5cf1      	ldrb	r1, [r6, r3]
    40c6:	68d2      	ldr	r2, [r2, #12]
    40c8:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    40ca:	3301      	adds	r3, #1
    40cc:	b2db      	uxtb	r3, r3
    40ce:	686a      	ldr	r2, [r5, #4]
    40d0:	4422      	add	r2, r4
    40d2:	7a11      	ldrb	r1, [r2, #8]
    40d4:	4299      	cmp	r1, r3
    40d6:	d8f5      	bhi.n	40c4 <grid_report_init+0x78>
	}
	
	return 0;
    40d8:	2000      	movs	r0, #0
    40da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -1;
    40de:	20ff      	movs	r0, #255	; 0xff
    40e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    40e4:	20ff      	movs	r0, #255	; 0xff
	
}
    40e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    40ea:	bf00      	nop
    40ec:	0000c841 	.word	0x0000c841

000040f0 <grid_report_ui_init>:

uint8_t grid_report_ui_init(struct grid_ui_model* mod, uint8_t index, enum grid_report_type_t type, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    40f0:	b510      	push	{r4, lr}
    40f2:	b084      	sub	sp, #16
	
	grid_report_init(mod, index+mod->report_offset, type, p, p_len, h, h_len);
    40f4:	7844      	ldrb	r4, [r0, #1]
    40f6:	4421      	add	r1, r4
    40f8:	9c08      	ldr	r4, [sp, #32]
    40fa:	9402      	str	r4, [sp, #8]
    40fc:	9c07      	ldr	r4, [sp, #28]
    40fe:	9401      	str	r4, [sp, #4]
    4100:	9c06      	ldr	r4, [sp, #24]
    4102:	9400      	str	r4, [sp, #0]
    4104:	b2c9      	uxtb	r1, r1
    4106:	4c02      	ldr	r4, [pc, #8]	; (4110 <grid_report_ui_init+0x20>)
    4108:	47a0      	blx	r4
}
    410a:	b004      	add	sp, #16
    410c:	bd10      	pop	{r4, pc}
    410e:	bf00      	nop
    4110:	0000404d 	.word	0x0000404d

00004114 <grid_report_sys_init>:

uint8_t grid_report_sys_init(struct grid_ui_model* mod){
		
	for(uint8_t i=0; i<mod->report_offset; i++){
    4114:	7843      	ldrb	r3, [r0, #1]
    4116:	2b00      	cmp	r3, #0
    4118:	f000 80e9 	beq.w	42ee <grid_report_sys_init+0x1da>
uint8_t grid_report_sys_init(struct grid_ui_model* mod){
    411c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4120:	b091      	sub	sp, #68	; 0x44
    4122:	4607      	mov	r7, r0
	for(uint8_t i=0; i<mod->report_offset; i++){
    4124:	2400      	movs	r4, #0
			
		uint8_t payload_template[30] = {0};
    4126:	4625      	mov	r5, r4
			
			type = GRID_REPORT_TYPE_DIRECT_WEST;
			
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
			
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    4128:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 4314 <grid_report_sys_init+0x200>
    412c:	e047      	b.n	41be <grid_report_sys_init+0xaa>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c", GRID_MSG_START_OF_TEXT, GRID_MSG_PROTOCOL_SYS, GRID_MSG_COMMAND_SYS_BANK,	GRID_MSG_COMMAND_SYS_BANK_SELECT, 0, GRID_MSG_END_OF_TEXT);
    412e:	2303      	movs	r3, #3
    4130:	9303      	str	r3, [sp, #12]
    4132:	9502      	str	r5, [sp, #8]
    4134:	2365      	movs	r3, #101	; 0x65
    4136:	9301      	str	r3, [sp, #4]
    4138:	2364      	movs	r3, #100	; 0x64
    413a:	9300      	str	r3, [sp, #0]
    413c:	2304      	movs	r3, #4
    413e:	2202      	movs	r2, #2
    4140:	496b      	ldr	r1, [pc, #428]	; (42f0 <grid_report_sys_init+0x1dc>)
    4142:	a808      	add	r0, sp, #32
    4144:	4e6b      	ldr	r6, [pc, #428]	; (42f4 <grid_report_sys_init+0x1e0>)
    4146:	47b0      	blx	r6
			type = GRID_REPORT_TYPE_BROADCAST;
    4148:	2602      	movs	r6, #2
    414a:	e01d      	b.n	4188 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%02x%02x%02x%c", GRID_MSG_START_OF_TEXT, GRID_MSG_PROTOCOL_SYS, GRID_MSG_COMMAND_SYS_CFG, GRID_MSG_COMMAND_SYS_CFG_REQUEST, GRID_MSG_END_OF_TEXT);
    414c:	2603      	movs	r6, #3
    414e:	9602      	str	r6, [sp, #8]
    4150:	2369      	movs	r3, #105	; 0x69
    4152:	9301      	str	r3, [sp, #4]
    4154:	2368      	movs	r3, #104	; 0x68
    4156:	9300      	str	r3, [sp, #0]
    4158:	2304      	movs	r3, #4
    415a:	2202      	movs	r2, #2
    415c:	4966      	ldr	r1, [pc, #408]	; (42f8 <grid_report_sys_init+0x1e4>)
    415e:	a808      	add	r0, sp, #32
    4160:	f8df 9190 	ldr.w	r9, [pc, #400]	; 42f4 <grid_report_sys_init+0x1e0>
    4164:	47c8      	blx	r9
    4166:	e00f      	b.n	4188 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c", GRID_MSG_START_OF_TEXT, GRID_MSG_PROTOCOL_SYS, GRID_MSG_COMMAND_SYS_HEARTBEAT, GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE, grid_sys_get_hwcfg(), GRID_MSG_END_OF_TEXT);
    4168:	4b64      	ldr	r3, [pc, #400]	; (42fc <grid_report_sys_init+0x1e8>)
    416a:	4798      	blx	r3
    416c:	2303      	movs	r3, #3
    416e:	9303      	str	r3, [sp, #12]
    4170:	9002      	str	r0, [sp, #8]
    4172:	2367      	movs	r3, #103	; 0x67
    4174:	9301      	str	r3, [sp, #4]
    4176:	2366      	movs	r3, #102	; 0x66
    4178:	9300      	str	r3, [sp, #0]
    417a:	2304      	movs	r3, #4
    417c:	2202      	movs	r2, #2
    417e:	495c      	ldr	r1, [pc, #368]	; (42f0 <grid_report_sys_init+0x1dc>)
    4180:	a808      	add	r0, sp, #32
    4182:	4e5c      	ldr	r6, [pc, #368]	; (42f4 <grid_report_sys_init+0x1e0>)
    4184:	47b0      	blx	r6
			type = GRID_REPORT_TYPE_BROADCAST;
    4186:	2602      	movs	r6, #2
		}
		
		
		
				
		uint8_t payload_length = strlen(payload_template);
    4188:	a808      	add	r0, sp, #32
    418a:	47c0      	blx	r8

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    418c:	f88d 501c 	strb.w	r5, [sp, #28]
		helper_template[1] = 0;
    4190:	f88d 501d 	strb.w	r5, [sp, #29]
		
		uint8_t helper_length = 2;
		
	
		
		uint8_t error = grid_report_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    4194:	2302      	movs	r3, #2
    4196:	9302      	str	r3, [sp, #8]
    4198:	ab07      	add	r3, sp, #28
    419a:	9301      	str	r3, [sp, #4]
    419c:	b2c0      	uxtb	r0, r0
    419e:	9000      	str	r0, [sp, #0]
    41a0:	ab08      	add	r3, sp, #32
    41a2:	4632      	mov	r2, r6
    41a4:	4621      	mov	r1, r4
    41a6:	4638      	mov	r0, r7
    41a8:	4e55      	ldr	r6, [pc, #340]	; (4300 <grid_report_sys_init+0x1ec>)
    41aa:	47b0      	blx	r6
		
		if (error != 0){
    41ac:	2800      	cmp	r0, #0
    41ae:	f040 809b 	bne.w	42e8 <grid_report_sys_init+0x1d4>
	for(uint8_t i=0; i<mod->report_offset; i++){
    41b2:	3401      	adds	r4, #1
    41b4:	b2e4      	uxtb	r4, r4
    41b6:	787b      	ldrb	r3, [r7, #1]
    41b8:	42a3      	cmp	r3, r4
    41ba:	f240 8095 	bls.w	42e8 <grid_report_sys_init+0x1d4>
		uint8_t payload_template[30] = {0};
    41be:	221e      	movs	r2, #30
    41c0:	4629      	mov	r1, r5
    41c2:	a808      	add	r0, sp, #32
    41c4:	4b4f      	ldr	r3, [pc, #316]	; (4304 <grid_report_sys_init+0x1f0>)
    41c6:	4798      	blx	r3
		if (i == GRID_REPORT_INDEX_MAPMODE){ // MAPMODE
    41c8:	2c05      	cmp	r4, #5
    41ca:	d0b0      	beq.n	412e <grid_report_sys_init+0x1a>
		else if (i == GRID_REPORT_INDEX_CFG_REQUEST){ // CONFIGURATION REQUEST
    41cc:	2c06      	cmp	r4, #6
    41ce:	d0bd      	beq.n	414c <grid_report_sys_init+0x38>
		else if (i == GRID_REPORT_INDEX_HEARTBEAT){ // HEARTBEAT
    41d0:	2c00      	cmp	r4, #0
    41d2:	d0c9      	beq.n	4168 <grid_report_sys_init+0x54>
		else if (i == GRID_REPORT_INDEX_PING_NORTH){ // PING NORTH
    41d4:	2c01      	cmp	r4, #1
    41d6:	d007      	beq.n	41e8 <grid_report_sys_init+0xd4>
		else if (i == GRID_REPORT_INDEX_PING_EAST){ // PING EAST 
    41d8:	2c02      	cmp	r4, #2
    41da:	d025      	beq.n	4228 <grid_report_sys_init+0x114>
		else if (i == GRID_REPORT_INDEX_PING_SOUTH){ // PING SOUTH
    41dc:	2c03      	cmp	r4, #3
    41de:	d043      	beq.n	4268 <grid_report_sys_init+0x154>
		else if (i == GRID_REPORT_INDEX_PING_WEST){ // PING WEST
    41e0:	2c04      	cmp	r4, #4
    41e2:	d061      	beq.n	42a8 <grid_report_sys_init+0x194>
		enum grid_report_type_t type = GRID_REPORT_TYPE_UNDEFINED;
    41e4:	462e      	mov	r6, r5
    41e6:	e7cf      	b.n	4188 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    41e8:	4b44      	ldr	r3, [pc, #272]	; (42fc <grid_report_sys_init+0x1e8>)
    41ea:	4798      	blx	r3
    41ec:	2604      	movs	r6, #4
    41ee:	9605      	str	r6, [sp, #20]
    41f0:	23ff      	movs	r3, #255	; 0xff
    41f2:	9304      	str	r3, [sp, #16]
    41f4:	9303      	str	r3, [sp, #12]
    41f6:	9002      	str	r0, [sp, #8]
    41f8:	2311      	movs	r3, #17
    41fa:	9301      	str	r3, [sp, #4]
    41fc:	2307      	movs	r3, #7
    41fe:	9300      	str	r3, [sp, #0]
    4200:	230e      	movs	r3, #14
    4202:	2201      	movs	r2, #1
    4204:	4940      	ldr	r1, [pc, #256]	; (4308 <grid_report_sys_init+0x1f4>)
    4206:	a808      	add	r0, sp, #32
    4208:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 42f4 <grid_report_sys_init+0x1e0>
    420c:	47c8      	blx	r9
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    420e:	a808      	add	r0, sp, #32
    4210:	47c0      	blx	r8
    4212:	4681      	mov	r9, r0
    4214:	4601      	mov	r1, r0
    4216:	a808      	add	r0, sp, #32
    4218:	4b3c      	ldr	r3, [pc, #240]	; (430c <grid_report_sys_init+0x1f8>)
    421a:	4798      	blx	r3
    421c:	4602      	mov	r2, r0
    421e:	4649      	mov	r1, r9
    4220:	a808      	add	r0, sp, #32
    4222:	4b3b      	ldr	r3, [pc, #236]	; (4310 <grid_report_sys_init+0x1fc>)
    4224:	4798      	blx	r3
    4226:	e7af      	b.n	4188 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    4228:	4b34      	ldr	r3, [pc, #208]	; (42fc <grid_report_sys_init+0x1e8>)
    422a:	4798      	blx	r3
    422c:	2304      	movs	r3, #4
    422e:	9305      	str	r3, [sp, #20]
    4230:	23ff      	movs	r3, #255	; 0xff
    4232:	9304      	str	r3, [sp, #16]
    4234:	9303      	str	r3, [sp, #12]
    4236:	9002      	str	r0, [sp, #8]
    4238:	2312      	movs	r3, #18
    423a:	9301      	str	r3, [sp, #4]
    423c:	2307      	movs	r3, #7
    423e:	9300      	str	r3, [sp, #0]
    4240:	230e      	movs	r3, #14
    4242:	2201      	movs	r2, #1
    4244:	4930      	ldr	r1, [pc, #192]	; (4308 <grid_report_sys_init+0x1f4>)
    4246:	a808      	add	r0, sp, #32
    4248:	4e2a      	ldr	r6, [pc, #168]	; (42f4 <grid_report_sys_init+0x1e0>)
    424a:	47b0      	blx	r6
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    424c:	a808      	add	r0, sp, #32
    424e:	47c0      	blx	r8
    4250:	4606      	mov	r6, r0
    4252:	4601      	mov	r1, r0
    4254:	a808      	add	r0, sp, #32
    4256:	4b2d      	ldr	r3, [pc, #180]	; (430c <grid_report_sys_init+0x1f8>)
    4258:	4798      	blx	r3
    425a:	4602      	mov	r2, r0
    425c:	4631      	mov	r1, r6
    425e:	a808      	add	r0, sp, #32
    4260:	4b2b      	ldr	r3, [pc, #172]	; (4310 <grid_report_sys_init+0x1fc>)
    4262:	4798      	blx	r3
			type = GRID_REPORT_TYPE_DIRECT_EAST;
    4264:	2605      	movs	r6, #5
    4266:	e78f      	b.n	4188 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    4268:	4b24      	ldr	r3, [pc, #144]	; (42fc <grid_report_sys_init+0x1e8>)
    426a:	4798      	blx	r3
    426c:	2304      	movs	r3, #4
    426e:	9305      	str	r3, [sp, #20]
    4270:	23ff      	movs	r3, #255	; 0xff
    4272:	9304      	str	r3, [sp, #16]
    4274:	9303      	str	r3, [sp, #12]
    4276:	9002      	str	r0, [sp, #8]
    4278:	2313      	movs	r3, #19
    427a:	9301      	str	r3, [sp, #4]
    427c:	2307      	movs	r3, #7
    427e:	9300      	str	r3, [sp, #0]
    4280:	230e      	movs	r3, #14
    4282:	2201      	movs	r2, #1
    4284:	4920      	ldr	r1, [pc, #128]	; (4308 <grid_report_sys_init+0x1f4>)
    4286:	a808      	add	r0, sp, #32
    4288:	4e1a      	ldr	r6, [pc, #104]	; (42f4 <grid_report_sys_init+0x1e0>)
    428a:	47b0      	blx	r6
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    428c:	a808      	add	r0, sp, #32
    428e:	47c0      	blx	r8
    4290:	4606      	mov	r6, r0
    4292:	4601      	mov	r1, r0
    4294:	a808      	add	r0, sp, #32
    4296:	4b1d      	ldr	r3, [pc, #116]	; (430c <grid_report_sys_init+0x1f8>)
    4298:	4798      	blx	r3
    429a:	4602      	mov	r2, r0
    429c:	4631      	mov	r1, r6
    429e:	a808      	add	r0, sp, #32
    42a0:	4b1b      	ldr	r3, [pc, #108]	; (4310 <grid_report_sys_init+0x1fc>)
    42a2:	4798      	blx	r3
			type = GRID_REPORT_TYPE_DIRECT_SOUTH;
    42a4:	2606      	movs	r6, #6
    42a6:	e76f      	b.n	4188 <grid_report_sys_init+0x74>
			sprintf(payload_template, "%c%c%c%c%02x%02x%02x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, direction, grid_sys_get_hwcfg(), 255, 255, GRID_MSG_END_OF_TRANSMISSION);
    42a8:	4b14      	ldr	r3, [pc, #80]	; (42fc <grid_report_sys_init+0x1e8>)
    42aa:	4798      	blx	r3
    42ac:	2304      	movs	r3, #4
    42ae:	9305      	str	r3, [sp, #20]
    42b0:	23ff      	movs	r3, #255	; 0xff
    42b2:	9304      	str	r3, [sp, #16]
    42b4:	9303      	str	r3, [sp, #12]
    42b6:	9002      	str	r0, [sp, #8]
    42b8:	2314      	movs	r3, #20
    42ba:	9301      	str	r3, [sp, #4]
    42bc:	2607      	movs	r6, #7
    42be:	9600      	str	r6, [sp, #0]
    42c0:	230e      	movs	r3, #14
    42c2:	2201      	movs	r2, #1
    42c4:	4910      	ldr	r1, [pc, #64]	; (4308 <grid_report_sys_init+0x1f4>)
    42c6:	a808      	add	r0, sp, #32
    42c8:	f8df 9028 	ldr.w	r9, [pc, #40]	; 42f4 <grid_report_sys_init+0x1e0>
    42cc:	47c8      	blx	r9
			grid_msg_checksum_write(payload_template, strlen(payload_template), grid_msg_checksum_calculate(payload_template, strlen(payload_template)));
    42ce:	a808      	add	r0, sp, #32
    42d0:	47c0      	blx	r8
    42d2:	4681      	mov	r9, r0
    42d4:	4601      	mov	r1, r0
    42d6:	a808      	add	r0, sp, #32
    42d8:	4b0c      	ldr	r3, [pc, #48]	; (430c <grid_report_sys_init+0x1f8>)
    42da:	4798      	blx	r3
    42dc:	4602      	mov	r2, r0
    42de:	4649      	mov	r1, r9
    42e0:	a808      	add	r0, sp, #32
    42e2:	4b0b      	ldr	r3, [pc, #44]	; (4310 <grid_report_sys_init+0x1fc>)
    42e4:	4798      	blx	r3
    42e6:	e74f      	b.n	4188 <grid_report_sys_init+0x74>
			}
			
		}
	
	}
}
    42e8:	b011      	add	sp, #68	; 0x44
    42ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    42ee:	4770      	bx	lr
    42f0:	0000df10 	.word	0x0000df10
    42f4:	0000cc55 	.word	0x0000cc55
    42f8:	0000df28 	.word	0x0000df28
    42fc:	00003c31 	.word	0x00003c31
    4300:	0000404d 	.word	0x0000404d
    4304:	0000c867 	.word	0x0000c867
    4308:	0000df3c 	.word	0x0000df3c
    430c:	00003ecd 	.word	0x00003ecd
    4310:	00003f09 	.word	0x00003f09
    4314:	0000cc9d 	.word	0x0000cc9d

00004318 <grid_report_render>:



uint8_t grid_report_render(struct grid_ui_model* mod, uint8_t index, uint8_t* target){
	
	struct grid_ui_report* rep = &mod->report_array[index];
    4318:	6843      	ldr	r3, [r0, #4]
    431a:	eb03 1101 	add.w	r1, r3, r1, lsl #4
	
	for(uint8_t i=0; i<rep->payload_length; i++){
    431e:	7888      	ldrb	r0, [r1, #2]
    4320:	b140      	cbz	r0, 4334 <grid_report_render+0x1c>
    4322:	2300      	movs	r3, #0
		target[i] = rep->payload[i];
    4324:	6848      	ldr	r0, [r1, #4]
    4326:	5cc0      	ldrb	r0, [r0, r3]
    4328:	54d0      	strb	r0, [r2, r3]
	for(uint8_t i=0; i<rep->payload_length; i++){
    432a:	3301      	adds	r3, #1
    432c:	b2db      	uxtb	r3, r3
    432e:	7888      	ldrb	r0, [r1, #2]
    4330:	4298      	cmp	r0, r3
    4332:	d8f7      	bhi.n	4324 <grid_report_render+0xc>
	}
	
	return rep->payload_length;
}
    4334:	4770      	bx	lr

00004336 <grid_report_ui_set_changed_flag>:
	return mod->report_array[index+mod->report_offset].changed;
}

void grid_report_ui_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index+mod->report_offset].changed = 1;
    4336:	7843      	ldrb	r3, [r0, #1]
    4338:	4419      	add	r1, r3
    433a:	6843      	ldr	r3, [r0, #4]
    433c:	0109      	lsls	r1, r1, #4
    433e:	2201      	movs	r2, #1
    4340:	545a      	strb	r2, [r3, r1]
    4342:	4770      	bx	lr

00004344 <grid_report_sys_set_changed_flag>:
	return mod->report_array[index].changed;
}

void grid_report_sys_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 1;
    4344:	6843      	ldr	r3, [r0, #4]
    4346:	0109      	lsls	r1, r1, #4
    4348:	2201      	movs	r2, #1
    434a:	545a      	strb	r2, [r3, r1]
    434c:	4770      	bx	lr

0000434e <grid_report_sys_clear_changed_flag>:
}

void grid_report_sys_clear_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 0;
    434e:	6843      	ldr	r3, [r0, #4]
    4350:	0109      	lsls	r1, r1, #4
    4352:	2200      	movs	r2, #0
    4354:	545a      	strb	r2, [r3, r1]
    4356:	4770      	bx	lr

00004358 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    4358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    435c:	b0cf      	sub	sp, #316	; 0x13c
    435e:	9007      	str	r0, [sp, #28]
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    4360:	4b9a      	ldr	r3, [pc, #616]	; (45cc <grid_port_process_ui+0x274>)
    4362:	781b      	ldrb	r3, [r3, #0]
    4364:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    4368:	2b00      	cmp	r3, #0
    436a:	f000 80a7 	beq.w	44bc <grid_port_process_ui+0x164>
	return mod->report_array[index].changed;
    436e:	4b97      	ldr	r3, [pc, #604]	; (45cc <grid_port_process_ui+0x274>)
    4370:	6858      	ldr	r0, [r3, #4]
    4372:	2300      	movs	r3, #0
    4374:	469a      	mov	sl, r3
    4376:	4619      	mov	r1, r3
    4378:	469b      	mov	fp, r3
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    437a:	4c94      	ldr	r4, [pc, #592]	; (45cc <grid_port_process_ui+0x274>)
    437c:	e013      	b.n	43a6 <grid_port_process_ui+0x4e>
			(type == GRID_REPORT_TYPE_BROADCAST)?message_broadcast_available++:1;	
    437e:	f10a 0a01 	add.w	sl, sl, #1
    4382:	fa5f fa8a 	uxtb.w	sl, sl
			(type == GRID_REPORT_TYPE_DIRECT_EAST)?message_direct_available++:1;
    4386:	2a05      	cmp	r2, #5
    4388:	d122      	bne.n	43d0 <grid_port_process_ui+0x78>
    438a:	3101      	adds	r1, #1
    438c:	b2c9      	uxtb	r1, r1
			(type == GRID_REPORT_TYPE_LOCAL)?message_local_available++:1;
    438e:	2a01      	cmp	r2, #1
    4390:	bf04      	itt	eq
    4392:	f10b 0b01 	addeq.w	fp, fp, #1
    4396:	fa5f fb8b 	uxtbeq.w	fp, fp
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    439a:	3301      	adds	r3, #1
    439c:	b2db      	uxtb	r3, r3
    439e:	7822      	ldrb	r2, [r4, #0]
    43a0:	b2d2      	uxtb	r2, r2
    43a2:	429a      	cmp	r2, r3
    43a4:	d919      	bls.n	43da <grid_port_process_ui+0x82>
	return mod->report_array[index].changed;
    43a6:	011a      	lsls	r2, r3, #4
    43a8:	1885      	adds	r5, r0, r2
		if (grid_report_sys_get_changed_flag(mod, i)){
    43aa:	5c82      	ldrb	r2, [r0, r2]
    43ac:	2a00      	cmp	r2, #0
    43ae:	d0f4      	beq.n	439a <grid_port_process_ui+0x42>
	return mod->report_array[index].type;
    43b0:	786a      	ldrb	r2, [r5, #1]
			(type == GRID_REPORT_TYPE_BROADCAST)?message_broadcast_available++:1;	
    43b2:	2a02      	cmp	r2, #2
    43b4:	d0e3      	beq.n	437e <grid_port_process_ui+0x26>
			(type == GRID_REPORT_TYPE_DIRECT_ALL)?message_direct_available++:1;
    43b6:	2a03      	cmp	r2, #3
    43b8:	d008      	beq.n	43cc <grid_port_process_ui+0x74>
			(type == GRID_REPORT_TYPE_DIRECT_NORTH)?message_direct_available++:1;
    43ba:	2a04      	cmp	r2, #4
    43bc:	d1e3      	bne.n	4386 <grid_port_process_ui+0x2e>
    43be:	3101      	adds	r1, #1
    43c0:	b2c9      	uxtb	r1, r1
			(type == GRID_REPORT_TYPE_DIRECT_WEST)?message_direct_available++:1;
    43c2:	2a07      	cmp	r2, #7
    43c4:	d1e3      	bne.n	438e <grid_port_process_ui+0x36>
    43c6:	3101      	adds	r1, #1
    43c8:	b2c9      	uxtb	r1, r1
    43ca:	e7e6      	b.n	439a <grid_port_process_ui+0x42>
			(type == GRID_REPORT_TYPE_DIRECT_ALL)?message_direct_available++:1;
    43cc:	3101      	adds	r1, #1
    43ce:	b2c9      	uxtb	r1, r1
			(type == GRID_REPORT_TYPE_DIRECT_SOUTH)?message_direct_available++:1;
    43d0:	2a06      	cmp	r2, #6
    43d2:	d1f6      	bne.n	43c2 <grid_port_process_ui+0x6a>
    43d4:	3101      	adds	r1, #1
    43d6:	b2c9      	uxtb	r1, r1
    43d8:	e7df      	b.n	439a <grid_port_process_ui+0x42>
	if (message_direct_available){
    43da:	2900      	cmp	r1, #0
    43dc:	d067      	beq.n	44ae <grid_port_process_ui+0x156>
		for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    43de:	4b7b      	ldr	r3, [pc, #492]	; (45cc <grid_port_process_ui+0x274>)
    43e0:	781b      	ldrb	r3, [r3, #0]
    43e2:	2b00      	cmp	r3, #0
    43e4:	d063      	beq.n	44ae <grid_port_process_ui+0x156>
    43e6:	2500      	movs	r5, #0
	return mod->report_array[index].changed;
    43e8:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 45cc <grid_port_process_ui+0x274>
    43ec:	e00e      	b.n	440c <grid_port_process_ui+0xb4>
					target_buffer = &GRID_PORT_U.rx_buffer;
    43ee:	f8df 8214 	ldr.w	r8, [pc, #532]	; 4604 <grid_port_process_ui+0x2ac>
				if (grid_buffer_write_init(target_buffer, length)){
    43f2:	b2b1      	uxth	r1, r6
    43f4:	4640      	mov	r0, r8
    43f6:	4b76      	ldr	r3, [pc, #472]	; (45d0 <grid_port_process_ui+0x278>)
    43f8:	4798      	blx	r3
    43fa:	2800      	cmp	r0, #0
    43fc:	d141      	bne.n	4482 <grid_port_process_ui+0x12a>
		for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    43fe:	3501      	adds	r5, #1
    4400:	b2ed      	uxtb	r5, r5
    4402:	f899 3000 	ldrb.w	r3, [r9]
    4406:	b2db      	uxtb	r3, r3
    4408:	42ab      	cmp	r3, r5
    440a:	d950      	bls.n	44ae <grid_port_process_ui+0x156>
	return mod->report_array[index].changed;
    440c:	012c      	lsls	r4, r5, #4
    440e:	f8d9 3004 	ldr.w	r3, [r9, #4]
    4412:	191a      	adds	r2, r3, r4
			if (changed && (type == GRID_REPORT_TYPE_DIRECT_ALL || type == GRID_REPORT_TYPE_DIRECT_NORTH || type == GRID_REPORT_TYPE_DIRECT_EAST || type == GRID_REPORT_TYPE_DIRECT_SOUTH || type == GRID_REPORT_TYPE_DIRECT_WEST)){
    4414:	5d1b      	ldrb	r3, [r3, r4]
    4416:	2b00      	cmp	r3, #0
    4418:	d0f1      	beq.n	43fe <grid_port_process_ui+0xa6>
    441a:	7853      	ldrb	r3, [r2, #1]
    441c:	3b03      	subs	r3, #3
    441e:	b2db      	uxtb	r3, r3
    4420:	2b04      	cmp	r3, #4
    4422:	d8ec      	bhi.n	43fe <grid_port_process_ui+0xa6>
				uint8_t message[256] = {0};
    4424:	f44f 7280 	mov.w	r2, #256	; 0x100
    4428:	2100      	movs	r1, #0
    442a:	a80e      	add	r0, sp, #56	; 0x38
    442c:	4b69      	ldr	r3, [pc, #420]	; (45d4 <grid_port_process_ui+0x27c>)
    442e:	4798      	blx	r3
				CRITICAL_SECTION_ENTER()			
    4430:	a809      	add	r0, sp, #36	; 0x24
    4432:	4b69      	ldr	r3, [pc, #420]	; (45d8 <grid_port_process_ui+0x280>)
    4434:	4798      	blx	r3
				grid_report_render(mod, i, &message[length]);
    4436:	aa0e      	add	r2, sp, #56	; 0x38
    4438:	4629      	mov	r1, r5
    443a:	4648      	mov	r0, r9
    443c:	4b67      	ldr	r3, [pc, #412]	; (45dc <grid_port_process_ui+0x284>)
    443e:	4798      	blx	r3
				length += strlen(&message[length]);
    4440:	a80e      	add	r0, sp, #56	; 0x38
    4442:	4b67      	ldr	r3, [pc, #412]	; (45e0 <grid_port_process_ui+0x288>)
    4444:	4798      	blx	r3
    4446:	4606      	mov	r6, r0
				CRITICAL_SECTION_LEAVE()			
    4448:	a809      	add	r0, sp, #36	; 0x24
    444a:	4b66      	ldr	r3, [pc, #408]	; (45e4 <grid_port_process_ui+0x28c>)
    444c:	4798      	blx	r3
	return mod->report_array[index].type;
    444e:	f8d9 3004 	ldr.w	r3, [r9, #4]
    4452:	441c      	add	r4, r3
    4454:	7863      	ldrb	r3, [r4, #1]
				if (type == GRID_REPORT_TYPE_DIRECT_ALL){
    4456:	2b03      	cmp	r3, #3
    4458:	d0c9      	beq.n	43ee <grid_port_process_ui+0x96>
				else if (type == GRID_REPORT_TYPE_DIRECT_NORTH){
    445a:	2b04      	cmp	r3, #4
    445c:	d008      	beq.n	4470 <grid_port_process_ui+0x118>
				else if (type == GRID_REPORT_TYPE_DIRECT_EAST){
    445e:	2b05      	cmp	r3, #5
    4460:	d009      	beq.n	4476 <grid_port_process_ui+0x11e>
				else if (type == GRID_REPORT_TYPE_DIRECT_SOUTH){
    4462:	2b06      	cmp	r3, #6
    4464:	d00a      	beq.n	447c <grid_port_process_ui+0x124>
					target_buffer = &GRID_PORT_W.tx_buffer;
    4466:	4a60      	ldr	r2, [pc, #384]	; (45e8 <grid_port_process_ui+0x290>)
    4468:	2b07      	cmp	r3, #7
    446a:	bf08      	it	eq
    446c:	4690      	moveq	r8, r2
    446e:	e7c0      	b.n	43f2 <grid_port_process_ui+0x9a>
					target_buffer = &GRID_PORT_N.tx_buffer;
    4470:	f8df 8194 	ldr.w	r8, [pc, #404]	; 4608 <grid_port_process_ui+0x2b0>
    4474:	e7bd      	b.n	43f2 <grid_port_process_ui+0x9a>
					target_buffer = &GRID_PORT_E.tx_buffer;
    4476:	f8df 8194 	ldr.w	r8, [pc, #404]	; 460c <grid_port_process_ui+0x2b4>
    447a:	e7ba      	b.n	43f2 <grid_port_process_ui+0x9a>
					target_buffer = &GRID_PORT_S.tx_buffer;
    447c:	f8df 8190 	ldr.w	r8, [pc, #400]	; 4610 <grid_port_process_ui+0x2b8>
    4480:	e7b7      	b.n	43f2 <grid_port_process_ui+0x9a>
					grid_report_sys_clear_changed_flag(mod, i);
    4482:	4629      	mov	r1, r5
    4484:	4648      	mov	r0, r9
    4486:	4b59      	ldr	r3, [pc, #356]	; (45ec <grid_port_process_ui+0x294>)
    4488:	4798      	blx	r3
					for(uint32_t i = 0; i<length; i++){
    448a:	b166      	cbz	r6, 44a6 <grid_port_process_ui+0x14e>
    448c:	f10d 0437 	add.w	r4, sp, #55	; 0x37
    4490:	ab4e      	add	r3, sp, #312	; 0x138
    4492:	441e      	add	r6, r3
    4494:	f2a6 1601 	subw	r6, r6, #257	; 0x101
						grid_buffer_write_character(target_buffer, message[i]);
    4498:	4f55      	ldr	r7, [pc, #340]	; (45f0 <grid_port_process_ui+0x298>)
    449a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    449e:	4640      	mov	r0, r8
    44a0:	47b8      	blx	r7
					for(uint32_t i = 0; i<length; i++){
    44a2:	42b4      	cmp	r4, r6
    44a4:	d1f9      	bne.n	449a <grid_port_process_ui+0x142>
					grid_buffer_write_acknowledge(target_buffer);
    44a6:	4640      	mov	r0, r8
    44a8:	4b52      	ldr	r3, [pc, #328]	; (45f4 <grid_port_process_ui+0x29c>)
    44aa:	4798      	blx	r3
    44ac:	e7a7      	b.n	43fe <grid_port_process_ui+0xa6>
	if (message_local_available && por->cooldown<20){
    44ae:	f1bb 0f00 	cmp.w	fp, #0
    44b2:	d003      	beq.n	44bc <grid_port_process_ui+0x164>
    44b4:	9b07      	ldr	r3, [sp, #28]
    44b6:	681b      	ldr	r3, [r3, #0]
    44b8:	2b13      	cmp	r3, #19
    44ba:	d935      	bls.n	4528 <grid_port_process_ui+0x1d0>
	if (por->cooldown > 15){
    44bc:	9b07      	ldr	r3, [sp, #28]
    44be:	681b      	ldr	r3, [r3, #0]
    44c0:	2b0f      	cmp	r3, #15
    44c2:	f200 80f0 	bhi.w	46a6 <grid_port_process_ui+0x34e>
	else if (por->cooldown>0){
    44c6:	b113      	cbz	r3, 44ce <grid_port_process_ui+0x176>
		por->cooldown--;
    44c8:	3b01      	subs	r3, #1
    44ca:	9a07      	ldr	r2, [sp, #28]
    44cc:	6013      	str	r3, [r2, #0]
	if (message_broadcast_available){
    44ce:	f1ba 0f00 	cmp.w	sl, #0
    44d2:	f000 80eb 	beq.w	46ac <grid_port_process_ui+0x354>
		uint8_t message[256] = {0};
    44d6:	f44f 7280 	mov.w	r2, #256	; 0x100
    44da:	2100      	movs	r1, #0
    44dc:	a80e      	add	r0, sp, #56	; 0x38
    44de:	4b3d      	ldr	r3, [pc, #244]	; (45d4 <grid_port_process_ui+0x27c>)
    44e0:	4798      	blx	r3
		uint8_t id = grid_sys_state.next_broadcast_message_id;
    44e2:	4b45      	ldr	r3, [pc, #276]	; (45f8 <grid_port_process_ui+0x2a0>)
    44e4:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
		uint8_t age = grid_sys_state.age;
    44e8:	781b      	ldrb	r3, [r3, #0]
		sprintf(&message[length],
    44ea:	2117      	movs	r1, #23
    44ec:	9105      	str	r1, [sp, #20]
    44ee:	9304      	str	r3, [sp, #16]
    44f0:	237f      	movs	r3, #127	; 0x7f
    44f2:	9303      	str	r3, [sp, #12]
    44f4:	9302      	str	r3, [sp, #8]
    44f6:	9201      	str	r2, [sp, #4]
    44f8:	2300      	movs	r3, #0
    44fa:	9300      	str	r3, [sp, #0]
    44fc:	230f      	movs	r3, #15
    44fe:	2201      	movs	r2, #1
    4500:	493e      	ldr	r1, [pc, #248]	; (45fc <grid_port_process_ui+0x2a4>)
    4502:	a80e      	add	r0, sp, #56	; 0x38
    4504:	4c3e      	ldr	r4, [pc, #248]	; (4600 <grid_port_process_ui+0x2a8>)
    4506:	47a0      	blx	r4
		length += strlen(&message[length]);
    4508:	a80e      	add	r0, sp, #56	; 0x38
    450a:	4b35      	ldr	r3, [pc, #212]	; (45e0 <grid_port_process_ui+0x288>)
    450c:	4798      	blx	r3
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    450e:	4b2f      	ldr	r3, [pc, #188]	; (45cc <grid_port_process_ui+0x274>)
    4510:	781b      	ldrb	r3, [r3, #0]
    4512:	2b00      	cmp	r3, #0
    4514:	f000 80ca 	beq.w	46ac <grid_port_process_ui+0x354>
    4518:	4605      	mov	r5, r0
    451a:	2400      	movs	r4, #0
    451c:	46a1      	mov	r9, r4
			CRITICAL_SECTION_ENTER()
    451e:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 45d8 <grid_port_process_ui+0x280>
	return mod->report_array[index].changed;
    4522:	4e2a      	ldr	r6, [pc, #168]	; (45cc <grid_port_process_ui+0x274>)
			CRITICAL_SECTION_LEAVE()
    4524:	4f2f      	ldr	r7, [pc, #188]	; (45e4 <grid_port_process_ui+0x28c>)
    4526:	e0cc      	b.n	46c2 <grid_port_process_ui+0x36a>
		uint8_t message[256] = {0};
    4528:	f44f 7280 	mov.w	r2, #256	; 0x100
    452c:	2100      	movs	r1, #0
    452e:	a80e      	add	r0, sp, #56	; 0x38
    4530:	4b28      	ldr	r3, [pc, #160]	; (45d4 <grid_port_process_ui+0x27c>)
    4532:	4798      	blx	r3
		uint8_t id = grid_sys_state.next_broadcast_message_id;
    4534:	4b30      	ldr	r3, [pc, #192]	; (45f8 <grid_port_process_ui+0x2a0>)
    4536:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
		uint8_t age = grid_sys_state.age;
    453a:	781b      	ldrb	r3, [r3, #0]
		sprintf(&message[length],
    453c:	2117      	movs	r1, #23
    453e:	9105      	str	r1, [sp, #20]
    4540:	9304      	str	r3, [sp, #16]
    4542:	237f      	movs	r3, #127	; 0x7f
    4544:	9303      	str	r3, [sp, #12]
    4546:	9302      	str	r3, [sp, #8]
    4548:	9201      	str	r2, [sp, #4]
    454a:	2300      	movs	r3, #0
    454c:	9300      	str	r3, [sp, #0]
    454e:	230f      	movs	r3, #15
    4550:	2201      	movs	r2, #1
    4552:	492a      	ldr	r1, [pc, #168]	; (45fc <grid_port_process_ui+0x2a4>)
    4554:	a80e      	add	r0, sp, #56	; 0x38
    4556:	4c2a      	ldr	r4, [pc, #168]	; (4600 <grid_port_process_ui+0x2a8>)
    4558:	47a0      	blx	r4
		length += strlen(&message[length]);
    455a:	a80e      	add	r0, sp, #56	; 0x38
    455c:	4b20      	ldr	r3, [pc, #128]	; (45e0 <grid_port_process_ui+0x288>)
    455e:	4798      	blx	r3
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    4560:	4b1a      	ldr	r3, [pc, #104]	; (45cc <grid_port_process_ui+0x274>)
    4562:	781b      	ldrb	r3, [r3, #0]
    4564:	2b00      	cmp	r3, #0
    4566:	d0a9      	beq.n	44bc <grid_port_process_ui+0x164>
    4568:	4605      	mov	r5, r0
    456a:	2400      	movs	r4, #0
    456c:	46a1      	mov	r9, r4
			CRITICAL_SECTION_ENTER()
    456e:	f8df 8068 	ldr.w	r8, [pc, #104]	; 45d8 <grid_port_process_ui+0x280>
	return mod->report_array[index].changed;
    4572:	4e16      	ldr	r6, [pc, #88]	; (45cc <grid_port_process_ui+0x274>)
			CRITICAL_SECTION_LEAVE()
    4574:	4f1b      	ldr	r7, [pc, #108]	; (45e4 <grid_port_process_ui+0x28c>)
    4576:	e007      	b.n	4588 <grid_port_process_ui+0x230>
    4578:	a80a      	add	r0, sp, #40	; 0x28
    457a:	47b8      	blx	r7
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    457c:	3401      	adds	r4, #1
    457e:	b2e4      	uxtb	r4, r4
    4580:	7833      	ldrb	r3, [r6, #0]
    4582:	b2db      	uxtb	r3, r3
    4584:	42a3      	cmp	r3, r4
    4586:	d945      	bls.n	4614 <grid_port_process_ui+0x2bc>
			if (length>200){
    4588:	2dc8      	cmp	r5, #200	; 0xc8
    458a:	d8f7      	bhi.n	457c <grid_port_process_ui+0x224>
			CRITICAL_SECTION_ENTER()
    458c:	a80a      	add	r0, sp, #40	; 0x28
    458e:	47c0      	blx	r8
	return mod->report_array[index].changed;
    4590:	0123      	lsls	r3, r4, #4
    4592:	6872      	ldr	r2, [r6, #4]
    4594:	18d1      	adds	r1, r2, r3
			if (grid_report_sys_get_changed_flag(mod, i) && grid_report_get_type(mod, i) == GRID_REPORT_TYPE_LOCAL){
    4596:	5cd3      	ldrb	r3, [r2, r3]
    4598:	2b00      	cmp	r3, #0
    459a:	d0ed      	beq.n	4578 <grid_port_process_ui+0x220>
    459c:	784b      	ldrb	r3, [r1, #1]
    459e:	2b01      	cmp	r3, #1
    45a0:	d1ea      	bne.n	4578 <grid_port_process_ui+0x220>
				packetvalid++;
    45a2:	f109 0901 	add.w	r9, r9, #1
    45a6:	fa5f f989 	uxtb.w	r9, r9
				grid_report_render(mod, i, &message[length]);
    45aa:	ab0e      	add	r3, sp, #56	; 0x38
    45ac:	eb03 0b05 	add.w	fp, r3, r5
    45b0:	465a      	mov	r2, fp
    45b2:	4621      	mov	r1, r4
    45b4:	4630      	mov	r0, r6
    45b6:	4b09      	ldr	r3, [pc, #36]	; (45dc <grid_port_process_ui+0x284>)
    45b8:	4798      	blx	r3
				grid_report_sys_clear_changed_flag(mod, i);
    45ba:	4621      	mov	r1, r4
    45bc:	4630      	mov	r0, r6
    45be:	4b0b      	ldr	r3, [pc, #44]	; (45ec <grid_port_process_ui+0x294>)
    45c0:	4798      	blx	r3
				length += strlen(&message[length]);
    45c2:	4658      	mov	r0, fp
    45c4:	4b06      	ldr	r3, [pc, #24]	; (45e0 <grid_port_process_ui+0x288>)
    45c6:	4798      	blx	r3
    45c8:	4405      	add	r5, r0
    45ca:	e7d5      	b.n	4578 <grid_port_process_ui+0x220>
    45cc:	20003300 	.word	0x20003300
    45d0:	00001375 	.word	0x00001375
    45d4:	0000c867 	.word	0x0000c867
    45d8:	00004b75 	.word	0x00004b75
    45dc:	00004319 	.word	0x00004319
    45e0:	0000cc9d 	.word	0x0000cc9d
    45e4:	00004b83 	.word	0x00004b83
    45e8:	20004790 	.word	0x20004790
    45ec:	0000434f 	.word	0x0000434f
    45f0:	000013a5 	.word	0x000013a5
    45f4:	000013c1 	.word	0x000013c1
    45f8:	20003310 	.word	0x20003310
    45fc:	0000df58 	.word	0x0000df58
    4600:	0000cc55 	.word	0x0000cc55
    4604:	200032e0 	.word	0x200032e0
    4608:	2000227c 	.word	0x2000227c
    460c:	200077c0 	.word	0x200077c0
    4610:	200057ac 	.word	0x200057ac
		if (packetvalid){
    4614:	f1b9 0f00 	cmp.w	r9, #0
    4618:	f43f af50 	beq.w	44bc <grid_port_process_ui+0x164>
			grid_sys_state.next_broadcast_message_id++;
    461c:	4a60      	ldr	r2, [pc, #384]	; (47a0 <grid_port_process_ui+0x448>)
    461e:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
    4622:	3301      	adds	r3, #1
    4624:	b2db      	uxtb	r3, r3
    4626:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
			sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    462a:	ac0e      	add	r4, sp, #56	; 0x38
    462c:	1966      	adds	r6, r4, r5
    462e:	2204      	movs	r2, #4
    4630:	495c      	ldr	r1, [pc, #368]	; (47a4 <grid_port_process_ui+0x44c>)
    4632:	4630      	mov	r0, r6
    4634:	4f5c      	ldr	r7, [pc, #368]	; (47a8 <grid_port_process_ui+0x450>)
    4636:	47b8      	blx	r7
			length += strlen(&message[length]);
    4638:	4630      	mov	r0, r6
    463a:	4e5c      	ldr	r6, [pc, #368]	; (47ac <grid_port_process_ui+0x454>)
    463c:	47b0      	blx	r6
    463e:	4405      	add	r5, r0
			sprintf(length_string, "%02x", length);
    4640:	462a      	mov	r2, r5
    4642:	495b      	ldr	r1, [pc, #364]	; (47b0 <grid_port_process_ui+0x458>)
    4644:	a80c      	add	r0, sp, #48	; 0x30
    4646:	47b8      	blx	r7
			message[2] = length_string[0];
    4648:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    464c:	70a3      	strb	r3, [r4, #2]
			message[3] = length_string[1];
    464e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    4652:	70e3      	strb	r3, [r4, #3]
			sprintf(&message[length], "00\n");
    4654:	4b57      	ldr	r3, [pc, #348]	; (47b4 <grid_port_process_ui+0x45c>)
    4656:	6818      	ldr	r0, [r3, #0]
    4658:	5160      	str	r0, [r4, r5]
			length += strlen(&message[length]);
    465a:	1960      	adds	r0, r4, r5
    465c:	47b0      	blx	r6
    465e:	4405      	add	r5, r0
			uint8_t checksum = grid_msg_checksum_calculate(message, length);
    4660:	4629      	mov	r1, r5
    4662:	4620      	mov	r0, r4
    4664:	4b54      	ldr	r3, [pc, #336]	; (47b8 <grid_port_process_ui+0x460>)
    4666:	4798      	blx	r3
			grid_msg_checksum_write(message, length, checksum);
    4668:	4602      	mov	r2, r0
    466a:	4629      	mov	r1, r5
    466c:	4620      	mov	r0, r4
    466e:	4b53      	ldr	r3, [pc, #332]	; (47bc <grid_port_process_ui+0x464>)
    4670:	4798      	blx	r3
			if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, length)){
    4672:	b2a9      	uxth	r1, r5
    4674:	4852      	ldr	r0, [pc, #328]	; (47c0 <grid_port_process_ui+0x468>)
    4676:	4b53      	ldr	r3, [pc, #332]	; (47c4 <grid_port_process_ui+0x46c>)
    4678:	4798      	blx	r3
    467a:	2800      	cmp	r0, #0
    467c:	f43f af1e 	beq.w	44bc <grid_port_process_ui+0x164>
				for(uint32_t i = 0; i<length; i++){
    4680:	b16d      	cbz	r5, 469e <grid_port_process_ui+0x346>
    4682:	f10d 0437 	add.w	r4, sp, #55	; 0x37
    4686:	ab4e      	add	r3, sp, #312	; 0x138
    4688:	441d      	add	r5, r3
    468a:	f2a5 1501 	subw	r5, r5, #257	; 0x101
					grid_buffer_write_character(&GRID_PORT_U.tx_buffer, message[i]);
    468e:	4f4c      	ldr	r7, [pc, #304]	; (47c0 <grid_port_process_ui+0x468>)
    4690:	4e4d      	ldr	r6, [pc, #308]	; (47c8 <grid_port_process_ui+0x470>)
    4692:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    4696:	4638      	mov	r0, r7
    4698:	47b0      	blx	r6
				for(uint32_t i = 0; i<length; i++){
    469a:	42a5      	cmp	r5, r4
    469c:	d1f9      	bne.n	4692 <grid_port_process_ui+0x33a>
				grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    469e:	4848      	ldr	r0, [pc, #288]	; (47c0 <grid_port_process_ui+0x468>)
    46a0:	4b4a      	ldr	r3, [pc, #296]	; (47cc <grid_port_process_ui+0x474>)
    46a2:	4798      	blx	r3
    46a4:	e70a      	b.n	44bc <grid_port_process_ui+0x164>
		por->cooldown--;
    46a6:	3b01      	subs	r3, #1
    46a8:	9a07      	ldr	r2, [sp, #28]
    46aa:	6013      	str	r3, [r2, #0]
}
    46ac:	b04f      	add	sp, #316	; 0x13c
    46ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			CRITICAL_SECTION_LEAVE()
    46b2:	a80b      	add	r0, sp, #44	; 0x2c
    46b4:	47b8      	blx	r7
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    46b6:	3401      	adds	r4, #1
    46b8:	b2e4      	uxtb	r4, r4
    46ba:	7833      	ldrb	r3, [r6, #0]
    46bc:	b2db      	uxtb	r3, r3
    46be:	42a3      	cmp	r3, r4
    46c0:	d921      	bls.n	4706 <grid_port_process_ui+0x3ae>
			if (length>200){
    46c2:	2dc8      	cmp	r5, #200	; 0xc8
    46c4:	d8f7      	bhi.n	46b6 <grid_port_process_ui+0x35e>
			CRITICAL_SECTION_ENTER()
    46c6:	a80b      	add	r0, sp, #44	; 0x2c
    46c8:	47c0      	blx	r8
	return mod->report_array[index].changed;
    46ca:	0123      	lsls	r3, r4, #4
    46cc:	6872      	ldr	r2, [r6, #4]
    46ce:	18d1      	adds	r1, r2, r3
			if (grid_report_sys_get_changed_flag(mod, i) && grid_report_get_type(mod, i) == GRID_REPORT_TYPE_BROADCAST){
    46d0:	5cd3      	ldrb	r3, [r2, r3]
    46d2:	2b00      	cmp	r3, #0
    46d4:	d0ed      	beq.n	46b2 <grid_port_process_ui+0x35a>
    46d6:	784b      	ldrb	r3, [r1, #1]
    46d8:	2b02      	cmp	r3, #2
    46da:	d1ea      	bne.n	46b2 <grid_port_process_ui+0x35a>
				packetvalid++;
    46dc:	f109 0901 	add.w	r9, r9, #1
    46e0:	fa5f f989 	uxtb.w	r9, r9
				grid_report_render(mod, i, &message[length]);
    46e4:	ab0e      	add	r3, sp, #56	; 0x38
    46e6:	eb03 0a05 	add.w	sl, r3, r5
    46ea:	4652      	mov	r2, sl
    46ec:	4621      	mov	r1, r4
    46ee:	4630      	mov	r0, r6
    46f0:	4b37      	ldr	r3, [pc, #220]	; (47d0 <grid_port_process_ui+0x478>)
    46f2:	4798      	blx	r3
				grid_report_sys_clear_changed_flag(mod, i);
    46f4:	4621      	mov	r1, r4
    46f6:	4630      	mov	r0, r6
    46f8:	4b36      	ldr	r3, [pc, #216]	; (47d4 <grid_port_process_ui+0x47c>)
    46fa:	4798      	blx	r3
				length += strlen(&message[length]);
    46fc:	4650      	mov	r0, sl
    46fe:	4b2b      	ldr	r3, [pc, #172]	; (47ac <grid_port_process_ui+0x454>)
    4700:	4798      	blx	r3
    4702:	4405      	add	r5, r0
    4704:	e7d5      	b.n	46b2 <grid_port_process_ui+0x35a>
		if (packetvalid){
    4706:	f1b9 0f00 	cmp.w	r9, #0
    470a:	d0cf      	beq.n	46ac <grid_port_process_ui+0x354>
			por->cooldown += (10+por->cooldown);
    470c:	9a07      	ldr	r2, [sp, #28]
    470e:	6813      	ldr	r3, [r2, #0]
    4710:	005b      	lsls	r3, r3, #1
    4712:	330a      	adds	r3, #10
    4714:	6013      	str	r3, [r2, #0]
			grid_sys_state.next_broadcast_message_id++;
    4716:	4a22      	ldr	r2, [pc, #136]	; (47a0 <grid_port_process_ui+0x448>)
    4718:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
    471c:	3301      	adds	r3, #1
    471e:	b2db      	uxtb	r3, r3
    4720:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
			sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    4724:	ac0e      	add	r4, sp, #56	; 0x38
    4726:	1966      	adds	r6, r4, r5
    4728:	2204      	movs	r2, #4
    472a:	491e      	ldr	r1, [pc, #120]	; (47a4 <grid_port_process_ui+0x44c>)
    472c:	4630      	mov	r0, r6
    472e:	4f1e      	ldr	r7, [pc, #120]	; (47a8 <grid_port_process_ui+0x450>)
    4730:	47b8      	blx	r7
			length += strlen(&message[length]);
    4732:	4630      	mov	r0, r6
    4734:	4e1d      	ldr	r6, [pc, #116]	; (47ac <grid_port_process_ui+0x454>)
    4736:	47b0      	blx	r6
    4738:	4405      	add	r5, r0
			sprintf(length_string, "%02x", length);
    473a:	462a      	mov	r2, r5
    473c:	491c      	ldr	r1, [pc, #112]	; (47b0 <grid_port_process_ui+0x458>)
    473e:	a80c      	add	r0, sp, #48	; 0x30
    4740:	47b8      	blx	r7
			message[2] = length_string[0];
    4742:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    4746:	70a3      	strb	r3, [r4, #2]
			message[3] = length_string[1];
    4748:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    474c:	70e3      	strb	r3, [r4, #3]
			sprintf(&message[length], "00\n");
    474e:	4b19      	ldr	r3, [pc, #100]	; (47b4 <grid_port_process_ui+0x45c>)
    4750:	6818      	ldr	r0, [r3, #0]
    4752:	5160      	str	r0, [r4, r5]
			length += strlen(&message[length]);
    4754:	1960      	adds	r0, r4, r5
    4756:	47b0      	blx	r6
    4758:	4405      	add	r5, r0
			uint8_t checksum = grid_msg_checksum_calculate(message, length);
    475a:	4629      	mov	r1, r5
    475c:	4620      	mov	r0, r4
    475e:	4b16      	ldr	r3, [pc, #88]	; (47b8 <grid_port_process_ui+0x460>)
    4760:	4798      	blx	r3
			grid_msg_checksum_write(message, length, checksum);
    4762:	4602      	mov	r2, r0
    4764:	4629      	mov	r1, r5
    4766:	4620      	mov	r0, r4
    4768:	4b14      	ldr	r3, [pc, #80]	; (47bc <grid_port_process_ui+0x464>)
    476a:	4798      	blx	r3
			if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    476c:	b2a9      	uxth	r1, r5
    476e:	481a      	ldr	r0, [pc, #104]	; (47d8 <grid_port_process_ui+0x480>)
    4770:	4b14      	ldr	r3, [pc, #80]	; (47c4 <grid_port_process_ui+0x46c>)
    4772:	4798      	blx	r3
    4774:	2800      	cmp	r0, #0
    4776:	d099      	beq.n	46ac <grid_port_process_ui+0x354>
				for(uint32_t i = 0; i<length; i++){
    4778:	b16d      	cbz	r5, 4796 <grid_port_process_ui+0x43e>
    477a:	f10d 0437 	add.w	r4, sp, #55	; 0x37
    477e:	ab4e      	add	r3, sp, #312	; 0x138
    4780:	441d      	add	r5, r3
    4782:	f2a5 1501 	subw	r5, r5, #257	; 0x101
					grid_buffer_write_character(&GRID_PORT_U.rx_buffer, message[i]);
    4786:	4f14      	ldr	r7, [pc, #80]	; (47d8 <grid_port_process_ui+0x480>)
    4788:	4e0f      	ldr	r6, [pc, #60]	; (47c8 <grid_port_process_ui+0x470>)
    478a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    478e:	4638      	mov	r0, r7
    4790:	47b0      	blx	r6
				for(uint32_t i = 0; i<length; i++){
    4792:	42ac      	cmp	r4, r5
    4794:	d1f9      	bne.n	478a <grid_port_process_ui+0x432>
				grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    4796:	4810      	ldr	r0, [pc, #64]	; (47d8 <grid_port_process_ui+0x480>)
    4798:	4b0c      	ldr	r3, [pc, #48]	; (47cc <grid_port_process_ui+0x474>)
    479a:	4798      	blx	r3
    479c:	e786      	b.n	46ac <grid_port_process_ui+0x354>
    479e:	bf00      	nop
    47a0:	20003310 	.word	0x20003310
    47a4:	0000df70 	.word	0x0000df70
    47a8:	0000cc55 	.word	0x0000cc55
    47ac:	0000cc9d 	.word	0x0000cc9d
    47b0:	0000df74 	.word	0x0000df74
    47b4:	0000df7c 	.word	0x0000df7c
    47b8:	00003ecd 	.word	0x00003ecd
    47bc:	00003f09 	.word	0x00003f09
    47c0:	200032c8 	.word	0x200032c8
    47c4:	00001375 	.word	0x00001375
    47c8:	000013a5 	.word	0x000013a5
    47cc:	000013c1 	.word	0x000013c1
    47d0:	00004319 	.word	0x00004319
    47d4:	0000434f 	.word	0x0000434f
    47d8:	200032e0 	.word	0x200032e0

000047dc <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    47dc:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    47de:	6983      	ldr	r3, [r0, #24]
    47e0:	b103      	cbz	r3, 47e4 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    47e2:	4798      	blx	r3
    47e4:	bd08      	pop	{r3, pc}

000047e6 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    47e6:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    47e8:	69c3      	ldr	r3, [r0, #28]
    47ea:	b103      	cbz	r3, 47ee <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    47ec:	4798      	blx	r3
    47ee:	bd08      	pop	{r3, pc}

000047f0 <adc_async_channel_conversion_done>:
{
    47f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    47f4:	4606      	mov	r6, r0
    47f6:	460f      	mov	r7, r1
    47f8:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    47fa:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    47fc:	5c5c      	ldrb	r4, [r3, r1]
    47fe:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    4802:	00e4      	lsls	r4, r4, #3
    4804:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    4808:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    480c:	f105 0a04 	add.w	sl, r5, #4
    4810:	b2d1      	uxtb	r1, r2
    4812:	4650      	mov	r0, sl
    4814:	4b0c      	ldr	r3, [pc, #48]	; (4848 <adc_async_channel_conversion_done+0x58>)
    4816:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    4818:	4630      	mov	r0, r6
    481a:	4b0c      	ldr	r3, [pc, #48]	; (484c <adc_async_channel_conversion_done+0x5c>)
    481c:	4798      	blx	r3
    481e:	2801      	cmp	r0, #1
    4820:	d907      	bls.n	4832 <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    4822:	ea4f 2119 	mov.w	r1, r9, lsr #8
    4826:	4650      	mov	r0, sl
    4828:	4b07      	ldr	r3, [pc, #28]	; (4848 <adc_async_channel_conversion_done+0x58>)
    482a:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    482c:	8aab      	ldrh	r3, [r5, #20]
    482e:	3301      	adds	r3, #1
    4830:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    4832:	8aab      	ldrh	r3, [r5, #20]
    4834:	3301      	adds	r3, #1
    4836:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    4838:	f858 3004 	ldr.w	r3, [r8, r4]
    483c:	b113      	cbz	r3, 4844 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    483e:	4639      	mov	r1, r7
    4840:	4630      	mov	r0, r6
    4842:	4798      	blx	r3
    4844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4848:	000060a5 	.word	0x000060a5
    484c:	00006443 	.word	0x00006443

00004850 <adc_async_init>:
{
    4850:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4854:	4689      	mov	r9, r1
    4856:	4616      	mov	r6, r2
    4858:	461c      	mov	r4, r3
    485a:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    485e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    4860:	4607      	mov	r7, r0
    4862:	b140      	cbz	r0, 4876 <adc_async_init+0x26>
    4864:	b149      	cbz	r1, 487a <adc_async_init+0x2a>
    4866:	b152      	cbz	r2, 487e <adc_async_init+0x2e>
    4868:	f1b8 0f00 	cmp.w	r8, #0
    486c:	d009      	beq.n	4882 <adc_async_init+0x32>
    486e:	1c28      	adds	r0, r5, #0
    4870:	bf18      	it	ne
    4872:	2001      	movne	r0, #1
    4874:	e006      	b.n	4884 <adc_async_init+0x34>
    4876:	2000      	movs	r0, #0
    4878:	e004      	b.n	4884 <adc_async_init+0x34>
    487a:	2000      	movs	r0, #0
    487c:	e002      	b.n	4884 <adc_async_init+0x34>
    487e:	2000      	movs	r0, #0
    4880:	e000      	b.n	4884 <adc_async_init+0x34>
    4882:	2000      	movs	r0, #0
    4884:	f8df b064 	ldr.w	fp, [pc, #100]	; 48ec <adc_async_init+0x9c>
    4888:	223f      	movs	r2, #63	; 0x3f
    488a:	4659      	mov	r1, fp
    488c:	f8df a060 	ldr.w	sl, [pc, #96]	; 48f0 <adc_async_init+0xa0>
    4890:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    4892:	1c60      	adds	r0, r4, #1
    4894:	2240      	movs	r2, #64	; 0x40
    4896:	4659      	mov	r1, fp
    4898:	4580      	cmp	r8, r0
    489a:	bfcc      	ite	gt
    489c:	2000      	movgt	r0, #0
    489e:	2001      	movle	r0, #1
    48a0:	47d0      	blx	sl
	device = &descr->device;
    48a2:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    48a4:	21ff      	movs	r1, #255	; 0xff
    48a6:	b2da      	uxtb	r2, r3
    48a8:	54b1      	strb	r1, [r6, r2]
    48aa:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    48ac:	b2da      	uxtb	r2, r3
    48ae:	42a2      	cmp	r2, r4
    48b0:	d9f9      	bls.n	48a6 <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    48b2:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    48b4:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    48b8:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    48bc:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    48be:	4649      	mov	r1, r9
    48c0:	4638      	mov	r0, r7
    48c2:	4b06      	ldr	r3, [pc, #24]	; (48dc <adc_async_init+0x8c>)
    48c4:	4798      	blx	r3
	if (init_status) {
    48c6:	4603      	mov	r3, r0
    48c8:	b928      	cbnz	r0, 48d6 <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    48ca:	4a05      	ldr	r2, [pc, #20]	; (48e0 <adc_async_init+0x90>)
    48cc:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    48ce:	4a05      	ldr	r2, [pc, #20]	; (48e4 <adc_async_init+0x94>)
    48d0:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    48d2:	4a05      	ldr	r2, [pc, #20]	; (48e8 <adc_async_init+0x98>)
    48d4:	607a      	str	r2, [r7, #4]
}
    48d6:	4618      	mov	r0, r3
    48d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    48dc:	00006311 	.word	0x00006311
    48e0:	000047f1 	.word	0x000047f1
    48e4:	000047dd 	.word	0x000047dd
    48e8:	000047e7 	.word	0x000047e7
    48ec:	0000df80 	.word	0x0000df80
    48f0:	00005f69 	.word	0x00005f69

000048f4 <adc_async_register_channel_buffer>:
{
    48f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    48f8:	460e      	mov	r6, r1
    48fa:	4617      	mov	r7, r2
    48fc:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    48fe:	4605      	mov	r5, r0
    4900:	2800      	cmp	r0, #0
    4902:	d040      	beq.n	4986 <adc_async_register_channel_buffer+0x92>
    4904:	2a00      	cmp	r2, #0
    4906:	d040      	beq.n	498a <adc_async_register_channel_buffer+0x96>
    4908:	1c18      	adds	r0, r3, #0
    490a:	bf18      	it	ne
    490c:	2001      	movne	r0, #1
    490e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 49a8 <adc_async_register_channel_buffer+0xb4>
    4912:	2266      	movs	r2, #102	; 0x66
    4914:	4649      	mov	r1, r9
    4916:	4c22      	ldr	r4, [pc, #136]	; (49a0 <adc_async_register_channel_buffer+0xac>)
    4918:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    491a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    491e:	2267      	movs	r2, #103	; 0x67
    4920:	4649      	mov	r1, r9
    4922:	42b0      	cmp	r0, r6
    4924:	bf34      	ite	cc
    4926:	2000      	movcc	r0, #0
    4928:	2001      	movcs	r0, #1
    492a:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    492c:	6a29      	ldr	r1, [r5, #32]
    492e:	5d8b      	ldrb	r3, [r1, r6]
    4930:	2bff      	cmp	r3, #255	; 0xff
    4932:	d12c      	bne.n	498e <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    4934:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    4938:	2300      	movs	r3, #0
    493a:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    493c:	b2da      	uxtb	r2, r3
    493e:	5c8a      	ldrb	r2, [r1, r2]
    4940:	2aff      	cmp	r2, #255	; 0xff
			index++;
    4942:	bf1c      	itt	ne
    4944:	3401      	addne	r4, #1
    4946:	b2e4      	uxtbne	r4, r4
    4948:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    494a:	b2da      	uxtb	r2, r3
    494c:	4282      	cmp	r2, r0
    494e:	d9f5      	bls.n	493c <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    4950:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    4954:	42a3      	cmp	r3, r4
    4956:	d31d      	bcc.n	4994 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    4958:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    495c:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    4960:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    4962:	4448      	add	r0, r9
    4964:	4642      	mov	r2, r8
    4966:	4639      	mov	r1, r7
    4968:	3004      	adds	r0, #4
    496a:	4b0e      	ldr	r3, [pc, #56]	; (49a4 <adc_async_register_channel_buffer+0xb0>)
    496c:	4798      	blx	r3
    496e:	4602      	mov	r2, r0
    4970:	b998      	cbnz	r0, 499a <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    4972:	6a2b      	ldr	r3, [r5, #32]
    4974:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    4976:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4978:	4499      	add	r9, r3
    497a:	2300      	movs	r3, #0
    497c:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    4980:	4610      	mov	r0, r2
    4982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    4986:	2000      	movs	r0, #0
    4988:	e7c1      	b.n	490e <adc_async_register_channel_buffer+0x1a>
    498a:	2000      	movs	r0, #0
    498c:	e7bf      	b.n	490e <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    498e:	f06f 020c 	mvn.w	r2, #12
    4992:	e7f5      	b.n	4980 <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    4994:	f06f 021b 	mvn.w	r2, #27
    4998:	e7f2      	b.n	4980 <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    499a:	f06f 020c 	mvn.w	r2, #12
    499e:	e7ef      	b.n	4980 <adc_async_register_channel_buffer+0x8c>
    49a0:	00005f69 	.word	0x00005f69
    49a4:	00006011 	.word	0x00006011
    49a8:	0000df80 	.word	0x0000df80

000049ac <adc_async_enable_channel>:
{
    49ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49ae:	460d      	mov	r5, r1
	ASSERT(descr);
    49b0:	4f0b      	ldr	r7, [pc, #44]	; (49e0 <adc_async_enable_channel+0x34>)
    49b2:	4604      	mov	r4, r0
    49b4:	2283      	movs	r2, #131	; 0x83
    49b6:	4639      	mov	r1, r7
    49b8:	3000      	adds	r0, #0
    49ba:	bf18      	it	ne
    49bc:	2001      	movne	r0, #1
    49be:	4e09      	ldr	r6, [pc, #36]	; (49e4 <adc_async_enable_channel+0x38>)
    49c0:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    49c2:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    49c6:	2284      	movs	r2, #132	; 0x84
    49c8:	4639      	mov	r1, r7
    49ca:	42a8      	cmp	r0, r5
    49cc:	bf34      	ite	cc
    49ce:	2000      	movcc	r0, #0
    49d0:	2001      	movcs	r0, #1
    49d2:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    49d4:	4629      	mov	r1, r5
    49d6:	4620      	mov	r0, r4
    49d8:	4b03      	ldr	r3, [pc, #12]	; (49e8 <adc_async_enable_channel+0x3c>)
    49da:	4798      	blx	r3
}
    49dc:	2000      	movs	r0, #0
    49de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    49e0:	0000df80 	.word	0x0000df80
    49e4:	00005f69 	.word	0x00005f69
    49e8:	0000642d 	.word	0x0000642d

000049ec <adc_async_register_callback>:
{
    49ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    49f0:	460e      	mov	r6, r1
    49f2:	4614      	mov	r4, r2
    49f4:	4699      	mov	r9, r3
	ASSERT(descr);
    49f6:	f8df 8070 	ldr.w	r8, [pc, #112]	; 4a68 <adc_async_register_callback+0x7c>
    49fa:	4605      	mov	r5, r0
    49fc:	229c      	movs	r2, #156	; 0x9c
    49fe:	4641      	mov	r1, r8
    4a00:	3000      	adds	r0, #0
    4a02:	bf18      	it	ne
    4a04:	2001      	movne	r0, #1
    4a06:	4f16      	ldr	r7, [pc, #88]	; (4a60 <adc_async_register_callback+0x74>)
    4a08:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    4a0a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    4a0e:	229d      	movs	r2, #157	; 0x9d
    4a10:	4641      	mov	r1, r8
    4a12:	42b0      	cmp	r0, r6
    4a14:	bf34      	ite	cc
    4a16:	2000      	movcc	r0, #0
    4a18:	2001      	movcs	r0, #1
    4a1a:	47b8      	blx	r7
	switch (type) {
    4a1c:	2c01      	cmp	r4, #1
    4a1e:	d019      	beq.n	4a54 <adc_async_register_callback+0x68>
    4a20:	b12c      	cbz	r4, 4a2e <adc_async_register_callback+0x42>
    4a22:	2c02      	cmp	r4, #2
    4a24:	d019      	beq.n	4a5a <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    4a26:	f06f 000c 	mvn.w	r0, #12
}
    4a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    4a2e:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    4a30:	5d9b      	ldrb	r3, [r3, r6]
    4a32:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    4a34:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4a38:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    4a3c:	f119 0300 	adds.w	r3, r9, #0
    4a40:	bf18      	it	ne
    4a42:	2301      	movne	r3, #1
    4a44:	4622      	mov	r2, r4
    4a46:	4631      	mov	r1, r6
    4a48:	4628      	mov	r0, r5
    4a4a:	4c06      	ldr	r4, [pc, #24]	; (4a64 <adc_async_register_callback+0x78>)
    4a4c:	47a0      	blx	r4
	return ERR_NONE;
    4a4e:	2000      	movs	r0, #0
    4a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    4a54:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    4a58:	e7f0      	b.n	4a3c <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    4a5a:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    4a5e:	e7ed      	b.n	4a3c <adc_async_register_callback+0x50>
    4a60:	00005f69 	.word	0x00005f69
    4a64:	0000646b 	.word	0x0000646b
    4a68:	0000df80 	.word	0x0000df80

00004a6c <adc_async_read_channel>:
{
    4a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a70:	b083      	sub	sp, #12
    4a72:	4688      	mov	r8, r1
    4a74:	4691      	mov	r9, r2
    4a76:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    4a78:	4604      	mov	r4, r0
    4a7a:	2800      	cmp	r0, #0
    4a7c:	d04f      	beq.n	4b1e <adc_async_read_channel+0xb2>
    4a7e:	2a00      	cmp	r2, #0
    4a80:	d04f      	beq.n	4b22 <adc_async_read_channel+0xb6>
    4a82:	1c18      	adds	r0, r3, #0
    4a84:	bf18      	it	ne
    4a86:	2001      	movne	r0, #1
    4a88:	4f29      	ldr	r7, [pc, #164]	; (4b30 <adc_async_read_channel+0xc4>)
    4a8a:	22bc      	movs	r2, #188	; 0xbc
    4a8c:	4639      	mov	r1, r7
    4a8e:	4e29      	ldr	r6, [pc, #164]	; (4b34 <adc_async_read_channel+0xc8>)
    4a90:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    4a92:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    4a96:	22bd      	movs	r2, #189	; 0xbd
    4a98:	4639      	mov	r1, r7
    4a9a:	4540      	cmp	r0, r8
    4a9c:	bf34      	ite	cc
    4a9e:	2000      	movcc	r0, #0
    4aa0:	2001      	movcs	r0, #1
    4aa2:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    4aa4:	4620      	mov	r0, r4
    4aa6:	4b24      	ldr	r3, [pc, #144]	; (4b38 <adc_async_read_channel+0xcc>)
    4aa8:	4798      	blx	r3
	ASSERT(!(length % data_size));
    4aaa:	fb95 f3f0 	sdiv	r3, r5, r0
    4aae:	fb03 5010 	mls	r0, r3, r0, r5
    4ab2:	22bf      	movs	r2, #191	; 0xbf
    4ab4:	4639      	mov	r1, r7
    4ab6:	fab0 f080 	clz	r0, r0
    4aba:	0940      	lsrs	r0, r0, #5
    4abc:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    4abe:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    4ac0:	f813 b008 	ldrb.w	fp, [r3, r8]
    4ac4:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    4ac8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4aca:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    4ace:	a801      	add	r0, sp, #4
    4ad0:	4b1a      	ldr	r3, [pc, #104]	; (4b3c <adc_async_read_channel+0xd0>)
    4ad2:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    4ad4:	f10b 0a04 	add.w	sl, fp, #4
    4ad8:	4650      	mov	r0, sl
    4ada:	4b19      	ldr	r3, [pc, #100]	; (4b40 <adc_async_read_channel+0xd4>)
    4adc:	4798      	blx	r3
    4ade:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    4ae0:	a801      	add	r0, sp, #4
    4ae2:	4b18      	ldr	r3, [pc, #96]	; (4b44 <adc_async_read_channel+0xd8>)
    4ae4:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    4ae6:	f1b8 0f00 	cmp.w	r8, #0
    4aea:	d01c      	beq.n	4b26 <adc_async_read_channel+0xba>
    4aec:	b1ed      	cbz	r5, 4b2a <adc_async_read_channel+0xbe>
    4aee:	3d01      	subs	r5, #1
    4af0:	b2ad      	uxth	r5, r5
    4af2:	3502      	adds	r5, #2
    4af4:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    4af6:	4f14      	ldr	r7, [pc, #80]	; (4b48 <adc_async_read_channel+0xdc>)
    4af8:	b2a6      	uxth	r6, r4
    4afa:	1e61      	subs	r1, r4, #1
    4afc:	4449      	add	r1, r9
    4afe:	4650      	mov	r0, sl
    4b00:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    4b02:	4544      	cmp	r4, r8
    4b04:	d002      	beq.n	4b0c <adc_async_read_channel+0xa0>
    4b06:	3401      	adds	r4, #1
    4b08:	42ac      	cmp	r4, r5
    4b0a:	d1f5      	bne.n	4af8 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    4b0c:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    4b10:	1b9b      	subs	r3, r3, r6
    4b12:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    4b16:	4630      	mov	r0, r6
    4b18:	b003      	add	sp, #12
    4b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    4b1e:	2000      	movs	r0, #0
    4b20:	e7b2      	b.n	4a88 <adc_async_read_channel+0x1c>
    4b22:	2000      	movs	r0, #0
    4b24:	e7b0      	b.n	4a88 <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    4b26:	2600      	movs	r6, #0
    4b28:	e7f0      	b.n	4b0c <adc_async_read_channel+0xa0>
    4b2a:	2600      	movs	r6, #0
    4b2c:	e7ee      	b.n	4b0c <adc_async_read_channel+0xa0>
    4b2e:	bf00      	nop
    4b30:	0000df80 	.word	0x0000df80
    4b34:	00005f69 	.word	0x00005f69
    4b38:	00006443 	.word	0x00006443
    4b3c:	00004b75 	.word	0x00004b75
    4b40:	000060e5 	.word	0x000060e5
    4b44:	00004b83 	.word	0x00004b83
    4b48:	00006061 	.word	0x00006061

00004b4c <adc_async_start_conversion>:
{
    4b4c:	b510      	push	{r4, lr}
	ASSERT(descr);
    4b4e:	4604      	mov	r4, r0
    4b50:	22d6      	movs	r2, #214	; 0xd6
    4b52:	4905      	ldr	r1, [pc, #20]	; (4b68 <adc_async_start_conversion+0x1c>)
    4b54:	3000      	adds	r0, #0
    4b56:	bf18      	it	ne
    4b58:	2001      	movne	r0, #1
    4b5a:	4b04      	ldr	r3, [pc, #16]	; (4b6c <adc_async_start_conversion+0x20>)
    4b5c:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    4b5e:	4620      	mov	r0, r4
    4b60:	4b03      	ldr	r3, [pc, #12]	; (4b70 <adc_async_start_conversion+0x24>)
    4b62:	4798      	blx	r3
}
    4b64:	2000      	movs	r0, #0
    4b66:	bd10      	pop	{r4, pc}
    4b68:	0000df80 	.word	0x0000df80
    4b6c:	00005f69 	.word	0x00005f69
    4b70:	00006455 	.word	0x00006455

00004b74 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    4b74:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    4b78:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    4b7a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    4b7c:	f3bf 8f5f 	dmb	sy
    4b80:	4770      	bx	lr

00004b82 <atomic_leave_critical>:
    4b82:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    4b86:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4b88:	f383 8810 	msr	PRIMASK, r3
    4b8c:	4770      	bx	lr
	...

00004b90 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    4b90:	b538      	push	{r3, r4, r5, lr}
    4b92:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    4b94:	4605      	mov	r5, r0
    4b96:	b158      	cbz	r0, 4bb0 <crc_sync_init+0x20>
    4b98:	1c08      	adds	r0, r1, #0
    4b9a:	bf18      	it	ne
    4b9c:	2001      	movne	r0, #1
    4b9e:	222b      	movs	r2, #43	; 0x2b
    4ba0:	4904      	ldr	r1, [pc, #16]	; (4bb4 <crc_sync_init+0x24>)
    4ba2:	4b05      	ldr	r3, [pc, #20]	; (4bb8 <crc_sync_init+0x28>)
    4ba4:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    4ba6:	4621      	mov	r1, r4
    4ba8:	4628      	mov	r0, r5
    4baa:	4b04      	ldr	r3, [pc, #16]	; (4bbc <crc_sync_init+0x2c>)
    4bac:	4798      	blx	r3
}
    4bae:	bd38      	pop	{r3, r4, r5, pc}
    4bb0:	2000      	movs	r0, #0
    4bb2:	e7f4      	b.n	4b9e <crc_sync_init+0xe>
    4bb4:	0000df9c 	.word	0x0000df9c
    4bb8:	00005f69 	.word	0x00005f69
    4bbc:	00006855 	.word	0x00006855

00004bc0 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    4bc0:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    4bc2:	4b02      	ldr	r3, [pc, #8]	; (4bcc <delay_init+0xc>)
    4bc4:	6018      	str	r0, [r3, #0]
    4bc6:	4b02      	ldr	r3, [pc, #8]	; (4bd0 <delay_init+0x10>)
    4bc8:	4798      	blx	r3
    4bca:	bd08      	pop	{r3, pc}
    4bcc:	20000648 	.word	0x20000648
    4bd0:	000083fd 	.word	0x000083fd

00004bd4 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    4bd4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    4bd6:	4b04      	ldr	r3, [pc, #16]	; (4be8 <delay_us+0x14>)
    4bd8:	681c      	ldr	r4, [r3, #0]
    4bda:	4b04      	ldr	r3, [pc, #16]	; (4bec <delay_us+0x18>)
    4bdc:	4798      	blx	r3
    4bde:	4601      	mov	r1, r0
    4be0:	4620      	mov	r0, r4
    4be2:	4b03      	ldr	r3, [pc, #12]	; (4bf0 <delay_us+0x1c>)
    4be4:	4798      	blx	r3
    4be6:	bd10      	pop	{r4, pc}
    4be8:	20000648 	.word	0x20000648
    4bec:	00006519 	.word	0x00006519
    4bf0:	00008411 	.word	0x00008411

00004bf4 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    4bf4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    4bf6:	4b04      	ldr	r3, [pc, #16]	; (4c08 <delay_ms+0x14>)
    4bf8:	681c      	ldr	r4, [r3, #0]
    4bfa:	4b04      	ldr	r3, [pc, #16]	; (4c0c <delay_ms+0x18>)
    4bfc:	4798      	blx	r3
    4bfe:	4601      	mov	r1, r0
    4c00:	4620      	mov	r0, r4
    4c02:	4b03      	ldr	r3, [pc, #12]	; (4c10 <delay_ms+0x1c>)
    4c04:	4798      	blx	r3
    4c06:	bd10      	pop	{r4, pc}
    4c08:	20000648 	.word	0x20000648
    4c0c:	00006521 	.word	0x00006521
    4c10:	00008411 	.word	0x00008411

00004c14 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    4c14:	b508      	push	{r3, lr}
	return _event_system_init();
    4c16:	4b01      	ldr	r3, [pc, #4]	; (4c1c <event_system_init+0x8>)
    4c18:	4798      	blx	r3
}
    4c1a:	bd08      	pop	{r3, pc}
    4c1c:	0000685d 	.word	0x0000685d

00004c20 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    4c20:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    4c22:	6943      	ldr	r3, [r0, #20]
    4c24:	b103      	cbz	r3, 4c28 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    4c26:	4798      	blx	r3
    4c28:	bd08      	pop	{r3, pc}

00004c2a <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    4c2a:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    4c2c:	6983      	ldr	r3, [r0, #24]
    4c2e:	b103      	cbz	r3, 4c32 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    4c30:	4798      	blx	r3
    4c32:	bd08      	pop	{r3, pc}

00004c34 <flash_init>:
{
    4c34:	b538      	push	{r3, r4, r5, lr}
    4c36:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    4c38:	4604      	mov	r4, r0
    4c3a:	b190      	cbz	r0, 4c62 <flash_init+0x2e>
    4c3c:	1c08      	adds	r0, r1, #0
    4c3e:	bf18      	it	ne
    4c40:	2001      	movne	r0, #1
    4c42:	2238      	movs	r2, #56	; 0x38
    4c44:	4908      	ldr	r1, [pc, #32]	; (4c68 <flash_init+0x34>)
    4c46:	4b09      	ldr	r3, [pc, #36]	; (4c6c <flash_init+0x38>)
    4c48:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    4c4a:	4629      	mov	r1, r5
    4c4c:	4620      	mov	r0, r4
    4c4e:	4b08      	ldr	r3, [pc, #32]	; (4c70 <flash_init+0x3c>)
    4c50:	4798      	blx	r3
	if (rc) {
    4c52:	4603      	mov	r3, r0
    4c54:	b918      	cbnz	r0, 4c5e <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    4c56:	4a07      	ldr	r2, [pc, #28]	; (4c74 <flash_init+0x40>)
    4c58:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    4c5a:	4a07      	ldr	r2, [pc, #28]	; (4c78 <flash_init+0x44>)
    4c5c:	6062      	str	r2, [r4, #4]
}
    4c5e:	4618      	mov	r0, r3
    4c60:	bd38      	pop	{r3, r4, r5, pc}
    4c62:	2000      	movs	r0, #0
    4c64:	e7ed      	b.n	4c42 <flash_init+0xe>
    4c66:	bf00      	nop
    4c68:	0000dfb8 	.word	0x0000dfb8
    4c6c:	00005f69 	.word	0x00005f69
    4c70:	000069fd 	.word	0x000069fd
    4c74:	00004c21 	.word	0x00004c21
    4c78:	00004c2b 	.word	0x00004c2b

00004c7c <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4c7c:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4c7e:	8843      	ldrh	r3, [r0, #2]
    4c80:	f413 7f80 	tst.w	r3, #256	; 0x100
    4c84:	d102      	bne.n	4c8c <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    4c86:	6b43      	ldr	r3, [r0, #52]	; 0x34
    4c88:	b103      	cbz	r3, 4c8c <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    4c8a:	4798      	blx	r3
    4c8c:	bd08      	pop	{r3, pc}

00004c8e <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4c8e:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4c90:	8843      	ldrh	r3, [r0, #2]
    4c92:	f413 7f80 	tst.w	r3, #256	; 0x100
    4c96:	d102      	bne.n	4c9e <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    4c98:	6b83      	ldr	r3, [r0, #56]	; 0x38
    4c9a:	b103      	cbz	r3, 4c9e <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    4c9c:	4798      	blx	r3
    4c9e:	bd08      	pop	{r3, pc}

00004ca0 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    4ca0:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4ca2:	8843      	ldrh	r3, [r0, #2]
    4ca4:	f413 7f80 	tst.w	r3, #256	; 0x100
    4ca8:	d102      	bne.n	4cb0 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    4caa:	6b03      	ldr	r3, [r0, #48]	; 0x30
    4cac:	b103      	cbz	r3, 4cb0 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    4cae:	4798      	blx	r3
    4cb0:	bd08      	pop	{r3, pc}
	...

00004cb4 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    4cb4:	b510      	push	{r4, lr}
    4cb6:	b084      	sub	sp, #16
    4cb8:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    4cba:	8a83      	ldrh	r3, [r0, #20]
    4cbc:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4cc0:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    4cc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    4cc6:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    4cca:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    4ccc:	a901      	add	r1, sp, #4
    4cce:	3828      	subs	r0, #40	; 0x28
    4cd0:	4b03      	ldr	r3, [pc, #12]	; (4ce0 <i2c_m_async_write+0x2c>)
    4cd2:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    4cd4:	2800      	cmp	r0, #0
    4cd6:	bf08      	it	eq
    4cd8:	4620      	moveq	r0, r4
    4cda:	b004      	add	sp, #16
    4cdc:	bd10      	pop	{r4, pc}
    4cde:	bf00      	nop
    4ce0:	0000794d 	.word	0x0000794d

00004ce4 <i2c_m_async_read>:
{
    4ce4:	b510      	push	{r4, lr}
    4ce6:	b084      	sub	sp, #16
    4ce8:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    4cea:	8a83      	ldrh	r3, [r0, #20]
    4cec:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4cf0:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    4cf2:	f248 0301 	movw	r3, #32769	; 0x8001
    4cf6:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    4cfa:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    4cfc:	a901      	add	r1, sp, #4
    4cfe:	3828      	subs	r0, #40	; 0x28
    4d00:	4b03      	ldr	r3, [pc, #12]	; (4d10 <i2c_m_async_read+0x2c>)
    4d02:	4798      	blx	r3
}
    4d04:	2800      	cmp	r0, #0
    4d06:	bf08      	it	eq
    4d08:	4620      	moveq	r0, r4
    4d0a:	b004      	add	sp, #16
    4d0c:	bd10      	pop	{r4, pc}
    4d0e:	bf00      	nop
    4d10:	0000794d 	.word	0x0000794d

00004d14 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    4d14:	b570      	push	{r4, r5, r6, lr}
    4d16:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    4d18:	4604      	mov	r4, r0
    4d1a:	2289      	movs	r2, #137	; 0x89
    4d1c:	490f      	ldr	r1, [pc, #60]	; (4d5c <i2c_m_async_init+0x48>)
    4d1e:	3000      	adds	r0, #0
    4d20:	bf18      	it	ne
    4d22:	2001      	movne	r0, #1
    4d24:	4b0e      	ldr	r3, [pc, #56]	; (4d60 <i2c_m_async_init+0x4c>)
    4d26:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    4d28:	4629      	mov	r1, r5
    4d2a:	4620      	mov	r0, r4
    4d2c:	4b0d      	ldr	r3, [pc, #52]	; (4d64 <i2c_m_async_init+0x50>)
    4d2e:	4798      	blx	r3
	if (init_status) {
    4d30:	4605      	mov	r5, r0
    4d32:	b108      	cbz	r0, 4d38 <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    4d34:	4628      	mov	r0, r5
    4d36:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    4d38:	4b0b      	ldr	r3, [pc, #44]	; (4d68 <i2c_m_async_init+0x54>)
    4d3a:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    4d3c:	4b0b      	ldr	r3, [pc, #44]	; (4d6c <i2c_m_async_init+0x58>)
    4d3e:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    4d40:	4a0b      	ldr	r2, [pc, #44]	; (4d70 <i2c_m_async_init+0x5c>)
    4d42:	2101      	movs	r1, #1
    4d44:	4620      	mov	r0, r4
    4d46:	4e0b      	ldr	r6, [pc, #44]	; (4d74 <i2c_m_async_init+0x60>)
    4d48:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    4d4a:	4a0b      	ldr	r2, [pc, #44]	; (4d78 <i2c_m_async_init+0x64>)
    4d4c:	2102      	movs	r1, #2
    4d4e:	4620      	mov	r0, r4
    4d50:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    4d52:	4a0a      	ldr	r2, [pc, #40]	; (4d7c <i2c_m_async_init+0x68>)
    4d54:	2100      	movs	r1, #0
    4d56:	4620      	mov	r0, r4
    4d58:	47b0      	blx	r6
	return ERR_NONE;
    4d5a:	e7eb      	b.n	4d34 <i2c_m_async_init+0x20>
    4d5c:	0000dfd0 	.word	0x0000dfd0
    4d60:	00005f69 	.word	0x00005f69
    4d64:	000078cd 	.word	0x000078cd
    4d68:	00004ce5 	.word	0x00004ce5
    4d6c:	00004cb5 	.word	0x00004cb5
    4d70:	00004c7d 	.word	0x00004c7d
    4d74:	00007a7d 	.word	0x00007a7d
    4d78:	00004c8f 	.word	0x00004c8f
    4d7c:	00004ca1 	.word	0x00004ca1

00004d80 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    4d80:	b570      	push	{r4, r5, r6, lr}
    4d82:	460d      	mov	r5, r1
    4d84:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    4d86:	4604      	mov	r4, r0
    4d88:	b160      	cbz	r0, 4da4 <io_write+0x24>
    4d8a:	1c08      	adds	r0, r1, #0
    4d8c:	bf18      	it	ne
    4d8e:	2001      	movne	r0, #1
    4d90:	2234      	movs	r2, #52	; 0x34
    4d92:	4905      	ldr	r1, [pc, #20]	; (4da8 <io_write+0x28>)
    4d94:	4b05      	ldr	r3, [pc, #20]	; (4dac <io_write+0x2c>)
    4d96:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    4d98:	6823      	ldr	r3, [r4, #0]
    4d9a:	4632      	mov	r2, r6
    4d9c:	4629      	mov	r1, r5
    4d9e:	4620      	mov	r0, r4
    4da0:	4798      	blx	r3
}
    4da2:	bd70      	pop	{r4, r5, r6, pc}
    4da4:	2000      	movs	r0, #0
    4da6:	e7f3      	b.n	4d90 <io_write+0x10>
    4da8:	0000dff0 	.word	0x0000dff0
    4dac:	00005f69 	.word	0x00005f69

00004db0 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    4db0:	b570      	push	{r4, r5, r6, lr}
    4db2:	460d      	mov	r5, r1
    4db4:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    4db6:	4604      	mov	r4, r0
    4db8:	b160      	cbz	r0, 4dd4 <io_read+0x24>
    4dba:	1c08      	adds	r0, r1, #0
    4dbc:	bf18      	it	ne
    4dbe:	2001      	movne	r0, #1
    4dc0:	223d      	movs	r2, #61	; 0x3d
    4dc2:	4905      	ldr	r1, [pc, #20]	; (4dd8 <io_read+0x28>)
    4dc4:	4b05      	ldr	r3, [pc, #20]	; (4ddc <io_read+0x2c>)
    4dc6:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    4dc8:	6863      	ldr	r3, [r4, #4]
    4dca:	4632      	mov	r2, r6
    4dcc:	4629      	mov	r1, r5
    4dce:	4620      	mov	r0, r4
    4dd0:	4798      	blx	r3
}
    4dd2:	bd70      	pop	{r4, r5, r6, pc}
    4dd4:	2000      	movs	r0, #0
    4dd6:	e7f3      	b.n	4dc0 <io_read+0x10>
    4dd8:	0000dff0 	.word	0x0000dff0
    4ddc:	00005f69 	.word	0x00005f69

00004de0 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    4de0:	b538      	push	{r3, r4, r5, lr}
    4de2:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
    4de4:	4605      	mov	r5, r0
    4de6:	b158      	cbz	r0, 4e00 <qspi_dma_init+0x20>
    4de8:	1c08      	adds	r0, r1, #0
    4dea:	bf18      	it	ne
    4dec:	2001      	movne	r0, #1
    4dee:	2231      	movs	r2, #49	; 0x31
    4df0:	4904      	ldr	r1, [pc, #16]	; (4e04 <qspi_dma_init+0x24>)
    4df2:	4b05      	ldr	r3, [pc, #20]	; (4e08 <qspi_dma_init+0x28>)
    4df4:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
    4df6:	4621      	mov	r1, r4
    4df8:	4628      	mov	r0, r5
    4dfa:	4b04      	ldr	r3, [pc, #16]	; (4e0c <qspi_dma_init+0x2c>)
    4dfc:	4798      	blx	r3
}
    4dfe:	bd38      	pop	{r3, r4, r5, pc}
    4e00:	2000      	movs	r0, #0
    4e02:	e7f4      	b.n	4dee <qspi_dma_init+0xe>
    4e04:	0000e004 	.word	0x0000e004
    4e08:	00005f69 	.word	0x00005f69
    4e0c:	00006d31 	.word	0x00006d31

00004e10 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e12:	460f      	mov	r7, r1
    4e14:	4616      	mov	r6, r2
	ASSERT(io);
    4e16:	4604      	mov	r4, r0
    4e18:	f240 1227 	movw	r2, #295	; 0x127
    4e1c:	4909      	ldr	r1, [pc, #36]	; (4e44 <_spi_m_async_io_write+0x34>)
    4e1e:	3000      	adds	r0, #0
    4e20:	bf18      	it	ne
    4e22:	2001      	movne	r0, #1
    4e24:	4b08      	ldr	r3, [pc, #32]	; (4e48 <_spi_m_async_io_write+0x38>)
    4e26:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    4e28:	2500      	movs	r5, #0
    4e2a:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    4e2c:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    4e2e:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    4e30:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4e32:	2310      	movs	r3, #16
    4e34:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    4e36:	2101      	movs	r1, #1
    4e38:	f1a4 0020 	sub.w	r0, r4, #32
    4e3c:	4b03      	ldr	r3, [pc, #12]	; (4e4c <_spi_m_async_io_write+0x3c>)
    4e3e:	4798      	blx	r3

	return ERR_NONE;
}
    4e40:	4628      	mov	r0, r5
    4e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4e44:	0000e020 	.word	0x0000e020
    4e48:	00005f69 	.word	0x00005f69
    4e4c:	00007f11 	.word	0x00007f11

00004e50 <_spi_m_async_io_read>:
{
    4e50:	b570      	push	{r4, r5, r6, lr}
    4e52:	460d      	mov	r5, r1
    4e54:	4616      	mov	r6, r2
	ASSERT(io);
    4e56:	4604      	mov	r4, r0
    4e58:	f240 1205 	movw	r2, #261	; 0x105
    4e5c:	490c      	ldr	r1, [pc, #48]	; (4e90 <_spi_m_async_io_read+0x40>)
    4e5e:	3000      	adds	r0, #0
    4e60:	bf18      	it	ne
    4e62:	2001      	movne	r0, #1
    4e64:	4b0b      	ldr	r3, [pc, #44]	; (4e94 <_spi_m_async_io_read+0x44>)
    4e66:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    4e68:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    4e6a:	2500      	movs	r5, #0
    4e6c:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    4e6e:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    4e70:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4e72:	2310      	movs	r3, #16
    4e74:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    4e76:	3c20      	subs	r4, #32
    4e78:	2101      	movs	r1, #1
    4e7a:	4620      	mov	r0, r4
    4e7c:	4b06      	ldr	r3, [pc, #24]	; (4e98 <_spi_m_async_io_read+0x48>)
    4e7e:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    4e80:	f240 11ff 	movw	r1, #511	; 0x1ff
    4e84:	4620      	mov	r0, r4
    4e86:	4b05      	ldr	r3, [pc, #20]	; (4e9c <_spi_m_async_io_read+0x4c>)
    4e88:	4798      	blx	r3
}
    4e8a:	4628      	mov	r0, r5
    4e8c:	bd70      	pop	{r4, r5, r6, pc}
    4e8e:	bf00      	nop
    4e90:	0000e020 	.word	0x0000e020
    4e94:	00005f69 	.word	0x00005f69
    4e98:	00007f45 	.word	0x00007f45
    4e9c:	00007fc1 	.word	0x00007fc1

00004ea0 <_spi_dev_error>:
{
    4ea0:	b570      	push	{r4, r5, r6, lr}
    4ea2:	4604      	mov	r4, r0
    4ea4:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    4ea6:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    4ea8:	2100      	movs	r1, #0
    4eaa:	4b09      	ldr	r3, [pc, #36]	; (4ed0 <_spi_dev_error+0x30>)
    4eac:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    4eae:	2100      	movs	r1, #0
    4eb0:	4620      	mov	r0, r4
    4eb2:	4b08      	ldr	r3, [pc, #32]	; (4ed4 <_spi_dev_error+0x34>)
    4eb4:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    4eb6:	2100      	movs	r1, #0
    4eb8:	4620      	mov	r0, r4
    4eba:	4b07      	ldr	r3, [pc, #28]	; (4ed8 <_spi_dev_error+0x38>)
    4ebc:	4798      	blx	r3
	spi->stat = 0;
    4ebe:	2300      	movs	r3, #0
    4ec0:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    4ec4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4ec6:	b113      	cbz	r3, 4ece <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    4ec8:	4631      	mov	r1, r6
    4eca:	4628      	mov	r0, r5
    4ecc:	4798      	blx	r3
    4ece:	bd70      	pop	{r4, r5, r6, pc}
    4ed0:	00007f11 	.word	0x00007f11
    4ed4:	00007f45 	.word	0x00007f45
    4ed8:	00007f85 	.word	0x00007f85

00004edc <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    4edc:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4ede:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    4ee0:	429a      	cmp	r2, r3
    4ee2:	d200      	bcs.n	4ee6 <_spi_dev_complete+0xa>
    4ee4:	4770      	bx	lr
{
    4ee6:	b510      	push	{r4, lr}
    4ee8:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    4eea:	2100      	movs	r1, #0
    4eec:	4b04      	ldr	r3, [pc, #16]	; (4f00 <_spi_dev_complete+0x24>)
    4eee:	4798      	blx	r3
		spi->stat = 0;
    4ef0:	2300      	movs	r3, #0
    4ef2:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    4ef6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4ef8:	b10b      	cbz	r3, 4efe <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    4efa:	1f20      	subs	r0, r4, #4
    4efc:	4798      	blx	r3
    4efe:	bd10      	pop	{r4, pc}
    4f00:	00007f85 	.word	0x00007f85

00004f04 <_spi_dev_tx>:
{
    4f04:	b510      	push	{r4, lr}
    4f06:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    4f08:	7903      	ldrb	r3, [r0, #4]
    4f0a:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    4f0c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    4f0e:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4f10:	f103 0101 	add.w	r1, r3, #1
    4f14:	6401      	str	r1, [r0, #64]	; 0x40
    4f16:	bf94      	ite	ls
    4f18:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    4f1a:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4f1e:	4b08      	ldr	r3, [pc, #32]	; (4f40 <_spi_dev_tx+0x3c>)
    4f20:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    4f22:	6c22      	ldr	r2, [r4, #64]	; 0x40
    4f24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4f26:	429a      	cmp	r2, r3
    4f28:	d000      	beq.n	4f2c <_spi_dev_tx+0x28>
    4f2a:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    4f2c:	2100      	movs	r1, #0
    4f2e:	4620      	mov	r0, r4
    4f30:	4b04      	ldr	r3, [pc, #16]	; (4f44 <_spi_dev_tx+0x40>)
    4f32:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    4f34:	2101      	movs	r1, #1
    4f36:	4620      	mov	r0, r4
    4f38:	4b03      	ldr	r3, [pc, #12]	; (4f48 <_spi_dev_tx+0x44>)
    4f3a:	4798      	blx	r3
}
    4f3c:	e7f5      	b.n	4f2a <_spi_dev_tx+0x26>
    4f3e:	bf00      	nop
    4f40:	00007fc1 	.word	0x00007fc1
    4f44:	00007f11 	.word	0x00007f11
    4f48:	00007f85 	.word	0x00007f85

00004f4c <_spi_dev_rx>:
{
    4f4c:	b570      	push	{r4, r5, r6, lr}
    4f4e:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    4f50:	6b85      	ldr	r5, [r0, #56]	; 0x38
    4f52:	b305      	cbz	r5, 4f96 <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    4f54:	7903      	ldrb	r3, [r0, #4]
    4f56:	2b01      	cmp	r3, #1
    4f58:	d916      	bls.n	4f88 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    4f5a:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4f5c:	1c73      	adds	r3, r6, #1
    4f5e:	6403      	str	r3, [r0, #64]	; 0x40
    4f60:	4b18      	ldr	r3, [pc, #96]	; (4fc4 <_spi_dev_rx+0x78>)
    4f62:	4798      	blx	r3
    4f64:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    4f68:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4f6a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    4f6c:	4293      	cmp	r3, r2
    4f6e:	d21d      	bcs.n	4fac <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    4f70:	6b62      	ldr	r2, [r4, #52]	; 0x34
    4f72:	b1b2      	cbz	r2, 4fa2 <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    4f74:	7921      	ldrb	r1, [r4, #4]
    4f76:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    4f78:	bf94      	ite	ls
    4f7a:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    4f7c:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4f80:	4620      	mov	r0, r4
    4f82:	4b11      	ldr	r3, [pc, #68]	; (4fc8 <_spi_dev_rx+0x7c>)
    4f84:	4798      	blx	r3
    4f86:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    4f88:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4f8a:	1c73      	adds	r3, r6, #1
    4f8c:	6403      	str	r3, [r0, #64]	; 0x40
    4f8e:	4b0d      	ldr	r3, [pc, #52]	; (4fc4 <_spi_dev_rx+0x78>)
    4f90:	4798      	blx	r3
    4f92:	55a8      	strb	r0, [r5, r6]
    4f94:	e7e8      	b.n	4f68 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    4f96:	4b0b      	ldr	r3, [pc, #44]	; (4fc4 <_spi_dev_rx+0x78>)
    4f98:	4798      	blx	r3
		spi->xfercnt++;
    4f9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4f9c:	3301      	adds	r3, #1
    4f9e:	6423      	str	r3, [r4, #64]	; 0x40
    4fa0:	e7e2      	b.n	4f68 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    4fa2:	88e1      	ldrh	r1, [r4, #6]
    4fa4:	4620      	mov	r0, r4
    4fa6:	4b08      	ldr	r3, [pc, #32]	; (4fc8 <_spi_dev_rx+0x7c>)
    4fa8:	4798      	blx	r3
    4faa:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    4fac:	2100      	movs	r1, #0
    4fae:	4620      	mov	r0, r4
    4fb0:	4b06      	ldr	r3, [pc, #24]	; (4fcc <_spi_dev_rx+0x80>)
    4fb2:	4798      	blx	r3
		spi->stat = 0;
    4fb4:	2300      	movs	r3, #0
    4fb6:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    4fba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4fbc:	b10b      	cbz	r3, 4fc2 <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    4fbe:	1f20      	subs	r0, r4, #4
    4fc0:	4798      	blx	r3
    4fc2:	bd70      	pop	{r4, r5, r6, pc}
    4fc4:	00007ff1 	.word	0x00007ff1
    4fc8:	00007fc1 	.word	0x00007fc1
    4fcc:	00007f45 	.word	0x00007f45

00004fd0 <spi_m_async_init>:
{
    4fd0:	b570      	push	{r4, r5, r6, lr}
    4fd2:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    4fd4:	4606      	mov	r6, r0
    4fd6:	b330      	cbz	r0, 5026 <spi_m_async_init+0x56>
    4fd8:	1c08      	adds	r0, r1, #0
    4fda:	bf18      	it	ne
    4fdc:	2001      	movne	r0, #1
    4fde:	22a5      	movs	r2, #165	; 0xa5
    4fe0:	4912      	ldr	r1, [pc, #72]	; (502c <spi_m_async_init+0x5c>)
    4fe2:	4b13      	ldr	r3, [pc, #76]	; (5030 <spi_m_async_init+0x60>)
    4fe4:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    4fe6:	4634      	mov	r4, r6
    4fe8:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    4fec:	4629      	mov	r1, r5
    4fee:	4620      	mov	r0, r4
    4ff0:	4b10      	ldr	r3, [pc, #64]	; (5034 <spi_m_async_init+0x64>)
    4ff2:	4798      	blx	r3
	if (rc >= 0) {
    4ff4:	2800      	cmp	r0, #0
    4ff6:	db15      	blt.n	5024 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    4ff8:	4a0f      	ldr	r2, [pc, #60]	; (5038 <spi_m_async_init+0x68>)
    4ffa:	2100      	movs	r1, #0
    4ffc:	4620      	mov	r0, r4
    4ffe:	4d0f      	ldr	r5, [pc, #60]	; (503c <spi_m_async_init+0x6c>)
    5000:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    5002:	4a0f      	ldr	r2, [pc, #60]	; (5040 <spi_m_async_init+0x70>)
    5004:	2101      	movs	r1, #1
    5006:	4620      	mov	r0, r4
    5008:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    500a:	4a0e      	ldr	r2, [pc, #56]	; (5044 <spi_m_async_init+0x74>)
    500c:	2102      	movs	r1, #2
    500e:	4620      	mov	r0, r4
    5010:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    5012:	4a0d      	ldr	r2, [pc, #52]	; (5048 <spi_m_async_init+0x78>)
    5014:	2103      	movs	r1, #3
    5016:	4620      	mov	r0, r4
    5018:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    501a:	4b0c      	ldr	r3, [pc, #48]	; (504c <spi_m_async_init+0x7c>)
    501c:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    501e:	4b0c      	ldr	r3, [pc, #48]	; (5050 <spi_m_async_init+0x80>)
    5020:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    5022:	2000      	movs	r0, #0
}
    5024:	bd70      	pop	{r4, r5, r6, pc}
    5026:	2000      	movs	r0, #0
    5028:	e7d9      	b.n	4fde <spi_m_async_init+0xe>
    502a:	bf00      	nop
    502c:	0000e020 	.word	0x0000e020
    5030:	00005f69 	.word	0x00005f69
    5034:	00007e09 	.word	0x00007e09
    5038:	00004f05 	.word	0x00004f05
    503c:	0000801d 	.word	0x0000801d
    5040:	00004f4d 	.word	0x00004f4d
    5044:	00004edd 	.word	0x00004edd
    5048:	00004ea1 	.word	0x00004ea1
    504c:	00004e51 	.word	0x00004e51
    5050:	00004e11 	.word	0x00004e11

00005054 <spi_m_async_enable>:
{
    5054:	b510      	push	{r4, lr}
	ASSERT(spi);
    5056:	4604      	mov	r4, r0
    5058:	22c1      	movs	r2, #193	; 0xc1
    505a:	4905      	ldr	r1, [pc, #20]	; (5070 <spi_m_async_enable+0x1c>)
    505c:	3000      	adds	r0, #0
    505e:	bf18      	it	ne
    5060:	2001      	movne	r0, #1
    5062:	4b04      	ldr	r3, [pc, #16]	; (5074 <spi_m_async_enable+0x20>)
    5064:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    5066:	1d20      	adds	r0, r4, #4
    5068:	4b03      	ldr	r3, [pc, #12]	; (5078 <spi_m_async_enable+0x24>)
    506a:	4798      	blx	r3
    506c:	bd10      	pop	{r4, pc}
    506e:	bf00      	nop
    5070:	0000e020 	.word	0x0000e020
    5074:	00005f69 	.word	0x00005f69
    5078:	00007e71 	.word	0x00007e71

0000507c <spi_m_async_set_baudrate>:
{
    507c:	b538      	push	{r3, r4, r5, lr}
    507e:	460d      	mov	r5, r1
	ASSERT(spi);
    5080:	4604      	mov	r4, r0
    5082:	22cf      	movs	r2, #207	; 0xcf
    5084:	4909      	ldr	r1, [pc, #36]	; (50ac <spi_m_async_set_baudrate+0x30>)
    5086:	3000      	adds	r0, #0
    5088:	bf18      	it	ne
    508a:	2001      	movne	r0, #1
    508c:	4b08      	ldr	r3, [pc, #32]	; (50b0 <spi_m_async_set_baudrate+0x34>)
    508e:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    5090:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    5094:	f013 0f10 	tst.w	r3, #16
    5098:	d104      	bne.n	50a4 <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    509a:	4629      	mov	r1, r5
    509c:	1d20      	adds	r0, r4, #4
    509e:	4b05      	ldr	r3, [pc, #20]	; (50b4 <spi_m_async_set_baudrate+0x38>)
    50a0:	4798      	blx	r3
    50a2:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    50a4:	f06f 0003 	mvn.w	r0, #3
}
    50a8:	bd38      	pop	{r3, r4, r5, pc}
    50aa:	bf00      	nop
    50ac:	0000e020 	.word	0x0000e020
    50b0:	00005f69 	.word	0x00005f69
    50b4:	00007ed5 	.word	0x00007ed5

000050b8 <spi_m_async_set_mode>:
{
    50b8:	b538      	push	{r3, r4, r5, lr}
    50ba:	460d      	mov	r5, r1
	ASSERT(spi);
    50bc:	4604      	mov	r4, r0
    50be:	22d9      	movs	r2, #217	; 0xd9
    50c0:	4909      	ldr	r1, [pc, #36]	; (50e8 <spi_m_async_set_mode+0x30>)
    50c2:	3000      	adds	r0, #0
    50c4:	bf18      	it	ne
    50c6:	2001      	movne	r0, #1
    50c8:	4b08      	ldr	r3, [pc, #32]	; (50ec <spi_m_async_set_mode+0x34>)
    50ca:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    50cc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    50d0:	f013 0f10 	tst.w	r3, #16
    50d4:	d104      	bne.n	50e0 <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    50d6:	4629      	mov	r1, r5
    50d8:	1d20      	adds	r0, r4, #4
    50da:	4b05      	ldr	r3, [pc, #20]	; (50f0 <spi_m_async_set_mode+0x38>)
    50dc:	4798      	blx	r3
    50de:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    50e0:	f06f 0003 	mvn.w	r0, #3
}
    50e4:	bd38      	pop	{r3, r4, r5, pc}
    50e6:	bf00      	nop
    50e8:	0000e020 	.word	0x0000e020
    50ec:	00005f69 	.word	0x00005f69
    50f0:	00007ea1 	.word	0x00007ea1

000050f4 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    50f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50f6:	460d      	mov	r5, r1
    50f8:	4617      	mov	r7, r2
    50fa:	461e      	mov	r6, r3
	ASSERT(spi);
    50fc:	4604      	mov	r4, r0
    50fe:	f44f 729c 	mov.w	r2, #312	; 0x138
    5102:	4912      	ldr	r1, [pc, #72]	; (514c <spi_m_async_transfer+0x58>)
    5104:	3000      	adds	r0, #0
    5106:	bf18      	it	ne
    5108:	2001      	movne	r0, #1
    510a:	4b11      	ldr	r3, [pc, #68]	; (5150 <spi_m_async_transfer+0x5c>)
    510c:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    510e:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    5110:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    5112:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    5114:	2300      	movs	r3, #0
    5116:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    5118:	2310      	movs	r3, #16
    511a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    511e:	1d26      	adds	r6, r4, #4
    5120:	2101      	movs	r1, #1
    5122:	4630      	mov	r0, r6
    5124:	4b0b      	ldr	r3, [pc, #44]	; (5154 <spi_m_async_transfer+0x60>)
    5126:	4798      	blx	r3
	if (txbuf) {
    5128:	b15d      	cbz	r5, 5142 <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    512a:	7a23      	ldrb	r3, [r4, #8]
    512c:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    512e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    5130:	bf94      	ite	ls
    5132:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    5134:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    5138:	4630      	mov	r0, r6
    513a:	4b07      	ldr	r3, [pc, #28]	; (5158 <spi_m_async_transfer+0x64>)
    513c:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    513e:	2000      	movs	r0, #0
    5140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    5142:	8961      	ldrh	r1, [r4, #10]
    5144:	4630      	mov	r0, r6
    5146:	4b04      	ldr	r3, [pc, #16]	; (5158 <spi_m_async_transfer+0x64>)
    5148:	4798      	blx	r3
    514a:	e7f8      	b.n	513e <spi_m_async_transfer+0x4a>
    514c:	0000e020 	.word	0x0000e020
    5150:	00005f69 	.word	0x00005f69
    5154:	00007f45 	.word	0x00007f45
    5158:	00007fc1 	.word	0x00007fc1

0000515c <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    515c:	b570      	push	{r4, r5, r6, lr}
    515e:	460c      	mov	r4, r1
    5160:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    5162:	4605      	mov	r5, r0
    5164:	b158      	cbz	r0, 517e <spi_m_async_register_callback+0x22>
    5166:	2901      	cmp	r1, #1
    5168:	bf8c      	ite	hi
    516a:	2000      	movhi	r0, #0
    516c:	2001      	movls	r0, #1
    516e:	f240 1263 	movw	r2, #355	; 0x163
    5172:	4908      	ldr	r1, [pc, #32]	; (5194 <spi_m_async_register_callback+0x38>)
    5174:	4b08      	ldr	r3, [pc, #32]	; (5198 <spi_m_async_register_callback+0x3c>)
    5176:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    5178:	b91c      	cbnz	r4, 5182 <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    517a:	632e      	str	r6, [r5, #48]	; 0x30
    517c:	bd70      	pop	{r4, r5, r6, pc}
    517e:	2000      	movs	r0, #0
    5180:	e7f5      	b.n	516e <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    5182:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    5184:	1c32      	adds	r2, r6, #0
    5186:	bf18      	it	ne
    5188:	2201      	movne	r2, #1
    518a:	2103      	movs	r1, #3
    518c:	1d28      	adds	r0, r5, #4
    518e:	4b03      	ldr	r3, [pc, #12]	; (519c <spi_m_async_register_callback+0x40>)
    5190:	4798      	blx	r3
    5192:	bd70      	pop	{r4, r5, r6, pc}
    5194:	0000e020 	.word	0x0000e020
    5198:	00005f69 	.word	0x00005f69
    519c:	00008051 	.word	0x00008051

000051a0 <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    51a0:	b538      	push	{r3, r4, r5, lr}
    51a2:	460d      	mov	r5, r1
	ASSERT(spi && io);
    51a4:	4604      	mov	r4, r0
    51a6:	b158      	cbz	r0, 51c0 <spi_m_async_get_io_descriptor+0x20>
    51a8:	1c08      	adds	r0, r1, #0
    51aa:	bf18      	it	ne
    51ac:	2001      	movne	r0, #1
    51ae:	f240 126f 	movw	r2, #367	; 0x16f
    51b2:	4904      	ldr	r1, [pc, #16]	; (51c4 <spi_m_async_get_io_descriptor+0x24>)
    51b4:	4b04      	ldr	r3, [pc, #16]	; (51c8 <spi_m_async_get_io_descriptor+0x28>)
    51b6:	4798      	blx	r3
	*io = &spi->io;
    51b8:	3424      	adds	r4, #36	; 0x24
    51ba:	602c      	str	r4, [r5, #0]
	return 0;
}
    51bc:	2000      	movs	r0, #0
    51be:	bd38      	pop	{r3, r4, r5, pc}
    51c0:	2000      	movs	r0, #0
    51c2:	e7f4      	b.n	51ae <spi_m_async_get_io_descriptor+0xe>
    51c4:	0000e020 	.word	0x0000e020
    51c8:	00005f69 	.word	0x00005f69

000051cc <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    51cc:	b570      	push	{r4, r5, r6, lr}
    51ce:	460d      	mov	r5, r1
    51d0:	4616      	mov	r6, r2
	ASSERT(io);
    51d2:	4604      	mov	r4, r0
    51d4:	2298      	movs	r2, #152	; 0x98
    51d6:	4907      	ldr	r1, [pc, #28]	; (51f4 <_spi_m_dma_io_write+0x28>)
    51d8:	3000      	adds	r0, #0
    51da:	bf18      	it	ne
    51dc:	2001      	movne	r0, #1
    51de:	4b06      	ldr	r3, [pc, #24]	; (51f8 <_spi_m_dma_io_write+0x2c>)
    51e0:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    51e2:	4633      	mov	r3, r6
    51e4:	2200      	movs	r2, #0
    51e6:	4629      	mov	r1, r5
    51e8:	f1a4 001c 	sub.w	r0, r4, #28
    51ec:	4c03      	ldr	r4, [pc, #12]	; (51fc <_spi_m_dma_io_write+0x30>)
    51ee:	47a0      	blx	r4
}
    51f0:	bd70      	pop	{r4, r5, r6, pc}
    51f2:	bf00      	nop
    51f4:	0000e040 	.word	0x0000e040
    51f8:	00005f69 	.word	0x00005f69
    51fc:	000082a5 	.word	0x000082a5

00005200 <_spi_m_dma_io_read>:
{
    5200:	b570      	push	{r4, r5, r6, lr}
    5202:	460d      	mov	r5, r1
    5204:	4616      	mov	r6, r2
	ASSERT(io);
    5206:	4604      	mov	r4, r0
    5208:	2281      	movs	r2, #129	; 0x81
    520a:	4907      	ldr	r1, [pc, #28]	; (5228 <_spi_m_dma_io_read+0x28>)
    520c:	3000      	adds	r0, #0
    520e:	bf18      	it	ne
    5210:	2001      	movne	r0, #1
    5212:	4b06      	ldr	r3, [pc, #24]	; (522c <_spi_m_dma_io_read+0x2c>)
    5214:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    5216:	4633      	mov	r3, r6
    5218:	462a      	mov	r2, r5
    521a:	2100      	movs	r1, #0
    521c:	f1a4 001c 	sub.w	r0, r4, #28
    5220:	4c03      	ldr	r4, [pc, #12]	; (5230 <_spi_m_dma_io_read+0x30>)
    5222:	47a0      	blx	r4
}
    5224:	bd70      	pop	{r4, r5, r6, pc}
    5226:	bf00      	nop
    5228:	0000e040 	.word	0x0000e040
    522c:	00005f69 	.word	0x00005f69
    5230:	000082a5 	.word	0x000082a5

00005234 <spi_m_dma_init>:
{
    5234:	b538      	push	{r3, r4, r5, lr}
    5236:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    5238:	4605      	mov	r5, r0
    523a:	b1a0      	cbz	r0, 5266 <spi_m_dma_init+0x32>
    523c:	1c08      	adds	r0, r1, #0
    523e:	bf18      	it	ne
    5240:	2001      	movne	r0, #1
    5242:	223b      	movs	r2, #59	; 0x3b
    5244:	4909      	ldr	r1, [pc, #36]	; (526c <spi_m_dma_init+0x38>)
    5246:	4b0a      	ldr	r3, [pc, #40]	; (5270 <spi_m_dma_init+0x3c>)
    5248:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    524a:	4628      	mov	r0, r5
    524c:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    5250:	4621      	mov	r1, r4
    5252:	4b08      	ldr	r3, [pc, #32]	; (5274 <spi_m_dma_init+0x40>)
    5254:	4798      	blx	r3
	if (rc) {
    5256:	4603      	mov	r3, r0
    5258:	b918      	cbnz	r0, 5262 <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    525a:	4a07      	ldr	r2, [pc, #28]	; (5278 <spi_m_dma_init+0x44>)
    525c:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    525e:	4a07      	ldr	r2, [pc, #28]	; (527c <spi_m_dma_init+0x48>)
    5260:	622a      	str	r2, [r5, #32]
}
    5262:	4618      	mov	r0, r3
    5264:	bd38      	pop	{r3, r4, r5, pc}
    5266:	2000      	movs	r0, #0
    5268:	e7eb      	b.n	5242 <spi_m_dma_init+0xe>
    526a:	bf00      	nop
    526c:	0000e040 	.word	0x0000e040
    5270:	00005f69 	.word	0x00005f69
    5274:	00008089 	.word	0x00008089
    5278:	00005201 	.word	0x00005201
    527c:	000051cd 	.word	0x000051cd

00005280 <spi_m_dma_enable>:
{
    5280:	b510      	push	{r4, lr}
	ASSERT(spi);
    5282:	4604      	mov	r4, r0
    5284:	2251      	movs	r2, #81	; 0x51
    5286:	4905      	ldr	r1, [pc, #20]	; (529c <spi_m_dma_enable+0x1c>)
    5288:	3000      	adds	r0, #0
    528a:	bf18      	it	ne
    528c:	2001      	movne	r0, #1
    528e:	4b04      	ldr	r3, [pc, #16]	; (52a0 <spi_m_dma_enable+0x20>)
    5290:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    5292:	1d20      	adds	r0, r4, #4
    5294:	4b03      	ldr	r3, [pc, #12]	; (52a4 <spi_m_dma_enable+0x24>)
    5296:	4798      	blx	r3
    5298:	bd10      	pop	{r4, pc}
    529a:	bf00      	nop
    529c:	0000e040 	.word	0x0000e040
    52a0:	00005f69 	.word	0x00005f69
    52a4:	00008205 	.word	0x00008205

000052a8 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    52a8:	b570      	push	{r4, r5, r6, lr}
    52aa:	460d      	mov	r5, r1
    52ac:	4616      	mov	r6, r2
	ASSERT(spi);
    52ae:	4604      	mov	r4, r0
    52b0:	22a8      	movs	r2, #168	; 0xa8
    52b2:	4906      	ldr	r1, [pc, #24]	; (52cc <spi_m_dma_register_callback+0x24>)
    52b4:	3000      	adds	r0, #0
    52b6:	bf18      	it	ne
    52b8:	2001      	movne	r0, #1
    52ba:	4b05      	ldr	r3, [pc, #20]	; (52d0 <spi_m_dma_register_callback+0x28>)
    52bc:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    52be:	4632      	mov	r2, r6
    52c0:	4629      	mov	r1, r5
    52c2:	1d20      	adds	r0, r4, #4
    52c4:	4b03      	ldr	r3, [pc, #12]	; (52d4 <spi_m_dma_register_callback+0x2c>)
    52c6:	4798      	blx	r3
    52c8:	bd70      	pop	{r4, r5, r6, pc}
    52ca:	bf00      	nop
    52cc:	0000e040 	.word	0x0000e040
    52d0:	00005f69 	.word	0x00005f69
    52d4:	00008235 	.word	0x00008235

000052d8 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    52d8:	b538      	push	{r3, r4, r5, lr}
    52da:	460d      	mov	r5, r1
	ASSERT(spi && io);
    52dc:	4604      	mov	r4, r0
    52de:	b150      	cbz	r0, 52f6 <spi_m_dma_get_io_descriptor+0x1e>
    52e0:	1c08      	adds	r0, r1, #0
    52e2:	bf18      	it	ne
    52e4:	2001      	movne	r0, #1
    52e6:	22ae      	movs	r2, #174	; 0xae
    52e8:	4904      	ldr	r1, [pc, #16]	; (52fc <spi_m_dma_get_io_descriptor+0x24>)
    52ea:	4b05      	ldr	r3, [pc, #20]	; (5300 <spi_m_dma_get_io_descriptor+0x28>)
    52ec:	4798      	blx	r3
	*io = &spi->io;
    52ee:	3420      	adds	r4, #32
    52f0:	602c      	str	r4, [r5, #0]

	return 0;
}
    52f2:	2000      	movs	r0, #0
    52f4:	bd38      	pop	{r3, r4, r5, pc}
    52f6:	2000      	movs	r0, #0
    52f8:	e7f5      	b.n	52e6 <spi_m_dma_get_io_descriptor+0xe>
    52fa:	bf00      	nop
    52fc:	0000e040 	.word	0x0000e040
    5300:	00005f69 	.word	0x00005f69

00005304 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    5304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5306:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    5308:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    530a:	b12f      	cbz	r7, 5318 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    530c:	688d      	ldr	r5, [r1, #8]
    530e:	463c      	mov	r4, r7
    5310:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    5312:	f1c2 0e01 	rsb	lr, r2, #1
    5316:	e00b      	b.n	5330 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    5318:	4b0e      	ldr	r3, [pc, #56]	; (5354 <timer_add_timer_task+0x50>)
    531a:	4798      	blx	r3
		return;
    531c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    531e:	4473      	add	r3, lr
    5320:	68a0      	ldr	r0, [r4, #8]
    5322:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    5324:	42ab      	cmp	r3, r5
    5326:	d20a      	bcs.n	533e <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    5328:	6823      	ldr	r3, [r4, #0]
    532a:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    532c:	b153      	cbz	r3, 5344 <timer_add_timer_task+0x40>
    532e:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    5330:	6863      	ldr	r3, [r4, #4]
    5332:	4293      	cmp	r3, r2
    5334:	d8f3      	bhi.n	531e <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    5336:	68a0      	ldr	r0, [r4, #8]
    5338:	4403      	add	r3, r0
    533a:	1a9b      	subs	r3, r3, r2
    533c:	e7f2      	b.n	5324 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    533e:	42a7      	cmp	r7, r4
    5340:	d004      	beq.n	534c <timer_add_timer_task+0x48>
    5342:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    5344:	4620      	mov	r0, r4
    5346:	4b04      	ldr	r3, [pc, #16]	; (5358 <timer_add_timer_task+0x54>)
    5348:	4798      	blx	r3
    534a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    534c:	4660      	mov	r0, ip
    534e:	4b01      	ldr	r3, [pc, #4]	; (5354 <timer_add_timer_task+0x50>)
    5350:	4798      	blx	r3
    5352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5354:	00005f91 	.word	0x00005f91
    5358:	00005fbd 	.word	0x00005fbd

0000535c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    535c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    5360:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    5362:	6907      	ldr	r7, [r0, #16]
    5364:	3701      	adds	r7, #1
    5366:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    5368:	7e03      	ldrb	r3, [r0, #24]
    536a:	f013 0f01 	tst.w	r3, #1
    536e:	d113      	bne.n	5398 <timer_process_counted+0x3c>
    5370:	7e03      	ldrb	r3, [r0, #24]
    5372:	f013 0f02 	tst.w	r3, #2
    5376:	d10f      	bne.n	5398 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    5378:	b354      	cbz	r4, 53d0 <timer_process_counted+0x74>
    537a:	6863      	ldr	r3, [r4, #4]
    537c:	1afb      	subs	r3, r7, r3
    537e:	68a2      	ldr	r2, [r4, #8]
    5380:	4293      	cmp	r3, r2
    5382:	d307      	bcc.n	5394 <timer_process_counted+0x38>
    5384:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    5386:	f100 0814 	add.w	r8, r0, #20
    538a:	f8df 9048 	ldr.w	r9, [pc, #72]	; 53d4 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    538e:	f8df a048 	ldr.w	sl, [pc, #72]	; 53d8 <timer_process_counted+0x7c>
    5392:	e012      	b.n	53ba <timer_process_counted+0x5e>
    5394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    5398:	7e03      	ldrb	r3, [r0, #24]
    539a:	f043 0302 	orr.w	r3, r3, #2
    539e:	7603      	strb	r3, [r0, #24]
		return;
    53a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    53a4:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    53a6:	68e3      	ldr	r3, [r4, #12]
    53a8:	4620      	mov	r0, r4
    53aa:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    53ac:	b185      	cbz	r5, 53d0 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    53ae:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    53b0:	686b      	ldr	r3, [r5, #4]
    53b2:	1afb      	subs	r3, r7, r3
    53b4:	68aa      	ldr	r2, [r5, #8]
    53b6:	4293      	cmp	r3, r2
    53b8:	d30a      	bcc.n	53d0 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    53ba:	4640      	mov	r0, r8
    53bc:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    53be:	7c23      	ldrb	r3, [r4, #16]
    53c0:	2b01      	cmp	r3, #1
    53c2:	d1ef      	bne.n	53a4 <timer_process_counted+0x48>
			tmp->time_label = time;
    53c4:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    53c6:	463a      	mov	r2, r7
    53c8:	4621      	mov	r1, r4
    53ca:	4640      	mov	r0, r8
    53cc:	47d0      	blx	sl
    53ce:	e7e9      	b.n	53a4 <timer_process_counted+0x48>
    53d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    53d4:	00006005 	.word	0x00006005
    53d8:	00005305 	.word	0x00005305

000053dc <timer_init>:
{
    53dc:	b570      	push	{r4, r5, r6, lr}
    53de:	460e      	mov	r6, r1
    53e0:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    53e2:	4604      	mov	r4, r0
    53e4:	b190      	cbz	r0, 540c <timer_init+0x30>
    53e6:	b199      	cbz	r1, 5410 <timer_init+0x34>
    53e8:	1c10      	adds	r0, r2, #0
    53ea:	bf18      	it	ne
    53ec:	2001      	movne	r0, #1
    53ee:	223b      	movs	r2, #59	; 0x3b
    53f0:	4908      	ldr	r1, [pc, #32]	; (5414 <timer_init+0x38>)
    53f2:	4b09      	ldr	r3, [pc, #36]	; (5418 <timer_init+0x3c>)
    53f4:	4798      	blx	r3
	descr->func = func;
    53f6:	4620      	mov	r0, r4
    53f8:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    53fc:	682b      	ldr	r3, [r5, #0]
    53fe:	4631      	mov	r1, r6
    5400:	4798      	blx	r3
	descr->time                           = 0;
    5402:	2000      	movs	r0, #0
    5404:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    5406:	4b05      	ldr	r3, [pc, #20]	; (541c <timer_init+0x40>)
    5408:	6063      	str	r3, [r4, #4]
}
    540a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    540c:	2000      	movs	r0, #0
    540e:	e7ee      	b.n	53ee <timer_init+0x12>
    5410:	2000      	movs	r0, #0
    5412:	e7ec      	b.n	53ee <timer_init+0x12>
    5414:	0000e05c 	.word	0x0000e05c
    5418:	00005f69 	.word	0x00005f69
    541c:	0000535d 	.word	0x0000535d

00005420 <timer_start>:
{
    5420:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    5422:	4604      	mov	r4, r0
    5424:	b198      	cbz	r0, 544e <timer_start+0x2e>
    5426:	6800      	ldr	r0, [r0, #0]
    5428:	3000      	adds	r0, #0
    542a:	bf18      	it	ne
    542c:	2001      	movne	r0, #1
    542e:	2254      	movs	r2, #84	; 0x54
    5430:	4909      	ldr	r1, [pc, #36]	; (5458 <timer_start+0x38>)
    5432:	4b0a      	ldr	r3, [pc, #40]	; (545c <timer_start+0x3c>)
    5434:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    5436:	1d25      	adds	r5, r4, #4
    5438:	6823      	ldr	r3, [r4, #0]
    543a:	699b      	ldr	r3, [r3, #24]
    543c:	4628      	mov	r0, r5
    543e:	4798      	blx	r3
    5440:	b938      	cbnz	r0, 5452 <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    5442:	6823      	ldr	r3, [r4, #0]
    5444:	689b      	ldr	r3, [r3, #8]
    5446:	4628      	mov	r0, r5
    5448:	4798      	blx	r3
	return ERR_NONE;
    544a:	2000      	movs	r0, #0
    544c:	bd38      	pop	{r3, r4, r5, pc}
    544e:	2000      	movs	r0, #0
    5450:	e7ed      	b.n	542e <timer_start+0xe>
		return ERR_DENIED;
    5452:	f06f 0010 	mvn.w	r0, #16
}
    5456:	bd38      	pop	{r3, r4, r5, pc}
    5458:	0000e05c 	.word	0x0000e05c
    545c:	00005f69 	.word	0x00005f69

00005460 <timer_add_task>:
{
    5460:	b570      	push	{r4, r5, r6, lr}
    5462:	b082      	sub	sp, #8
    5464:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    5466:	4604      	mov	r4, r0
    5468:	b328      	cbz	r0, 54b6 <timer_add_task+0x56>
    546a:	b331      	cbz	r1, 54ba <timer_add_task+0x5a>
    546c:	6800      	ldr	r0, [r0, #0]
    546e:	3000      	adds	r0, #0
    5470:	bf18      	it	ne
    5472:	2001      	movne	r0, #1
    5474:	227b      	movs	r2, #123	; 0x7b
    5476:	4920      	ldr	r1, [pc, #128]	; (54f8 <timer_add_task+0x98>)
    5478:	4b20      	ldr	r3, [pc, #128]	; (54fc <timer_add_task+0x9c>)
    547a:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    547c:	7f23      	ldrb	r3, [r4, #28]
    547e:	f043 0301 	orr.w	r3, r3, #1
    5482:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    5484:	f104 0618 	add.w	r6, r4, #24
    5488:	4629      	mov	r1, r5
    548a:	4630      	mov	r0, r6
    548c:	4b1c      	ldr	r3, [pc, #112]	; (5500 <timer_add_task+0xa0>)
    548e:	4798      	blx	r3
    5490:	b9a8      	cbnz	r0, 54be <timer_add_task+0x5e>
	task->time_label = descr->time;
    5492:	6963      	ldr	r3, [r4, #20]
    5494:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    5496:	6962      	ldr	r2, [r4, #20]
    5498:	4629      	mov	r1, r5
    549a:	4630      	mov	r0, r6
    549c:	4b19      	ldr	r3, [pc, #100]	; (5504 <timer_add_task+0xa4>)
    549e:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    54a0:	7f23      	ldrb	r3, [r4, #28]
    54a2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    54a6:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    54a8:	7f23      	ldrb	r3, [r4, #28]
    54aa:	f013 0f02 	tst.w	r3, #2
    54ae:	d112      	bne.n	54d6 <timer_add_task+0x76>
	return ERR_NONE;
    54b0:	2000      	movs	r0, #0
}
    54b2:	b002      	add	sp, #8
    54b4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    54b6:	2000      	movs	r0, #0
    54b8:	e7dc      	b.n	5474 <timer_add_task+0x14>
    54ba:	2000      	movs	r0, #0
    54bc:	e7da      	b.n	5474 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    54be:	7f23      	ldrb	r3, [r4, #28]
    54c0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    54c4:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    54c6:	2280      	movs	r2, #128	; 0x80
    54c8:	490b      	ldr	r1, [pc, #44]	; (54f8 <timer_add_task+0x98>)
    54ca:	2000      	movs	r0, #0
    54cc:	4b0b      	ldr	r3, [pc, #44]	; (54fc <timer_add_task+0x9c>)
    54ce:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    54d0:	f06f 0011 	mvn.w	r0, #17
    54d4:	e7ed      	b.n	54b2 <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    54d6:	a801      	add	r0, sp, #4
    54d8:	4b0b      	ldr	r3, [pc, #44]	; (5508 <timer_add_task+0xa8>)
    54da:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    54dc:	7f23      	ldrb	r3, [r4, #28]
    54de:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    54e2:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    54e4:	6823      	ldr	r3, [r4, #0]
    54e6:	69db      	ldr	r3, [r3, #28]
    54e8:	1d20      	adds	r0, r4, #4
    54ea:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    54ec:	a801      	add	r0, sp, #4
    54ee:	4b07      	ldr	r3, [pc, #28]	; (550c <timer_add_task+0xac>)
    54f0:	4798      	blx	r3
	return ERR_NONE;
    54f2:	2000      	movs	r0, #0
    54f4:	e7dd      	b.n	54b2 <timer_add_task+0x52>
    54f6:	bf00      	nop
    54f8:	0000e05c 	.word	0x0000e05c
    54fc:	00005f69 	.word	0x00005f69
    5500:	00005f6f 	.word	0x00005f6f
    5504:	00005305 	.word	0x00005305
    5508:	00004b75 	.word	0x00004b75
    550c:	00004b83 	.word	0x00004b83

00005510 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    5510:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    5512:	2300      	movs	r3, #0
    5514:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    5516:	69c3      	ldr	r3, [r0, #28]
    5518:	b11b      	cbz	r3, 5522 <usart_transmission_complete+0x12>
    551a:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    551e:	4610      	mov	r0, r2
    5520:	4798      	blx	r3
    5522:	bd08      	pop	{r3, pc}

00005524 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    5524:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    5526:	2300      	movs	r3, #0
    5528:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    552a:	6a43      	ldr	r3, [r0, #36]	; 0x24
    552c:	b11b      	cbz	r3, 5536 <usart_error+0x12>
    552e:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    5532:	4610      	mov	r0, r2
    5534:	4798      	blx	r3
    5536:	bd08      	pop	{r3, pc}

00005538 <usart_fill_rx_buffer>:
{
    5538:	b538      	push	{r3, r4, r5, lr}
    553a:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    553c:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    5540:	302c      	adds	r0, #44	; 0x2c
    5542:	4b03      	ldr	r3, [pc, #12]	; (5550 <usart_fill_rx_buffer+0x18>)
    5544:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    5546:	6a23      	ldr	r3, [r4, #32]
    5548:	b10b      	cbz	r3, 554e <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    554a:	4628      	mov	r0, r5
    554c:	4798      	blx	r3
    554e:	bd38      	pop	{r3, r4, r5, pc}
    5550:	000060a5 	.word	0x000060a5

00005554 <usart_async_write>:
{
    5554:	b570      	push	{r4, r5, r6, lr}
    5556:	460e      	mov	r6, r1
    5558:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    555a:	4604      	mov	r4, r0
    555c:	b1e0      	cbz	r0, 5598 <usart_async_write+0x44>
    555e:	b1e9      	cbz	r1, 559c <usart_async_write+0x48>
    5560:	1c10      	adds	r0, r2, #0
    5562:	bf18      	it	ne
    5564:	2001      	movne	r0, #1
    5566:	f240 123b 	movw	r2, #315	; 0x13b
    556a:	490f      	ldr	r1, [pc, #60]	; (55a8 <usart_async_write+0x54>)
    556c:	4b0f      	ldr	r3, [pc, #60]	; (55ac <usart_async_write+0x58>)
    556e:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    5570:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    5574:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    5578:	429a      	cmp	r2, r3
    557a:	d111      	bne.n	55a0 <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    557c:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    557e:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    5582:	2300      	movs	r3, #0
    5584:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    5588:	2301      	movs	r3, #1
    558a:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    558c:	f104 0008 	add.w	r0, r4, #8
    5590:	4b07      	ldr	r3, [pc, #28]	; (55b0 <usart_async_write+0x5c>)
    5592:	4798      	blx	r3
	return (int32_t)length;
    5594:	4628      	mov	r0, r5
    5596:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    5598:	2000      	movs	r0, #0
    559a:	e7e4      	b.n	5566 <usart_async_write+0x12>
    559c:	2000      	movs	r0, #0
    559e:	e7e2      	b.n	5566 <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    55a0:	f06f 001b 	mvn.w	r0, #27
}
    55a4:	bd70      	pop	{r4, r5, r6, pc}
    55a6:	bf00      	nop
    55a8:	0000e074 	.word	0x0000e074
    55ac:	00005f69 	.word	0x00005f69
    55b0:	0000784f 	.word	0x0000784f

000055b4 <usart_process_byte_sent>:
{
    55b4:	b510      	push	{r4, lr}
    55b6:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    55b8:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    55ba:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    55be:	429a      	cmp	r2, r3
    55c0:	d009      	beq.n	55d6 <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    55c2:	6c02      	ldr	r2, [r0, #64]	; 0x40
    55c4:	1c59      	adds	r1, r3, #1
    55c6:	8781      	strh	r1, [r0, #60]	; 0x3c
    55c8:	5cd1      	ldrb	r1, [r2, r3]
    55ca:	4b04      	ldr	r3, [pc, #16]	; (55dc <usart_process_byte_sent+0x28>)
    55cc:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    55ce:	4620      	mov	r0, r4
    55d0:	4b03      	ldr	r3, [pc, #12]	; (55e0 <usart_process_byte_sent+0x2c>)
    55d2:	4798      	blx	r3
    55d4:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    55d6:	4b03      	ldr	r3, [pc, #12]	; (55e4 <usart_process_byte_sent+0x30>)
    55d8:	4798      	blx	r3
    55da:	bd10      	pop	{r4, pc}
    55dc:	00007823 	.word	0x00007823
    55e0:	0000784f 	.word	0x0000784f
    55e4:	00007857 	.word	0x00007857

000055e8 <usart_async_read>:
{
    55e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    55ec:	b082      	sub	sp, #8
    55ee:	460f      	mov	r7, r1
    55f0:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    55f2:	4606      	mov	r6, r0
    55f4:	b1a0      	cbz	r0, 5620 <usart_async_read+0x38>
    55f6:	b199      	cbz	r1, 5620 <usart_async_read+0x38>
    55f8:	2a00      	cmp	r2, #0
    55fa:	d12d      	bne.n	5658 <usart_async_read+0x70>
    55fc:	f44f 72ac 	mov.w	r2, #344	; 0x158
    5600:	4929      	ldr	r1, [pc, #164]	; (56a8 <usart_async_read+0xc0>)
    5602:	2000      	movs	r0, #0
    5604:	4b29      	ldr	r3, [pc, #164]	; (56ac <usart_async_read+0xc4>)
    5606:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    5608:	a801      	add	r0, sp, #4
    560a:	4b29      	ldr	r3, [pc, #164]	; (56b0 <usart_async_read+0xc8>)
    560c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    560e:	f106 0034 	add.w	r0, r6, #52	; 0x34
    5612:	4b28      	ldr	r3, [pc, #160]	; (56b4 <usart_async_read+0xcc>)
    5614:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    5616:	a801      	add	r0, sp, #4
    5618:	4b27      	ldr	r3, [pc, #156]	; (56b8 <usart_async_read+0xd0>)
    561a:	4798      	blx	r3
	uint16_t                       was_read = 0;
    561c:	2500      	movs	r5, #0
	return (int32_t)was_read;
    561e:	e03e      	b.n	569e <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    5620:	f44f 72ac 	mov.w	r2, #344	; 0x158
    5624:	4920      	ldr	r1, [pc, #128]	; (56a8 <usart_async_read+0xc0>)
    5626:	2000      	movs	r0, #0
    5628:	4b20      	ldr	r3, [pc, #128]	; (56ac <usart_async_read+0xc4>)
    562a:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    562c:	a801      	add	r0, sp, #4
    562e:	4b20      	ldr	r3, [pc, #128]	; (56b0 <usart_async_read+0xc8>)
    5630:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    5632:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    5636:	4650      	mov	r0, sl
    5638:	4b1e      	ldr	r3, [pc, #120]	; (56b4 <usart_async_read+0xcc>)
    563a:	4798      	blx	r3
    563c:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    563e:	a801      	add	r0, sp, #4
    5640:	4b1d      	ldr	r3, [pc, #116]	; (56b8 <usart_async_read+0xd0>)
    5642:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    5644:	f1b9 0f00 	cmp.w	r9, #0
    5648:	d004      	beq.n	5654 <usart_async_read+0x6c>
    564a:	f1b8 0f00 	cmp.w	r8, #0
    564e:	d119      	bne.n	5684 <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    5650:	2500      	movs	r5, #0
    5652:	e024      	b.n	569e <usart_async_read+0xb6>
    5654:	2500      	movs	r5, #0
    5656:	e022      	b.n	569e <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    5658:	f44f 72ac 	mov.w	r2, #344	; 0x158
    565c:	4912      	ldr	r1, [pc, #72]	; (56a8 <usart_async_read+0xc0>)
    565e:	2001      	movs	r0, #1
    5660:	4b12      	ldr	r3, [pc, #72]	; (56ac <usart_async_read+0xc4>)
    5662:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    5664:	a801      	add	r0, sp, #4
    5666:	4b12      	ldr	r3, [pc, #72]	; (56b0 <usart_async_read+0xc8>)
    5668:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    566a:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    566e:	4650      	mov	r0, sl
    5670:	4b10      	ldr	r3, [pc, #64]	; (56b4 <usart_async_read+0xcc>)
    5672:	4798      	blx	r3
    5674:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    5676:	a801      	add	r0, sp, #4
    5678:	4b0f      	ldr	r3, [pc, #60]	; (56b8 <usart_async_read+0xd0>)
    567a:	4798      	blx	r3
	uint16_t                       was_read = 0;
    567c:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    567e:	f1b9 0f00 	cmp.w	r9, #0
    5682:	d00c      	beq.n	569e <usart_async_read+0xb6>
{
    5684:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    5686:	4e0d      	ldr	r6, [pc, #52]	; (56bc <usart_async_read+0xd4>)
    5688:	1c60      	adds	r0, r4, #1
    568a:	b285      	uxth	r5, r0
    568c:	1939      	adds	r1, r7, r4
    568e:	4650      	mov	r0, sl
    5690:	47b0      	blx	r6
    5692:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    5694:	454c      	cmp	r4, r9
    5696:	d202      	bcs.n	569e <usart_async_read+0xb6>
    5698:	b2a3      	uxth	r3, r4
    569a:	4598      	cmp	r8, r3
    569c:	d8f4      	bhi.n	5688 <usart_async_read+0xa0>
}
    569e:	4628      	mov	r0, r5
    56a0:	b002      	add	sp, #8
    56a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    56a6:	bf00      	nop
    56a8:	0000e074 	.word	0x0000e074
    56ac:	00005f69 	.word	0x00005f69
    56b0:	00004b75 	.word	0x00004b75
    56b4:	000060e5 	.word	0x000060e5
    56b8:	00004b83 	.word	0x00004b83
    56bc:	00006061 	.word	0x00006061

000056c0 <usart_async_init>:
{
    56c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56c2:	460d      	mov	r5, r1
    56c4:	4616      	mov	r6, r2
    56c6:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    56c8:	4604      	mov	r4, r0
    56ca:	b320      	cbz	r0, 5716 <usart_async_init+0x56>
    56cc:	b329      	cbz	r1, 571a <usart_async_init+0x5a>
    56ce:	b332      	cbz	r2, 571e <usart_async_init+0x5e>
    56d0:	1c18      	adds	r0, r3, #0
    56d2:	bf18      	it	ne
    56d4:	2001      	movne	r0, #1
    56d6:	223a      	movs	r2, #58	; 0x3a
    56d8:	4913      	ldr	r1, [pc, #76]	; (5728 <usart_async_init+0x68>)
    56da:	4b14      	ldr	r3, [pc, #80]	; (572c <usart_async_init+0x6c>)
    56dc:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    56de:	463a      	mov	r2, r7
    56e0:	4631      	mov	r1, r6
    56e2:	f104 0034 	add.w	r0, r4, #52	; 0x34
    56e6:	4b12      	ldr	r3, [pc, #72]	; (5730 <usart_async_init+0x70>)
    56e8:	4798      	blx	r3
    56ea:	b9d0      	cbnz	r0, 5722 <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    56ec:	4629      	mov	r1, r5
    56ee:	f104 0008 	add.w	r0, r4, #8
    56f2:	4b10      	ldr	r3, [pc, #64]	; (5734 <usart_async_init+0x74>)
    56f4:	4798      	blx	r3
	if (init_status) {
    56f6:	4603      	mov	r3, r0
    56f8:	b958      	cbnz	r0, 5712 <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    56fa:	4a0f      	ldr	r2, [pc, #60]	; (5738 <usart_async_init+0x78>)
    56fc:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    56fe:	4a0f      	ldr	r2, [pc, #60]	; (573c <usart_async_init+0x7c>)
    5700:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    5702:	4a0f      	ldr	r2, [pc, #60]	; (5740 <usart_async_init+0x80>)
    5704:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    5706:	4a0f      	ldr	r2, [pc, #60]	; (5744 <usart_async_init+0x84>)
    5708:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    570a:	4a0f      	ldr	r2, [pc, #60]	; (5748 <usart_async_init+0x88>)
    570c:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    570e:	4a0f      	ldr	r2, [pc, #60]	; (574c <usart_async_init+0x8c>)
    5710:	6162      	str	r2, [r4, #20]
}
    5712:	4618      	mov	r0, r3
    5714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    5716:	2000      	movs	r0, #0
    5718:	e7dd      	b.n	56d6 <usart_async_init+0x16>
    571a:	2000      	movs	r0, #0
    571c:	e7db      	b.n	56d6 <usart_async_init+0x16>
    571e:	2000      	movs	r0, #0
    5720:	e7d9      	b.n	56d6 <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    5722:	f06f 030c 	mvn.w	r3, #12
    5726:	e7f4      	b.n	5712 <usart_async_init+0x52>
    5728:	0000e074 	.word	0x0000e074
    572c:	00005f69 	.word	0x00005f69
    5730:	00006011 	.word	0x00006011
    5734:	00007755 	.word	0x00007755
    5738:	000055e9 	.word	0x000055e9
    573c:	00005555 	.word	0x00005555
    5740:	000055b5 	.word	0x000055b5
    5744:	00005539 	.word	0x00005539
    5748:	00005511 	.word	0x00005511
    574c:	00005525 	.word	0x00005525

00005750 <usart_async_enable>:
{
    5750:	b510      	push	{r4, lr}
	ASSERT(descr);
    5752:	4604      	mov	r4, r0
    5754:	2261      	movs	r2, #97	; 0x61
    5756:	4906      	ldr	r1, [pc, #24]	; (5770 <usart_async_enable+0x20>)
    5758:	3000      	adds	r0, #0
    575a:	bf18      	it	ne
    575c:	2001      	movne	r0, #1
    575e:	4b05      	ldr	r3, [pc, #20]	; (5774 <usart_async_enable+0x24>)
    5760:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    5762:	f104 0008 	add.w	r0, r4, #8
    5766:	4b04      	ldr	r3, [pc, #16]	; (5778 <usart_async_enable+0x28>)
    5768:	4798      	blx	r3
}
    576a:	2000      	movs	r0, #0
    576c:	bd10      	pop	{r4, pc}
    576e:	bf00      	nop
    5770:	0000e074 	.word	0x0000e074
    5774:	00005f69 	.word	0x00005f69
    5778:	000077e5 	.word	0x000077e5

0000577c <usart_async_disable>:
{
    577c:	b510      	push	{r4, lr}
	ASSERT(descr);
    577e:	4604      	mov	r4, r0
    5780:	226c      	movs	r2, #108	; 0x6c
    5782:	4906      	ldr	r1, [pc, #24]	; (579c <usart_async_disable+0x20>)
    5784:	3000      	adds	r0, #0
    5786:	bf18      	it	ne
    5788:	2001      	movne	r0, #1
    578a:	4b05      	ldr	r3, [pc, #20]	; (57a0 <usart_async_disable+0x24>)
    578c:	4798      	blx	r3
	_usart_async_disable(&descr->device);
    578e:	f104 0008 	add.w	r0, r4, #8
    5792:	4b04      	ldr	r3, [pc, #16]	; (57a4 <usart_async_disable+0x28>)
    5794:	4798      	blx	r3
}
    5796:	2000      	movs	r0, #0
    5798:	bd10      	pop	{r4, pc}
    579a:	bf00      	nop
    579c:	0000e074 	.word	0x0000e074
    57a0:	00005f69 	.word	0x00005f69
    57a4:	000077f9 	.word	0x000077f9

000057a8 <usart_async_get_io_descriptor>:
{
    57a8:	b538      	push	{r3, r4, r5, lr}
    57aa:	460c      	mov	r4, r1
	ASSERT(descr && io);
    57ac:	4605      	mov	r5, r0
    57ae:	b148      	cbz	r0, 57c4 <usart_async_get_io_descriptor+0x1c>
    57b0:	1c08      	adds	r0, r1, #0
    57b2:	bf18      	it	ne
    57b4:	2001      	movne	r0, #1
    57b6:	2277      	movs	r2, #119	; 0x77
    57b8:	4903      	ldr	r1, [pc, #12]	; (57c8 <usart_async_get_io_descriptor+0x20>)
    57ba:	4b04      	ldr	r3, [pc, #16]	; (57cc <usart_async_get_io_descriptor+0x24>)
    57bc:	4798      	blx	r3
	*io = &descr->io;
    57be:	6025      	str	r5, [r4, #0]
}
    57c0:	2000      	movs	r0, #0
    57c2:	bd38      	pop	{r3, r4, r5, pc}
    57c4:	2000      	movs	r0, #0
    57c6:	e7f6      	b.n	57b6 <usart_async_get_io_descriptor+0xe>
    57c8:	0000e074 	.word	0x0000e074
    57cc:	00005f69 	.word	0x00005f69

000057d0 <usart_async_register_callback>:
{
    57d0:	b570      	push	{r4, r5, r6, lr}
    57d2:	460c      	mov	r4, r1
    57d4:	4616      	mov	r6, r2
	ASSERT(descr);
    57d6:	4605      	mov	r5, r0
    57d8:	2283      	movs	r2, #131	; 0x83
    57da:	4917      	ldr	r1, [pc, #92]	; (5838 <usart_async_register_callback+0x68>)
    57dc:	3000      	adds	r0, #0
    57de:	bf18      	it	ne
    57e0:	2001      	movne	r0, #1
    57e2:	4b16      	ldr	r3, [pc, #88]	; (583c <usart_async_register_callback+0x6c>)
    57e4:	4798      	blx	r3
	switch (type) {
    57e6:	2c01      	cmp	r4, #1
    57e8:	d010      	beq.n	580c <usart_async_register_callback+0x3c>
    57ea:	b124      	cbz	r4, 57f6 <usart_async_register_callback+0x26>
    57ec:	2c02      	cmp	r4, #2
    57ee:	d018      	beq.n	5822 <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    57f0:	f06f 000c 	mvn.w	r0, #12
}
    57f4:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    57f6:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    57f8:	1c32      	adds	r2, r6, #0
    57fa:	bf18      	it	ne
    57fc:	2201      	movne	r2, #1
    57fe:	2101      	movs	r1, #1
    5800:	f105 0008 	add.w	r0, r5, #8
    5804:	4b0e      	ldr	r3, [pc, #56]	; (5840 <usart_async_register_callback+0x70>)
    5806:	4798      	blx	r3
	return ERR_NONE;
    5808:	2000      	movs	r0, #0
		break;
    580a:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    580c:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    580e:	1c32      	adds	r2, r6, #0
    5810:	bf18      	it	ne
    5812:	2201      	movne	r2, #1
    5814:	2102      	movs	r1, #2
    5816:	f105 0008 	add.w	r0, r5, #8
    581a:	4b09      	ldr	r3, [pc, #36]	; (5840 <usart_async_register_callback+0x70>)
    581c:	4798      	blx	r3
	return ERR_NONE;
    581e:	2000      	movs	r0, #0
		break;
    5820:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    5822:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    5824:	1c32      	adds	r2, r6, #0
    5826:	bf18      	it	ne
    5828:	2201      	movne	r2, #1
    582a:	2103      	movs	r1, #3
    582c:	f105 0008 	add.w	r0, r5, #8
    5830:	4b03      	ldr	r3, [pc, #12]	; (5840 <usart_async_register_callback+0x70>)
    5832:	4798      	blx	r3
	return ERR_NONE;
    5834:	2000      	movs	r0, #0
		break;
    5836:	bd70      	pop	{r4, r5, r6, pc}
    5838:	0000e074 	.word	0x0000e074
    583c:	00005f69 	.word	0x00005f69
    5840:	00007861 	.word	0x00007861

00005844 <usart_async_set_parity>:
{
    5844:	b538      	push	{r3, r4, r5, lr}
    5846:	460d      	mov	r5, r1
	ASSERT(descr);
    5848:	4604      	mov	r4, r0
    584a:	22cb      	movs	r2, #203	; 0xcb
    584c:	4906      	ldr	r1, [pc, #24]	; (5868 <usart_async_set_parity+0x24>)
    584e:	3000      	adds	r0, #0
    5850:	bf18      	it	ne
    5852:	2001      	movne	r0, #1
    5854:	4b05      	ldr	r3, [pc, #20]	; (586c <usart_async_set_parity+0x28>)
    5856:	4798      	blx	r3
	_usart_async_set_parity(&descr->device, parity);
    5858:	4629      	mov	r1, r5
    585a:	f104 0008 	add.w	r0, r4, #8
    585e:	4b04      	ldr	r3, [pc, #16]	; (5870 <usart_async_set_parity+0x2c>)
    5860:	4798      	blx	r3
}
    5862:	2000      	movs	r0, #0
    5864:	bd38      	pop	{r3, r4, r5, pc}
    5866:	bf00      	nop
    5868:	0000e074 	.word	0x0000e074
    586c:	00005f69 	.word	0x00005f69
    5870:	0000780d 	.word	0x0000780d

00005874 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    5874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5878:	460f      	mov	r7, r1
    587a:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    587c:	4604      	mov	r4, r0
    587e:	b328      	cbz	r0, 58cc <usart_sync_write+0x58>
    5880:	b331      	cbz	r1, 58d0 <usart_sync_write+0x5c>
    5882:	1c10      	adds	r0, r2, #0
    5884:	bf18      	it	ne
    5886:	2001      	movne	r0, #1
    5888:	22f1      	movs	r2, #241	; 0xf1
    588a:	4912      	ldr	r1, [pc, #72]	; (58d4 <usart_sync_write+0x60>)
    588c:	4b12      	ldr	r3, [pc, #72]	; (58d8 <usart_sync_write+0x64>)
    588e:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    5890:	3408      	adds	r4, #8
    5892:	4d12      	ldr	r5, [pc, #72]	; (58dc <usart_sync_write+0x68>)
    5894:	4620      	mov	r0, r4
    5896:	47a8      	blx	r5
    5898:	2800      	cmp	r0, #0
    589a:	d0fb      	beq.n	5894 <usart_sync_write+0x20>
    589c:	3f01      	subs	r7, #1
    589e:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    58a0:	f8df 9040 	ldr.w	r9, [pc, #64]	; 58e4 <usart_sync_write+0x70>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    58a4:	4d0d      	ldr	r5, [pc, #52]	; (58dc <usart_sync_write+0x68>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    58a6:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    58aa:	4620      	mov	r0, r4
    58ac:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
    58ae:	4620      	mov	r0, r4
    58b0:	47a8      	blx	r5
    58b2:	2800      	cmp	r0, #0
    58b4:	d0fb      	beq.n	58ae <usart_sync_write+0x3a>
			;
	} while (++offset < length);
    58b6:	3601      	adds	r6, #1
    58b8:	4546      	cmp	r6, r8
    58ba:	d3f4      	bcc.n	58a6 <usart_sync_write+0x32>
	while (!_usart_sync_is_transmit_done(&descr->device))
    58bc:	4d08      	ldr	r5, [pc, #32]	; (58e0 <usart_sync_write+0x6c>)
    58be:	4620      	mov	r0, r4
    58c0:	47a8      	blx	r5
    58c2:	2800      	cmp	r0, #0
    58c4:	d0fb      	beq.n	58be <usart_sync_write+0x4a>
		;
	return (int32_t)offset;
}
    58c6:	4630      	mov	r0, r6
    58c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    58cc:	2000      	movs	r0, #0
    58ce:	e7db      	b.n	5888 <usart_sync_write+0x14>
    58d0:	2000      	movs	r0, #0
    58d2:	e7d9      	b.n	5888 <usart_sync_write+0x14>
    58d4:	0000e094 	.word	0x0000e094
    58d8:	00005f69 	.word	0x00005f69
    58dc:	00007831 	.word	0x00007831
    58e0:	0000783b 	.word	0x0000783b
    58e4:	0000781d 	.word	0x0000781d

000058e8 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    58e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    58ec:	460f      	mov	r7, r1
    58ee:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    58f0:	4604      	mov	r4, r0
    58f2:	b1e0      	cbz	r0, 592e <usart_sync_read+0x46>
    58f4:	b1e9      	cbz	r1, 5932 <usart_sync_read+0x4a>
    58f6:	1c10      	adds	r0, r2, #0
    58f8:	bf18      	it	ne
    58fa:	2001      	movne	r0, #1
    58fc:	f44f 7286 	mov.w	r2, #268	; 0x10c
    5900:	490d      	ldr	r1, [pc, #52]	; (5938 <usart_sync_read+0x50>)
    5902:	4b0e      	ldr	r3, [pc, #56]	; (593c <usart_sync_read+0x54>)
    5904:	4798      	blx	r3
    5906:	3f01      	subs	r7, #1
	uint32_t                      offset = 0;
    5908:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    590a:	3408      	adds	r4, #8
    590c:	4d0c      	ldr	r5, [pc, #48]	; (5940 <usart_sync_read+0x58>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    590e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 5944 <usart_sync_read+0x5c>
		while (!_usart_sync_is_byte_received(&descr->device))
    5912:	4620      	mov	r0, r4
    5914:	47a8      	blx	r5
    5916:	2800      	cmp	r0, #0
    5918:	d0fb      	beq.n	5912 <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    591a:	4620      	mov	r0, r4
    591c:	47c8      	blx	r9
    591e:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    5922:	3601      	adds	r6, #1
    5924:	4546      	cmp	r6, r8
    5926:	d3f4      	bcc.n	5912 <usart_sync_read+0x2a>

	return (int32_t)offset;
}
    5928:	4630      	mov	r0, r6
    592a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    592e:	2000      	movs	r0, #0
    5930:	e7e4      	b.n	58fc <usart_sync_read+0x14>
    5932:	2000      	movs	r0, #0
    5934:	e7e2      	b.n	58fc <usart_sync_read+0x14>
    5936:	bf00      	nop
    5938:	0000e094 	.word	0x0000e094
    593c:	00005f69 	.word	0x00005f69
    5940:	00007845 	.word	0x00007845
    5944:	00007829 	.word	0x00007829

00005948 <usart_sync_init>:
{
    5948:	b538      	push	{r3, r4, r5, lr}
    594a:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    594c:	4604      	mov	r4, r0
    594e:	b198      	cbz	r0, 5978 <usart_sync_init+0x30>
    5950:	1c08      	adds	r0, r1, #0
    5952:	bf18      	it	ne
    5954:	2001      	movne	r0, #1
    5956:	2234      	movs	r2, #52	; 0x34
    5958:	4908      	ldr	r1, [pc, #32]	; (597c <usart_sync_init+0x34>)
    595a:	4b09      	ldr	r3, [pc, #36]	; (5980 <usart_sync_init+0x38>)
    595c:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    595e:	4629      	mov	r1, r5
    5960:	f104 0008 	add.w	r0, r4, #8
    5964:	4b07      	ldr	r3, [pc, #28]	; (5984 <usart_sync_init+0x3c>)
    5966:	4798      	blx	r3
	if (init_status) {
    5968:	4603      	mov	r3, r0
    596a:	b918      	cbnz	r0, 5974 <usart_sync_init+0x2c>
	descr->io.read  = usart_sync_read;
    596c:	4a06      	ldr	r2, [pc, #24]	; (5988 <usart_sync_init+0x40>)
    596e:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    5970:	4a06      	ldr	r2, [pc, #24]	; (598c <usart_sync_init+0x44>)
    5972:	6022      	str	r2, [r4, #0]
}
    5974:	4618      	mov	r0, r3
    5976:	bd38      	pop	{r3, r4, r5, pc}
    5978:	2000      	movs	r0, #0
    597a:	e7ec      	b.n	5956 <usart_sync_init+0xe>
    597c:	0000e094 	.word	0x0000e094
    5980:	00005f69 	.word	0x00005f69
    5984:	00007729 	.word	0x00007729
    5988:	000058e9 	.word	0x000058e9
    598c:	00005875 	.word	0x00005875

00005990 <usart_sync_enable>:
{
    5990:	b510      	push	{r4, lr}
	ASSERT(descr);
    5992:	4604      	mov	r4, r0
    5994:	2253      	movs	r2, #83	; 0x53
    5996:	4906      	ldr	r1, [pc, #24]	; (59b0 <usart_sync_enable+0x20>)
    5998:	3000      	adds	r0, #0
    599a:	bf18      	it	ne
    599c:	2001      	movne	r0, #1
    599e:	4b05      	ldr	r3, [pc, #20]	; (59b4 <usart_sync_enable+0x24>)
    59a0:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    59a2:	f104 0008 	add.w	r0, r4, #8
    59a6:	4b04      	ldr	r3, [pc, #16]	; (59b8 <usart_sync_enable+0x28>)
    59a8:	4798      	blx	r3
}
    59aa:	2000      	movs	r0, #0
    59ac:	bd10      	pop	{r4, pc}
    59ae:	bf00      	nop
    59b0:	0000e094 	.word	0x0000e094
    59b4:	00005f69 	.word	0x00005f69
    59b8:	000077d1 	.word	0x000077d1

000059bc <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    59bc:	4b0f      	ldr	r3, [pc, #60]	; (59fc <_usb_d_find_ep+0x40>)
    59be:	7859      	ldrb	r1, [r3, #1]
    59c0:	4288      	cmp	r0, r1
    59c2:	d018      	beq.n	59f6 <_usb_d_find_ep+0x3a>
{
    59c4:	b430      	push	{r4, r5}
    59c6:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    59c8:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    59ca:	f000 050f 	and.w	r5, r0, #15
    59ce:	e007      	b.n	59e0 <_usb_d_find_ep+0x24>
    59d0:	3301      	adds	r3, #1
    59d2:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    59d4:	2b0d      	cmp	r3, #13
    59d6:	d009      	beq.n	59ec <_usb_d_find_ep+0x30>
    59d8:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    59da:	7851      	ldrb	r1, [r2, #1]
    59dc:	4281      	cmp	r1, r0
    59de:	d007      	beq.n	59f0 <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    59e0:	7814      	ldrb	r4, [r2, #0]
    59e2:	2c00      	cmp	r4, #0
    59e4:	d1f4      	bne.n	59d0 <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    59e6:	428d      	cmp	r5, r1
    59e8:	d1f2      	bne.n	59d0 <_usb_d_find_ep+0x14>
    59ea:	e001      	b.n	59f0 <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    59ec:	f04f 33ff 	mov.w	r3, #4294967295
}
    59f0:	4618      	mov	r0, r3
    59f2:	bc30      	pop	{r4, r5}
    59f4:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    59f6:	2300      	movs	r3, #0
}
    59f8:	4618      	mov	r0, r3
    59fa:	4770      	bx	lr
    59fc:	2000064c 	.word	0x2000064c

00005a00 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    5a00:	2000      	movs	r0, #0
    5a02:	4770      	bx	lr

00005a04 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    5a04:	b538      	push	{r3, r4, r5, lr}
    5a06:	4604      	mov	r4, r0
    5a08:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    5a0a:	4b09      	ldr	r3, [pc, #36]	; (5a30 <usb_d_cb_trans_more+0x2c>)
    5a0c:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    5a0e:	4b09      	ldr	r3, [pc, #36]	; (5a34 <usb_d_cb_trans_more+0x30>)
    5a10:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5a14:	789b      	ldrb	r3, [r3, #2]
    5a16:	2b03      	cmp	r3, #3
    5a18:	d001      	beq.n	5a1e <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    5a1a:	2000      	movs	r0, #0
}
    5a1c:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    5a1e:	4b05      	ldr	r3, [pc, #20]	; (5a34 <usb_d_cb_trans_more+0x30>)
    5a20:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5a24:	6983      	ldr	r3, [r0, #24]
    5a26:	4629      	mov	r1, r5
    5a28:	4620      	mov	r0, r4
    5a2a:	4798      	blx	r3
    5a2c:	bd38      	pop	{r3, r4, r5, pc}
    5a2e:	bf00      	nop
    5a30:	000059bd 	.word	0x000059bd
    5a34:	2000064c 	.word	0x2000064c

00005a38 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    5a38:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a3a:	b085      	sub	sp, #20
    5a3c:	4606      	mov	r6, r0
    5a3e:	460d      	mov	r5, r1
    5a40:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    5a42:	4b4d      	ldr	r3, [pc, #308]	; (5b78 <_usb_d_cb_trans_done+0x140>)
    5a44:	4798      	blx	r3
    5a46:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    5a48:	2d00      	cmp	r5, #0
    5a4a:	d15b      	bne.n	5b04 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    5a4c:	4a4b      	ldr	r2, [pc, #300]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5a4e:	0143      	lsls	r3, r0, #5
    5a50:	18d1      	adds	r1, r2, r3
    5a52:	2000      	movs	r0, #0
    5a54:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5a56:	5cd3      	ldrb	r3, [r2, r3]
    5a58:	b173      	cbz	r3, 5a78 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    5a5a:	4b48      	ldr	r3, [pc, #288]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5a5c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5a60:	2201      	movs	r2, #1
    5a62:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    5a64:	4845      	ldr	r0, [pc, #276]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5a66:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5a6a:	69c3      	ldr	r3, [r0, #28]
    5a6c:	463a      	mov	r2, r7
    5a6e:	78c1      	ldrb	r1, [r0, #3]
    5a70:	4630      	mov	r0, r6
    5a72:	4798      	blx	r3
}
    5a74:	b005      	add	sp, #20
    5a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    5a78:	788b      	ldrb	r3, [r1, #2]
    5a7a:	2b03      	cmp	r3, #3
    5a7c:	d00b      	beq.n	5a96 <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    5a7e:	483f      	ldr	r0, [pc, #252]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5a80:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    5a84:	4614      	mov	r4, r2
    5a86:	69d3      	ldr	r3, [r2, #28]
    5a88:	320c      	adds	r2, #12
    5a8a:	2100      	movs	r1, #0
    5a8c:	7860      	ldrb	r0, [r4, #1]
    5a8e:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    5a90:	2302      	movs	r3, #2
    5a92:	70a3      	strb	r3, [r4, #2]
    5a94:	e7ee      	b.n	5a74 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    5a96:	460b      	mov	r3, r1
    5a98:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    5a9c:	460a      	mov	r2, r1
    5a9e:	69ce      	ldr	r6, [r1, #28]
    5aa0:	320c      	adds	r2, #12
    5aa2:	2101      	movs	r1, #1
    5aa4:	7858      	ldrb	r0, [r3, #1]
    5aa6:	47b0      	blx	r6
		if (err) {
    5aa8:	b1a0      	cbz	r0, 5ad4 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    5aaa:	4b34      	ldr	r3, [pc, #208]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5aac:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5ab0:	2205      	movs	r2, #5
    5ab2:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    5ab4:	2202      	movs	r2, #2
    5ab6:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    5ab8:	2d00      	cmp	r5, #0
    5aba:	db09      	blt.n	5ad0 <_usb_d_cb_trans_done+0x98>
    5abc:	482f      	ldr	r0, [pc, #188]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5abe:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5ac2:	7840      	ldrb	r0, [r0, #1]
    5ac4:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    5ac8:	2101      	movs	r1, #1
    5aca:	4b2d      	ldr	r3, [pc, #180]	; (5b80 <_usb_d_cb_trans_done+0x148>)
    5acc:	4798      	blx	r3
    5ace:	e7d1      	b.n	5a74 <_usb_d_cb_trans_done+0x3c>
    5ad0:	7858      	ldrb	r0, [r3, #1]
    5ad2:	e7f9      	b.n	5ac8 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    5ad4:	4829      	ldr	r0, [pc, #164]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5ad6:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5ada:	2304      	movs	r3, #4
    5adc:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    5ade:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    5ae0:	2200      	movs	r2, #0
    5ae2:	9201      	str	r2, [sp, #4]
    5ae4:	9202      	str	r2, [sp, #8]
    5ae6:	4295      	cmp	r5, r2
    5ae8:	bfac      	ite	ge
    5aea:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    5aee:	f003 030f 	andlt.w	r3, r3, #15
    5af2:	f88d 300c 	strb.w	r3, [sp, #12]
    5af6:	2301      	movs	r3, #1
    5af8:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    5afc:	a801      	add	r0, sp, #4
    5afe:	4b21      	ldr	r3, [pc, #132]	; (5b84 <_usb_d_cb_trans_done+0x14c>)
    5b00:	4798      	blx	r3
    5b02:	e7b7      	b.n	5a74 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    5b04:	2d01      	cmp	r5, #1
    5b06:	d00a      	beq.n	5b1e <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    5b08:	2d02      	cmp	r5, #2
    5b0a:	d01c      	beq.n	5b46 <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    5b0c:	2d03      	cmp	r5, #3
    5b0e:	d02a      	beq.n	5b66 <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    5b10:	4b1a      	ldr	r3, [pc, #104]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5b12:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5b16:	2206      	movs	r2, #6
    5b18:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    5b1a:	70da      	strb	r2, [r3, #3]
    5b1c:	e7a2      	b.n	5a64 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    5b1e:	4a17      	ldr	r2, [pc, #92]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5b20:	0143      	lsls	r3, r0, #5
    5b22:	18d1      	adds	r1, r2, r3
    5b24:	2002      	movs	r0, #2
    5b26:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5b28:	5cd3      	ldrb	r3, [r2, r3]
    5b2a:	b12b      	cbz	r3, 5b38 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    5b2c:	4b13      	ldr	r3, [pc, #76]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5b2e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5b32:	2205      	movs	r2, #5
    5b34:	709a      	strb	r2, [r3, #2]
    5b36:	e795      	b.n	5a64 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    5b38:	460b      	mov	r3, r1
    5b3a:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5b3c:	2100      	movs	r1, #0
    5b3e:	4630      	mov	r0, r6
    5b40:	4b0f      	ldr	r3, [pc, #60]	; (5b80 <_usb_d_cb_trans_done+0x148>)
    5b42:	4798      	blx	r3
    5b44:	e78e      	b.n	5a64 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    5b46:	4a0d      	ldr	r2, [pc, #52]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5b48:	0143      	lsls	r3, r0, #5
    5b4a:	18d1      	adds	r1, r2, r3
    5b4c:	2004      	movs	r0, #4
    5b4e:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5b50:	5cd3      	ldrb	r3, [r2, r3]
    5b52:	b12b      	cbz	r3, 5b60 <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    5b54:	4b09      	ldr	r3, [pc, #36]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5b56:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5b5a:	2201      	movs	r2, #1
    5b5c:	709a      	strb	r2, [r3, #2]
    5b5e:	e781      	b.n	5a64 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    5b60:	2302      	movs	r3, #2
    5b62:	708b      	strb	r3, [r1, #2]
			return;
    5b64:	e786      	b.n	5a74 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    5b66:	4b05      	ldr	r3, [pc, #20]	; (5b7c <_usb_d_cb_trans_done+0x144>)
    5b68:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5b6c:	2200      	movs	r2, #0
    5b6e:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    5b70:	2205      	movs	r2, #5
    5b72:	70da      	strb	r2, [r3, #3]
    5b74:	e776      	b.n	5a64 <_usb_d_cb_trans_done+0x2c>
    5b76:	bf00      	nop
    5b78:	000059bd 	.word	0x000059bd
    5b7c:	2000064c 	.word	0x2000064c
    5b80:	0000979d 	.word	0x0000979d
    5b84:	00009945 	.word	0x00009945

00005b88 <usb_d_cb_trans_setup>:
{
    5b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5b8c:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5b8e:	4b1c      	ldr	r3, [pc, #112]	; (5c00 <usb_d_cb_trans_setup+0x78>)
    5b90:	4798      	blx	r3
    5b92:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    5b94:	4c1b      	ldr	r4, [pc, #108]	; (5c04 <usb_d_cb_trans_setup+0x7c>)
    5b96:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    5b9a:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    5b9c:	4621      	mov	r1, r4
    5b9e:	4628      	mov	r0, r5
    5ba0:	4b19      	ldr	r3, [pc, #100]	; (5c08 <usb_d_cb_trans_setup+0x80>)
    5ba2:	4798      	blx	r3
	if (n != 8) {
    5ba4:	b2c0      	uxtb	r0, r0
    5ba6:	2808      	cmp	r0, #8
    5ba8:	d009      	beq.n	5bbe <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5baa:	2101      	movs	r1, #1
    5bac:	4628      	mov	r0, r5
    5bae:	4c17      	ldr	r4, [pc, #92]	; (5c0c <usb_d_cb_trans_setup+0x84>)
    5bb0:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    5bb2:	2101      	movs	r1, #1
    5bb4:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    5bb8:	47a0      	blx	r4
		return;
    5bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5bbe:	2100      	movs	r1, #0
    5bc0:	4628      	mov	r0, r5
    5bc2:	4f12      	ldr	r7, [pc, #72]	; (5c0c <usb_d_cb_trans_setup+0x84>)
    5bc4:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    5bc6:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    5bca:	2100      	movs	r1, #0
    5bcc:	4640      	mov	r0, r8
    5bce:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    5bd0:	4b0c      	ldr	r3, [pc, #48]	; (5c04 <usb_d_cb_trans_setup+0x7c>)
    5bd2:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5bd6:	2201      	movs	r2, #1
    5bd8:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    5bda:	695b      	ldr	r3, [r3, #20]
    5bdc:	4621      	mov	r1, r4
    5bde:	4628      	mov	r0, r5
    5be0:	4798      	blx	r3
    5be2:	b108      	cbz	r0, 5be8 <usb_d_cb_trans_setup+0x60>
    5be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    5be8:	4b06      	ldr	r3, [pc, #24]	; (5c04 <usb_d_cb_trans_setup+0x7c>)
    5bea:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    5bee:	2305      	movs	r3, #5
    5bf0:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5bf2:	2101      	movs	r1, #1
    5bf4:	4628      	mov	r0, r5
    5bf6:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    5bf8:	2101      	movs	r1, #1
    5bfa:	4640      	mov	r0, r8
    5bfc:	47b8      	blx	r7
    5bfe:	e7f1      	b.n	5be4 <usb_d_cb_trans_setup+0x5c>
    5c00:	000059bd 	.word	0x000059bd
    5c04:	2000064c 	.word	0x2000064c
    5c08:	000098e5 	.word	0x000098e5
    5c0c:	0000979d 	.word	0x0000979d

00005c10 <usb_d_init>:

int32_t usb_d_init(void)
{
    5c10:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    5c12:	4b11      	ldr	r3, [pc, #68]	; (5c58 <usb_d_init+0x48>)
    5c14:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    5c16:	2800      	cmp	r0, #0
    5c18:	db1d      	blt.n	5c56 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    5c1a:	4c10      	ldr	r4, [pc, #64]	; (5c5c <usb_d_init+0x4c>)
    5c1c:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    5c20:	2100      	movs	r1, #0
    5c22:	4620      	mov	r0, r4
    5c24:	4b0e      	ldr	r3, [pc, #56]	; (5c60 <usb_d_init+0x50>)
    5c26:	4798      	blx	r3
    5c28:	4623      	mov	r3, r4
    5c2a:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    5c2e:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    5c30:	4a0c      	ldr	r2, [pc, #48]	; (5c64 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    5c32:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    5c34:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    5c36:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    5c38:	61da      	str	r2, [r3, #28]
    5c3a:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    5c3c:	4283      	cmp	r3, r0
    5c3e:	d1f8      	bne.n	5c32 <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    5c40:	4909      	ldr	r1, [pc, #36]	; (5c68 <usb_d_init+0x58>)
    5c42:	2000      	movs	r0, #0
    5c44:	4c09      	ldr	r4, [pc, #36]	; (5c6c <usb_d_init+0x5c>)
    5c46:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    5c48:	4909      	ldr	r1, [pc, #36]	; (5c70 <usb_d_init+0x60>)
    5c4a:	2001      	movs	r0, #1
    5c4c:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    5c4e:	4909      	ldr	r1, [pc, #36]	; (5c74 <usb_d_init+0x64>)
    5c50:	2002      	movs	r0, #2
    5c52:	47a0      	blx	r4
	return ERR_NONE;
    5c54:	2000      	movs	r0, #0
}
    5c56:	bd10      	pop	{r4, pc}
    5c58:	00009169 	.word	0x00009169
    5c5c:	2000064c 	.word	0x2000064c
    5c60:	0000c867 	.word	0x0000c867
    5c64:	00005a01 	.word	0x00005a01
    5c68:	00005b89 	.word	0x00005b89
    5c6c:	00009b4d 	.word	0x00009b4d
    5c70:	00005a05 	.word	0x00005a05
    5c74:	00005a39 	.word	0x00005a39

00005c78 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    5c78:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    5c7a:	4b01      	ldr	r3, [pc, #4]	; (5c80 <usb_d_register_callback+0x8>)
    5c7c:	4798      	blx	r3
    5c7e:	bd08      	pop	{r3, pc}
    5c80:	00009b25 	.word	0x00009b25

00005c84 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    5c84:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    5c86:	4b01      	ldr	r3, [pc, #4]	; (5c8c <usb_d_enable+0x8>)
    5c88:	4798      	blx	r3
}
    5c8a:	bd08      	pop	{r3, pc}
    5c8c:	00009271 	.word	0x00009271

00005c90 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    5c90:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    5c92:	4b01      	ldr	r3, [pc, #4]	; (5c98 <usb_d_attach+0x8>)
    5c94:	4798      	blx	r3
    5c96:	bd08      	pop	{r3, pc}
    5c98:	000092dd 	.word	0x000092dd

00005c9c <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    5c9c:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    5c9e:	4b01      	ldr	r3, [pc, #4]	; (5ca4 <usb_d_get_frame_num+0x8>)
    5ca0:	4798      	blx	r3
}
    5ca2:	bd08      	pop	{r3, pc}
    5ca4:	000092fb 	.word	0x000092fb

00005ca8 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    5ca8:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    5caa:	4b01      	ldr	r3, [pc, #4]	; (5cb0 <usb_d_set_address+0x8>)
    5cac:	4798      	blx	r3
    5cae:	bd08      	pop	{r3, pc}
    5cb0:	000092ef 	.word	0x000092ef

00005cb4 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    5cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cb6:	4606      	mov	r6, r0
    5cb8:	460c      	mov	r4, r1
    5cba:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    5cbc:	4b0f      	ldr	r3, [pc, #60]	; (5cfc <usb_d_ep_init+0x48>)
    5cbe:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    5cc0:	2800      	cmp	r0, #0
    5cc2:	da14      	bge.n	5cee <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    5cc4:	20ff      	movs	r0, #255	; 0xff
    5cc6:	4b0d      	ldr	r3, [pc, #52]	; (5cfc <usb_d_ep_init+0x48>)
    5cc8:	4798      	blx	r3
		if (ep_index < 0) {
    5cca:	1e05      	subs	r5, r0, #0
    5ccc:	db12      	blt.n	5cf4 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    5cce:	463a      	mov	r2, r7
    5cd0:	4621      	mov	r1, r4
    5cd2:	4630      	mov	r0, r6
    5cd4:	4b0a      	ldr	r3, [pc, #40]	; (5d00 <usb_d_ep_init+0x4c>)
    5cd6:	4798      	blx	r3
	if (rc < 0) {
    5cd8:	2800      	cmp	r0, #0
    5cda:	db0d      	blt.n	5cf8 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    5cdc:	4b09      	ldr	r3, [pc, #36]	; (5d04 <usb_d_ep_init+0x50>)
    5cde:	0168      	lsls	r0, r5, #5
    5ce0:	181a      	adds	r2, r3, r0
    5ce2:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    5ce4:	f004 0403 	and.w	r4, r4, #3
    5ce8:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    5cea:	2000      	movs	r0, #0
    5cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    5cee:	f06f 0013 	mvn.w	r0, #19
    5cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    5cf4:	f06f 0014 	mvn.w	r0, #20
}
    5cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5cfa:	bf00      	nop
    5cfc:	000059bd 	.word	0x000059bd
    5d00:	00009309 	.word	0x00009309
    5d04:	2000064c 	.word	0x2000064c

00005d08 <usb_d_ep0_init>:
{
    5d08:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    5d0a:	4602      	mov	r2, r0
    5d0c:	2100      	movs	r1, #0
    5d0e:	4608      	mov	r0, r1
    5d10:	4b01      	ldr	r3, [pc, #4]	; (5d18 <usb_d_ep0_init+0x10>)
    5d12:	4798      	blx	r3
}
    5d14:	bd08      	pop	{r3, pc}
    5d16:	bf00      	nop
    5d18:	00005cb5 	.word	0x00005cb5

00005d1c <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    5d1c:	b538      	push	{r3, r4, r5, lr}
    5d1e:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5d20:	4b06      	ldr	r3, [pc, #24]	; (5d3c <usb_d_ep_deinit+0x20>)
    5d22:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    5d24:	1e04      	subs	r4, r0, #0
    5d26:	db07      	blt.n	5d38 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    5d28:	4628      	mov	r0, r5
    5d2a:	4b05      	ldr	r3, [pc, #20]	; (5d40 <usb_d_ep_deinit+0x24>)
    5d2c:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    5d2e:	4805      	ldr	r0, [pc, #20]	; (5d44 <usb_d_ep_deinit+0x28>)
    5d30:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5d34:	23ff      	movs	r3, #255	; 0xff
    5d36:	7043      	strb	r3, [r0, #1]
    5d38:	bd38      	pop	{r3, r4, r5, pc}
    5d3a:	bf00      	nop
    5d3c:	000059bd 	.word	0x000059bd
    5d40:	00009421 	.word	0x00009421
    5d44:	2000064c 	.word	0x2000064c

00005d48 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    5d48:	b538      	push	{r3, r4, r5, lr}
    5d4a:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5d4c:	4b0e      	ldr	r3, [pc, #56]	; (5d88 <usb_d_ep_enable+0x40>)
    5d4e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    5d50:	1e04      	subs	r4, r0, #0
    5d52:	db16      	blt.n	5d82 <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    5d54:	0163      	lsls	r3, r4, #5
    5d56:	4a0d      	ldr	r2, [pc, #52]	; (5d8c <usb_d_ep_enable+0x44>)
    5d58:	5cd3      	ldrb	r3, [r2, r3]
    5d5a:	2b00      	cmp	r3, #0
    5d5c:	bf0c      	ite	eq
    5d5e:	2202      	moveq	r2, #2
    5d60:	2201      	movne	r2, #1
    5d62:	4b0a      	ldr	r3, [pc, #40]	; (5d8c <usb_d_ep_enable+0x44>)
    5d64:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5d68:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    5d6a:	4628      	mov	r0, r5
    5d6c:	4b08      	ldr	r3, [pc, #32]	; (5d90 <usb_d_ep_enable+0x48>)
    5d6e:	4798      	blx	r3
	if (rc < 0) {
    5d70:	2800      	cmp	r0, #0
    5d72:	db00      	blt.n	5d76 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    5d74:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    5d76:	4b05      	ldr	r3, [pc, #20]	; (5d8c <usb_d_ep_enable+0x44>)
    5d78:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    5d7c:	2300      	movs	r3, #0
    5d7e:	70a3      	strb	r3, [r4, #2]
    5d80:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    5d82:	f06f 0011 	mvn.w	r0, #17
    5d86:	e7f5      	b.n	5d74 <usb_d_ep_enable+0x2c>
    5d88:	000059bd 	.word	0x000059bd
    5d8c:	2000064c 	.word	0x2000064c
    5d90:	000094e5 	.word	0x000094e5

00005d94 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    5d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5d98:	b086      	sub	sp, #24
    5d9a:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    5d9c:	7a07      	ldrb	r7, [r0, #8]
    5d9e:	4638      	mov	r0, r7
    5da0:	4b3f      	ldr	r3, [pc, #252]	; (5ea0 <usb_d_ep_transfer+0x10c>)
    5da2:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    5da4:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    5da6:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    5daa:	1e06      	subs	r6, r0, #0
    5dac:	db72      	blt.n	5e94 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    5dae:	a804      	add	r0, sp, #16
    5db0:	4b3c      	ldr	r3, [pc, #240]	; (5ea4 <usb_d_ep_transfer+0x110>)
    5db2:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    5db4:	4b3c      	ldr	r3, [pc, #240]	; (5ea8 <usb_d_ep_transfer+0x114>)
    5db6:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5dba:	789b      	ldrb	r3, [r3, #2]
    5dbc:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    5dc0:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5dc4:	b2db      	uxtb	r3, r3
    5dc6:	2b01      	cmp	r3, #1
    5dc8:	d011      	beq.n	5dee <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    5dca:	a804      	add	r0, sp, #16
    5dcc:	4b37      	ldr	r3, [pc, #220]	; (5eac <usb_d_ep_transfer+0x118>)
    5dce:	4798      	blx	r3
		switch (state) {
    5dd0:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5dd4:	b2db      	uxtb	r3, r3
    5dd6:	2b05      	cmp	r3, #5
    5dd8:	d05f      	beq.n	5e9a <usb_d_ep_transfer+0x106>
    5dda:	2b06      	cmp	r3, #6
    5ddc:	d023      	beq.n	5e26 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    5dde:	2b00      	cmp	r3, #0
    5de0:	bf0c      	ite	eq
    5de2:	f06f 0012 	mvneq.w	r0, #18
    5de6:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    5de8:	b006      	add	sp, #24
    5dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    5dee:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 5ea8 <usb_d_ep_transfer+0x114>
    5df2:	ea4f 1946 	mov.w	r9, r6, lsl #5
    5df6:	eb0a 0309 	add.w	r3, sl, r9
    5dfa:	2203      	movs	r2, #3
    5dfc:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    5dfe:	a804      	add	r0, sp, #16
    5e00:	4b2a      	ldr	r3, [pc, #168]	; (5eac <usb_d_ep_transfer+0x118>)
    5e02:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5e04:	f81a 3009 	ldrb.w	r3, [sl, r9]
    5e08:	b183      	cbz	r3, 5e2c <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5e0a:	7a22      	ldrb	r2, [r4, #8]
    5e0c:	3500      	adds	r5, #0
    5e0e:	bf18      	it	ne
    5e10:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    5e12:	6823      	ldr	r3, [r4, #0]
    5e14:	9301      	str	r3, [sp, #4]
    5e16:	f8cd 8008 	str.w	r8, [sp, #8]
    5e1a:	f017 0f80 	tst.w	r7, #128	; 0x80
    5e1e:	d119      	bne.n	5e54 <usb_d_ep_transfer+0xc0>
    5e20:	f002 030f 	and.w	r3, r2, #15
    5e24:	e018      	b.n	5e58 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    5e26:	f06f 000f 	mvn.w	r0, #15
    5e2a:	e7dd      	b.n	5de8 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    5e2c:	4b1e      	ldr	r3, [pc, #120]	; (5ea8 <usb_d_ep_transfer+0x114>)
    5e2e:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5e32:	7cda      	ldrb	r2, [r3, #19]
    5e34:	7c9d      	ldrb	r5, [r3, #18]
    5e36:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    5e3a:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    5e3c:	b9a5      	cbnz	r5, 5e68 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    5e3e:	4b1a      	ldr	r3, [pc, #104]	; (5ea8 <usb_d_ep_transfer+0x114>)
    5e40:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    5e44:	2304      	movs	r3, #4
    5e46:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    5e48:	2300      	movs	r3, #0
			zlp                 = true;
    5e4a:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5e4c:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    5e4e:	6821      	ldr	r1, [r4, #0]
    5e50:	9101      	str	r1, [sp, #4]
    5e52:	9302      	str	r3, [sp, #8]
    5e54:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    5e58:	f88d 300c 	strb.w	r3, [sp, #12]
    5e5c:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    5e60:	a801      	add	r0, sp, #4
    5e62:	4b13      	ldr	r3, [pc, #76]	; (5eb0 <usb_d_ep_transfer+0x11c>)
    5e64:	4798      	blx	r3
	return rc;
    5e66:	e7bf      	b.n	5de8 <usb_d_ep_transfer+0x54>
    5e68:	4643      	mov	r3, r8
    5e6a:	45a8      	cmp	r8, r5
    5e6c:	bf28      	it	cs
    5e6e:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    5e70:	4a0d      	ldr	r2, [pc, #52]	; (5ea8 <usb_d_ep_transfer+0x114>)
    5e72:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    5e76:	f996 200c 	ldrsb.w	r2, [r6, #12]
    5e7a:	2a00      	cmp	r2, #0
    5e7c:	db05      	blt.n	5e8a <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5e7e:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    5e80:	6821      	ldr	r1, [r4, #0]
    5e82:	9101      	str	r1, [sp, #4]
    5e84:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5e86:	2500      	movs	r5, #0
    5e88:	e7ca      	b.n	5e20 <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    5e8a:	429d      	cmp	r5, r3
    5e8c:	bf94      	ite	ls
    5e8e:	2500      	movls	r5, #0
    5e90:	2501      	movhi	r5, #1
    5e92:	e7db      	b.n	5e4c <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    5e94:	f06f 0011 	mvn.w	r0, #17
    5e98:	e7a6      	b.n	5de8 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    5e9a:	2002      	movs	r0, #2
    5e9c:	e7a4      	b.n	5de8 <usb_d_ep_transfer+0x54>
    5e9e:	bf00      	nop
    5ea0:	000059bd 	.word	0x000059bd
    5ea4:	00004b75 	.word	0x00004b75
    5ea8:	2000064c 	.word	0x2000064c
    5eac:	00004b83 	.word	0x00004b83
    5eb0:	00009945 	.word	0x00009945

00005eb4 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    5eb4:	b538      	push	{r3, r4, r5, lr}
    5eb6:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    5eb8:	b141      	cbz	r1, 5ecc <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    5eba:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5ebc:	bf0c      	ite	eq
    5ebe:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    5ec0:	2102      	movne	r1, #2
    5ec2:	4b13      	ldr	r3, [pc, #76]	; (5f10 <usb_d_ep_halt+0x5c>)
    5ec4:	4798      	blx	r3
    5ec6:	4603      	mov	r3, r0
	}
}
    5ec8:	4618      	mov	r0, r3
    5eca:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    5ecc:	4b11      	ldr	r3, [pc, #68]	; (5f14 <usb_d_ep_halt+0x60>)
    5ece:	4798      	blx	r3
	if (ep_index < 0) {
    5ed0:	1e05      	subs	r5, r0, #0
    5ed2:	db19      	blt.n	5f08 <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    5ed4:	2102      	movs	r1, #2
    5ed6:	4620      	mov	r0, r4
    5ed8:	4b0d      	ldr	r3, [pc, #52]	; (5f10 <usb_d_ep_halt+0x5c>)
    5eda:	4798      	blx	r3
    5edc:	4603      	mov	r3, r0
    5ede:	2800      	cmp	r0, #0
    5ee0:	d0f2      	beq.n	5ec8 <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5ee2:	2100      	movs	r1, #0
    5ee4:	4620      	mov	r0, r4
    5ee6:	4b0a      	ldr	r3, [pc, #40]	; (5f10 <usb_d_ep_halt+0x5c>)
    5ee8:	4798      	blx	r3
		if (rc < 0) {
    5eea:	1e03      	subs	r3, r0, #0
    5eec:	dbec      	blt.n	5ec8 <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    5eee:	4b0a      	ldr	r3, [pc, #40]	; (5f18 <usb_d_ep_halt+0x64>)
    5ef0:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    5ef4:	2201      	movs	r2, #1
    5ef6:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    5ef8:	2103      	movs	r1, #3
    5efa:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    5efc:	69db      	ldr	r3, [r3, #28]
    5efe:	2200      	movs	r2, #0
    5f00:	4620      	mov	r0, r4
    5f02:	4798      	blx	r3
	return ERR_NONE;
    5f04:	2300      	movs	r3, #0
    5f06:	e7df      	b.n	5ec8 <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    5f08:	f06f 0311 	mvn.w	r3, #17
    5f0c:	e7dc      	b.n	5ec8 <usb_d_ep_halt+0x14>
    5f0e:	bf00      	nop
    5f10:	0000979d 	.word	0x0000979d
    5f14:	000059bd 	.word	0x000059bd
    5f18:	2000064c 	.word	0x2000064c

00005f1c <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    5f1c:	b538      	push	{r3, r4, r5, lr}
    5f1e:	460d      	mov	r5, r1
    5f20:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    5f22:	4b0e      	ldr	r3, [pc, #56]	; (5f5c <usb_d_ep_register_callback+0x40>)
    5f24:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    5f26:	4b0e      	ldr	r3, [pc, #56]	; (5f60 <usb_d_ep_register_callback+0x44>)
    5f28:	2c00      	cmp	r4, #0
    5f2a:	bf08      	it	eq
    5f2c:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    5f2e:	2800      	cmp	r0, #0
    5f30:	db13      	blt.n	5f5a <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    5f32:	2d01      	cmp	r5, #1
    5f34:	d008      	beq.n	5f48 <usb_d_ep_register_callback+0x2c>
    5f36:	b115      	cbz	r5, 5f3e <usb_d_ep_register_callback+0x22>
    5f38:	2d02      	cmp	r5, #2
    5f3a:	d00a      	beq.n	5f52 <usb_d_ep_register_callback+0x36>
    5f3c:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    5f3e:	4b09      	ldr	r3, [pc, #36]	; (5f64 <usb_d_ep_register_callback+0x48>)
    5f40:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5f44:	6144      	str	r4, [r0, #20]
		break;
    5f46:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    5f48:	4b06      	ldr	r3, [pc, #24]	; (5f64 <usb_d_ep_register_callback+0x48>)
    5f4a:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5f4e:	6184      	str	r4, [r0, #24]
		break;
    5f50:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    5f52:	4b04      	ldr	r3, [pc, #16]	; (5f64 <usb_d_ep_register_callback+0x48>)
    5f54:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5f58:	61c4      	str	r4, [r0, #28]
    5f5a:	bd38      	pop	{r3, r4, r5, pc}
    5f5c:	000059bd 	.word	0x000059bd
    5f60:	00005a01 	.word	0x00005a01
    5f64:	2000064c 	.word	0x2000064c

00005f68 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    5f68:	b900      	cbnz	r0, 5f6c <assert+0x4>
		__asm("BKPT #0");
    5f6a:	be00      	bkpt	0x0000
    5f6c:	4770      	bx	lr

00005f6e <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    5f6e:	6803      	ldr	r3, [r0, #0]
    5f70:	b14b      	cbz	r3, 5f86 <is_list_element+0x18>
		if (it == element) {
    5f72:	428b      	cmp	r3, r1
    5f74:	d009      	beq.n	5f8a <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    5f76:	681b      	ldr	r3, [r3, #0]
    5f78:	b11b      	cbz	r3, 5f82 <is_list_element+0x14>
		if (it == element) {
    5f7a:	4299      	cmp	r1, r3
    5f7c:	d1fb      	bne.n	5f76 <is_list_element+0x8>
			return true;
    5f7e:	2001      	movs	r0, #1
		}
	}

	return false;
}
    5f80:	4770      	bx	lr
	return false;
    5f82:	2000      	movs	r0, #0
    5f84:	4770      	bx	lr
    5f86:	2000      	movs	r0, #0
    5f88:	4770      	bx	lr
			return true;
    5f8a:	2001      	movs	r0, #1
    5f8c:	4770      	bx	lr
	...

00005f90 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    5f90:	b538      	push	{r3, r4, r5, lr}
    5f92:	4604      	mov	r4, r0
    5f94:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    5f96:	4b06      	ldr	r3, [pc, #24]	; (5fb0 <list_insert_as_head+0x20>)
    5f98:	4798      	blx	r3
    5f9a:	f080 0001 	eor.w	r0, r0, #1
    5f9e:	2239      	movs	r2, #57	; 0x39
    5fa0:	4904      	ldr	r1, [pc, #16]	; (5fb4 <list_insert_as_head+0x24>)
    5fa2:	b2c0      	uxtb	r0, r0
    5fa4:	4b04      	ldr	r3, [pc, #16]	; (5fb8 <list_insert_as_head+0x28>)
    5fa6:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    5fa8:	6823      	ldr	r3, [r4, #0]
    5faa:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    5fac:	6025      	str	r5, [r4, #0]
    5fae:	bd38      	pop	{r3, r4, r5, pc}
    5fb0:	00005f6f 	.word	0x00005f6f
    5fb4:	0000e0b0 	.word	0x0000e0b0
    5fb8:	00005f69 	.word	0x00005f69

00005fbc <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    5fbc:	6803      	ldr	r3, [r0, #0]
    5fbe:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    5fc0:	6001      	str	r1, [r0, #0]
    5fc2:	4770      	bx	lr

00005fc4 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    5fc4:	b570      	push	{r4, r5, r6, lr}
    5fc6:	4605      	mov	r5, r0
    5fc8:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    5fca:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    5fcc:	4b0a      	ldr	r3, [pc, #40]	; (5ff8 <list_insert_at_end+0x34>)
    5fce:	4798      	blx	r3
    5fd0:	f080 0001 	eor.w	r0, r0, #1
    5fd4:	224f      	movs	r2, #79	; 0x4f
    5fd6:	4909      	ldr	r1, [pc, #36]	; (5ffc <list_insert_at_end+0x38>)
    5fd8:	b2c0      	uxtb	r0, r0
    5fda:	4b09      	ldr	r3, [pc, #36]	; (6000 <list_insert_at_end+0x3c>)
    5fdc:	4798      	blx	r3

	if (!list->head) {
    5fde:	682b      	ldr	r3, [r5, #0]
    5fe0:	b91b      	cbnz	r3, 5fea <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    5fe2:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    5fe4:	6033      	str	r3, [r6, #0]
		return;
    5fe6:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    5fe8:	461c      	mov	r4, r3
	while (it->next) {
    5fea:	6823      	ldr	r3, [r4, #0]
    5fec:	2b00      	cmp	r3, #0
    5fee:	d1fb      	bne.n	5fe8 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    5ff0:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    5ff2:	6033      	str	r3, [r6, #0]
    5ff4:	bd70      	pop	{r4, r5, r6, pc}
    5ff6:	bf00      	nop
    5ff8:	00005f6f 	.word	0x00005f6f
    5ffc:	0000e0b0 	.word	0x0000e0b0
    6000:	00005f69 	.word	0x00005f69

00006004 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    6004:	6803      	ldr	r3, [r0, #0]
    6006:	b10b      	cbz	r3, 600c <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    6008:	681a      	ldr	r2, [r3, #0]
    600a:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    600c:	4618      	mov	r0, r3
    600e:	4770      	bx	lr

00006010 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    6010:	b570      	push	{r4, r5, r6, lr}
    6012:	460e      	mov	r6, r1
    6014:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    6016:	4604      	mov	r4, r0
    6018:	b178      	cbz	r0, 603a <ringbuffer_init+0x2a>
    601a:	b181      	cbz	r1, 603e <ringbuffer_init+0x2e>
    601c:	b1a2      	cbz	r2, 6048 <ringbuffer_init+0x38>
    601e:	2001      	movs	r0, #1
    6020:	2228      	movs	r2, #40	; 0x28
    6022:	490d      	ldr	r1, [pc, #52]	; (6058 <ringbuffer_init+0x48>)
    6024:	4b0d      	ldr	r3, [pc, #52]	; (605c <ringbuffer_init+0x4c>)
    6026:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    6028:	1e6b      	subs	r3, r5, #1
    602a:	421d      	tst	r5, r3
    602c:	d109      	bne.n	6042 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    602e:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    6030:	2000      	movs	r0, #0
    6032:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    6034:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    6036:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    6038:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    603a:	2000      	movs	r0, #0
    603c:	e7f0      	b.n	6020 <ringbuffer_init+0x10>
    603e:	2000      	movs	r0, #0
    6040:	e7ee      	b.n	6020 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    6042:	f06f 000c 	mvn.w	r0, #12
    6046:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    6048:	2228      	movs	r2, #40	; 0x28
    604a:	4903      	ldr	r1, [pc, #12]	; (6058 <ringbuffer_init+0x48>)
    604c:	2000      	movs	r0, #0
    604e:	4b03      	ldr	r3, [pc, #12]	; (605c <ringbuffer_init+0x4c>)
    6050:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    6052:	1e6b      	subs	r3, r5, #1
    6054:	e7eb      	b.n	602e <ringbuffer_init+0x1e>
    6056:	bf00      	nop
    6058:	0000e0d0 	.word	0x0000e0d0
    605c:	00005f69 	.word	0x00005f69

00006060 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    6060:	b538      	push	{r3, r4, r5, lr}
    6062:	460d      	mov	r5, r1
	ASSERT(rb && data);
    6064:	4604      	mov	r4, r0
    6066:	b1a0      	cbz	r0, 6092 <ringbuffer_get+0x32>
    6068:	1c08      	adds	r0, r1, #0
    606a:	bf18      	it	ne
    606c:	2001      	movne	r0, #1
    606e:	2240      	movs	r2, #64	; 0x40
    6070:	490a      	ldr	r1, [pc, #40]	; (609c <ringbuffer_get+0x3c>)
    6072:	4b0b      	ldr	r3, [pc, #44]	; (60a0 <ringbuffer_get+0x40>)
    6074:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    6076:	68a3      	ldr	r3, [r4, #8]
    6078:	68e2      	ldr	r2, [r4, #12]
    607a:	429a      	cmp	r2, r3
    607c:	d00b      	beq.n	6096 <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    607e:	6862      	ldr	r2, [r4, #4]
    6080:	4013      	ands	r3, r2
    6082:	6822      	ldr	r2, [r4, #0]
    6084:	5cd3      	ldrb	r3, [r2, r3]
    6086:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    6088:	68a3      	ldr	r3, [r4, #8]
    608a:	3301      	adds	r3, #1
    608c:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    608e:	2000      	movs	r0, #0
    6090:	bd38      	pop	{r3, r4, r5, pc}
    6092:	2000      	movs	r0, #0
    6094:	e7eb      	b.n	606e <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    6096:	f06f 0009 	mvn.w	r0, #9
}
    609a:	bd38      	pop	{r3, r4, r5, pc}
    609c:	0000e0d0 	.word	0x0000e0d0
    60a0:	00005f69 	.word	0x00005f69

000060a4 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    60a4:	b538      	push	{r3, r4, r5, lr}
    60a6:	460d      	mov	r5, r1
	ASSERT(rb);
    60a8:	4604      	mov	r4, r0
    60aa:	2251      	movs	r2, #81	; 0x51
    60ac:	490b      	ldr	r1, [pc, #44]	; (60dc <ringbuffer_put+0x38>)
    60ae:	3000      	adds	r0, #0
    60b0:	bf18      	it	ne
    60b2:	2001      	movne	r0, #1
    60b4:	4b0a      	ldr	r3, [pc, #40]	; (60e0 <ringbuffer_put+0x3c>)
    60b6:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    60b8:	68e3      	ldr	r3, [r4, #12]
    60ba:	6862      	ldr	r2, [r4, #4]
    60bc:	4013      	ands	r3, r2
    60be:	6822      	ldr	r2, [r4, #0]
    60c0:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    60c2:	68e3      	ldr	r3, [r4, #12]
    60c4:	6861      	ldr	r1, [r4, #4]
    60c6:	68a2      	ldr	r2, [r4, #8]
    60c8:	1a9a      	subs	r2, r3, r2
    60ca:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    60cc:	bf84      	itt	hi
    60ce:	1a59      	subhi	r1, r3, r1
    60d0:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    60d2:	3301      	adds	r3, #1
    60d4:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    60d6:	2000      	movs	r0, #0
    60d8:	bd38      	pop	{r3, r4, r5, pc}
    60da:	bf00      	nop
    60dc:	0000e0d0 	.word	0x0000e0d0
    60e0:	00005f69 	.word	0x00005f69

000060e4 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    60e4:	b510      	push	{r4, lr}
	ASSERT(rb);
    60e6:	4604      	mov	r4, r0
    60e8:	2267      	movs	r2, #103	; 0x67
    60ea:	4905      	ldr	r1, [pc, #20]	; (6100 <ringbuffer_num+0x1c>)
    60ec:	3000      	adds	r0, #0
    60ee:	bf18      	it	ne
    60f0:	2001      	movne	r0, #1
    60f2:	4b04      	ldr	r3, [pc, #16]	; (6104 <ringbuffer_num+0x20>)
    60f4:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    60f6:	68e0      	ldr	r0, [r4, #12]
    60f8:	68a3      	ldr	r3, [r4, #8]
}
    60fa:	1ac0      	subs	r0, r0, r3
    60fc:	bd10      	pop	{r4, pc}
    60fe:	bf00      	nop
    6100:	0000e0d0 	.word	0x0000e0d0
    6104:	00005f69 	.word	0x00005f69

00006108 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    6108:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    610a:	4a06      	ldr	r2, [pc, #24]	; (6124 <_sbrk+0x1c>)
    610c:	6812      	ldr	r2, [r2, #0]
    610e:	b122      	cbz	r2, 611a <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    6110:	4a04      	ldr	r2, [pc, #16]	; (6124 <_sbrk+0x1c>)
    6112:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    6114:	4403      	add	r3, r0
    6116:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    6118:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    611a:	4903      	ldr	r1, [pc, #12]	; (6128 <_sbrk+0x20>)
    611c:	4a01      	ldr	r2, [pc, #4]	; (6124 <_sbrk+0x1c>)
    611e:	6011      	str	r1, [r2, #0]
    6120:	e7f6      	b.n	6110 <_sbrk+0x8>
    6122:	bf00      	nop
    6124:	200007ec 	.word	0x200007ec
    6128:	20017df0 	.word	0x20017df0

0000612c <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    612c:	f04f 30ff 	mov.w	r0, #4294967295
    6130:	4770      	bx	lr

00006132 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    6132:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    6136:	604b      	str	r3, [r1, #4]

	return 0;
}
    6138:	2000      	movs	r0, #0
    613a:	4770      	bx	lr

0000613c <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    613c:	2001      	movs	r0, #1
    613e:	4770      	bx	lr

00006140 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    6140:	2000      	movs	r0, #0
    6142:	4770      	bx	lr

00006144 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    6144:	6940      	ldr	r0, [r0, #20]
    6146:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    614a:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    614e:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    6150:	0040      	lsls	r0, r0, #1
    6152:	3076      	adds	r0, #118	; 0x76
}
    6154:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    6158:	4770      	bx	lr
	...

0000615c <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    615c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    615e:	f013 0f01 	tst.w	r3, #1
    6162:	d11b      	bne.n	619c <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6164:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6166:	f013 0f03 	tst.w	r3, #3
    616a:	d1fb      	bne.n	6164 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    616c:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    616e:	f013 0f02 	tst.w	r3, #2
    6172:	d00d      	beq.n	6190 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    6174:	8803      	ldrh	r3, [r0, #0]
    6176:	f023 0302 	bic.w	r3, r3, #2
    617a:	041b      	lsls	r3, r3, #16
    617c:	0c1b      	lsrs	r3, r3, #16
    617e:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6180:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6182:	f013 0f03 	tst.w	r3, #3
    6186:	d1fb      	bne.n	6180 <_adc_init+0x24>
    6188:	6b03      	ldr	r3, [r0, #48]	; 0x30
    618a:	f013 0f02 	tst.w	r3, #2
    618e:	d1fb      	bne.n	6188 <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    6190:	2301      	movs	r3, #1
    6192:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6194:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6196:	f013 0f03 	tst.w	r3, #3
    619a:	d1fb      	bne.n	6194 <_adc_init+0x38>
    619c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    619e:	f013 0f01 	tst.w	r3, #1
    61a2:	d1fb      	bne.n	619c <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    61a4:	2316      	movs	r3, #22
    61a6:	4a37      	ldr	r2, [pc, #220]	; (6284 <_adc_init+0x128>)
    61a8:	fb03 2301 	mla	r3, r3, r1, r2
    61ac:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    61ae:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    61b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    61b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    61b6:	2b00      	cmp	r3, #0
    61b8:	d1fa      	bne.n	61b0 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    61ba:	2316      	movs	r3, #22
    61bc:	4a31      	ldr	r2, [pc, #196]	; (6284 <_adc_init+0x128>)
    61be:	fb03 2301 	mla	r3, r3, r1, r2
    61c2:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    61c4:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    61c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    61c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
    61cc:	2b00      	cmp	r3, #0
    61ce:	d1fa      	bne.n	61c6 <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    61d0:	2316      	movs	r3, #22
    61d2:	4a2c      	ldr	r2, [pc, #176]	; (6284 <_adc_init+0x128>)
    61d4:	fb03 2301 	mla	r3, r3, r1, r2
    61d8:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    61da:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    61dc:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    61de:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    61e0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    61e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    61e6:	2b00      	cmp	r3, #0
    61e8:	d1fa      	bne.n	61e0 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    61ea:	2316      	movs	r3, #22
    61ec:	4a25      	ldr	r2, [pc, #148]	; (6284 <_adc_init+0x128>)
    61ee:	fb03 2301 	mla	r3, r3, r1, r2
    61f2:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    61f4:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    61f6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    61f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
    61fc:	2b00      	cmp	r3, #0
    61fe:	d1fa      	bne.n	61f6 <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    6200:	2316      	movs	r3, #22
    6202:	4a20      	ldr	r2, [pc, #128]	; (6284 <_adc_init+0x128>)
    6204:	fb03 2301 	mla	r3, r3, r1, r2
    6208:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    620a:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    620c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    620e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    6212:	2b00      	cmp	r3, #0
    6214:	d1fa      	bne.n	620c <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    6216:	2316      	movs	r3, #22
    6218:	4a1a      	ldr	r2, [pc, #104]	; (6284 <_adc_init+0x128>)
    621a:	fb03 2301 	mla	r3, r3, r1, r2
    621e:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    6220:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6222:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6224:	f013 0f80 	tst.w	r3, #128	; 0x80
    6228:	d1fb      	bne.n	6222 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    622a:	2316      	movs	r3, #22
    622c:	4a15      	ldr	r2, [pc, #84]	; (6284 <_adc_init+0x128>)
    622e:	fb03 2301 	mla	r3, r3, r1, r2
    6232:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    6234:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6236:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6238:	f413 7f80 	tst.w	r3, #256	; 0x100
    623c:	d1fb      	bne.n	6236 <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    623e:	2316      	movs	r3, #22
    6240:	4a10      	ldr	r2, [pc, #64]	; (6284 <_adc_init+0x128>)
    6242:	fb03 2301 	mla	r3, r3, r1, r2
    6246:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    6248:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    624a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    624c:	f413 7f00 	tst.w	r3, #512	; 0x200
    6250:	d1fb      	bne.n	624a <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    6252:	2316      	movs	r3, #22
    6254:	4a0b      	ldr	r2, [pc, #44]	; (6284 <_adc_init+0x128>)
    6256:	fb03 2301 	mla	r3, r3, r1, r2
    625a:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    625c:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    625e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6260:	f413 6f80 	tst.w	r3, #1024	; 0x400
    6264:	d1fb      	bne.n	625e <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    6266:	2216      	movs	r2, #22
    6268:	4b06      	ldr	r3, [pc, #24]	; (6284 <_adc_init+0x128>)
    626a:	fb02 3101 	mla	r1, r2, r1, r3
    626e:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    6270:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    6272:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    6274:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6276:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6278:	f013 0f03 	tst.w	r3, #3
    627c:	d1fb      	bne.n	6276 <_adc_init+0x11a>

	return ERR_NONE;
}
    627e:	2000      	movs	r0, #0
    6280:	4770      	bx	lr
    6282:	bf00      	nop
    6284:	0000e0f4 	.word	0x0000e0f4

00006288 <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    6288:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    628a:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    628c:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    6290:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    6294:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    6296:	f013 0f01 	tst.w	r3, #1
    629a:	d106      	bne.n	62aa <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    629c:	f013 0f02 	tst.w	r3, #2
    62a0:	d10d      	bne.n	62be <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    62a2:	f013 0f04 	tst.w	r3, #4
    62a6:	d111      	bne.n	62cc <_adc_interrupt_handler+0x44>
    62a8:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    62aa:	2301      	movs	r3, #1
    62ac:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    62b0:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    62b4:	6883      	ldr	r3, [r0, #8]
    62b6:	b292      	uxth	r2, r2
    62b8:	2100      	movs	r1, #0
    62ba:	4798      	blx	r3
    62bc:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    62be:	2302      	movs	r3, #2
    62c0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    62c4:	6843      	ldr	r3, [r0, #4]
    62c6:	2100      	movs	r1, #0
    62c8:	4798      	blx	r3
    62ca:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    62cc:	2304      	movs	r3, #4
    62ce:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    62d2:	6803      	ldr	r3, [r0, #0]
    62d4:	2100      	movs	r1, #0
    62d6:	4798      	blx	r3
	}
}
    62d8:	e7e6      	b.n	62a8 <_adc_interrupt_handler+0x20>
	...

000062dc <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    62dc:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    62e0:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    62e4:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    62e8:	b148      	cbz	r0, 62fe <_adc_get_regs+0x22>
    62ea:	2801      	cmp	r0, #1
    62ec:	d009      	beq.n	6302 <_adc_get_regs+0x26>
{
    62ee:	b508      	push	{r3, lr}
	ASSERT(false);
    62f0:	228c      	movs	r2, #140	; 0x8c
    62f2:	4905      	ldr	r1, [pc, #20]	; (6308 <_adc_get_regs+0x2c>)
    62f4:	2000      	movs	r0, #0
    62f6:	4b05      	ldr	r3, [pc, #20]	; (630c <_adc_get_regs+0x30>)
    62f8:	4798      	blx	r3
	return 0;
    62fa:	2000      	movs	r0, #0
    62fc:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    62fe:	2000      	movs	r0, #0
    6300:	4770      	bx	lr
    6302:	2001      	movs	r0, #1
    6304:	4770      	bx	lr
    6306:	bf00      	nop
    6308:	0000e120 	.word	0x0000e120
    630c:	00005f69 	.word	0x00005f69

00006310 <_adc_async_init>:
{
    6310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6314:	460c      	mov	r4, r1
	ASSERT(device);
    6316:	4605      	mov	r5, r0
    6318:	22e6      	movs	r2, #230	; 0xe6
    631a:	493b      	ldr	r1, [pc, #236]	; (6408 <_adc_async_init+0xf8>)
    631c:	3000      	adds	r0, #0
    631e:	bf18      	it	ne
    6320:	2001      	movne	r0, #1
    6322:	4b3a      	ldr	r3, [pc, #232]	; (640c <_adc_async_init+0xfc>)
    6324:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    6326:	4620      	mov	r0, r4
    6328:	4b39      	ldr	r3, [pc, #228]	; (6410 <_adc_async_init+0x100>)
    632a:	4798      	blx	r3
    632c:	4601      	mov	r1, r0
    632e:	4620      	mov	r0, r4
    6330:	4b38      	ldr	r3, [pc, #224]	; (6414 <_adc_async_init+0x104>)
    6332:	4798      	blx	r3
	if (init_status) {
    6334:	4606      	mov	r6, r0
    6336:	b110      	cbz	r0, 633e <_adc_async_init+0x2e>
}
    6338:	4630      	mov	r0, r6
    633a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    633e:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    6340:	4b35      	ldr	r3, [pc, #212]	; (6418 <_adc_async_init+0x108>)
    6342:	429c      	cmp	r4, r3
    6344:	d05c      	beq.n	6400 <_adc_async_init+0xf0>
	if (hw == ADC1) {
    6346:	4b35      	ldr	r3, [pc, #212]	; (641c <_adc_async_init+0x10c>)
    6348:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    634a:	bf04      	itt	eq
    634c:	4b34      	ldreq	r3, [pc, #208]	; (6420 <_adc_async_init+0x110>)
    634e:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    6350:	4628      	mov	r0, r5
    6352:	4f34      	ldr	r7, [pc, #208]	; (6424 <_adc_async_init+0x114>)
    6354:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6356:	0943      	lsrs	r3, r0, #5
    6358:	f000 001f 	and.w	r0, r0, #31
    635c:	2401      	movs	r4, #1
    635e:	fa04 f000 	lsl.w	r0, r4, r0
    6362:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 6428 <_adc_async_init+0x118>
    6366:	3320      	adds	r3, #32
    6368:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    636c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6370:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    6374:	4628      	mov	r0, r5
    6376:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6378:	0943      	lsrs	r3, r0, #5
    637a:	f000 001f 	and.w	r0, r0, #31
    637e:	fa04 f000 	lsl.w	r0, r4, r0
    6382:	3360      	adds	r3, #96	; 0x60
    6384:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    6388:	4628      	mov	r0, r5
    638a:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    638c:	0943      	lsrs	r3, r0, #5
    638e:	f000 001f 	and.w	r0, r0, #31
    6392:	4084      	lsls	r4, r0
    6394:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    6398:	4628      	mov	r0, r5
    639a:	47b8      	blx	r7
    639c:	3001      	adds	r0, #1
    639e:	b280      	uxth	r0, r0
    63a0:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    63a2:	2b00      	cmp	r3, #0
    63a4:	dbc8      	blt.n	6338 <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    63a6:	095b      	lsrs	r3, r3, #5
    63a8:	f000 001f 	and.w	r0, r0, #31
    63ac:	2201      	movs	r2, #1
    63ae:	fa02 f000 	lsl.w	r0, r2, r0
    63b2:	3320      	adds	r3, #32
    63b4:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    63b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    63bc:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    63c0:	4628      	mov	r0, r5
    63c2:	47b8      	blx	r7
    63c4:	3001      	adds	r0, #1
    63c6:	b280      	uxth	r0, r0
    63c8:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    63ca:	2b00      	cmp	r3, #0
    63cc:	dbb4      	blt.n	6338 <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    63ce:	095b      	lsrs	r3, r3, #5
    63d0:	f000 001f 	and.w	r0, r0, #31
    63d4:	2201      	movs	r2, #1
    63d6:	fa02 f000 	lsl.w	r0, r2, r0
    63da:	3360      	adds	r3, #96	; 0x60
    63dc:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    63e0:	4628      	mov	r0, r5
    63e2:	47b8      	blx	r7
    63e4:	3001      	adds	r0, #1
    63e6:	b280      	uxth	r0, r0
    63e8:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    63ea:	2b00      	cmp	r3, #0
    63ec:	dba4      	blt.n	6338 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    63ee:	095b      	lsrs	r3, r3, #5
    63f0:	f000 001f 	and.w	r0, r0, #31
    63f4:	2201      	movs	r2, #1
    63f6:	fa02 f000 	lsl.w	r0, r2, r0
    63fa:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    63fe:	e79b      	b.n	6338 <_adc_async_init+0x28>
		_adc0_dev = dev;
    6400:	4b07      	ldr	r3, [pc, #28]	; (6420 <_adc_async_init+0x110>)
    6402:	601d      	str	r5, [r3, #0]
    6404:	e7a4      	b.n	6350 <_adc_async_init+0x40>
    6406:	bf00      	nop
    6408:	0000e120 	.word	0x0000e120
    640c:	00005f69 	.word	0x00005f69
    6410:	000062dd 	.word	0x000062dd
    6414:	0000615d 	.word	0x0000615d
    6418:	43001c00 	.word	0x43001c00
    641c:	43002000 	.word	0x43002000
    6420:	200007f0 	.word	0x200007f0
    6424:	00006145 	.word	0x00006145
    6428:	e000e100 	.word	0xe000e100

0000642c <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    642c:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    642e:	8813      	ldrh	r3, [r2, #0]
    6430:	b29b      	uxth	r3, r3
    6432:	f043 0302 	orr.w	r3, r3, #2
    6436:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    6438:	6b13      	ldr	r3, [r2, #48]	; 0x30
    643a:	f013 0f03 	tst.w	r3, #3
    643e:	d1fb      	bne.n	6438 <_adc_async_enable_channel+0xc>
}
    6440:	4770      	bx	lr

00006442 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    6442:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    6444:	88db      	ldrh	r3, [r3, #6]
    6446:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    644a:	2b03      	cmp	r3, #3
}
    644c:	bf0c      	ite	eq
    644e:	2001      	moveq	r0, #1
    6450:	2002      	movne	r0, #2
    6452:	4770      	bx	lr

00006454 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    6454:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    6456:	7d13      	ldrb	r3, [r2, #20]
    6458:	f043 0302 	orr.w	r3, r3, #2
    645c:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    645e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    6460:	f3c3 030b 	ubfx	r3, r3, #0, #12
    6464:	2b00      	cmp	r3, #0
    6466:	d1fa      	bne.n	645e <_adc_async_convert+0xa>
}
    6468:	4770      	bx	lr

0000646a <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    646a:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    646c:	2a01      	cmp	r2, #1
    646e:	d007      	beq.n	6480 <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    6470:	2a02      	cmp	r2, #2
    6472:	d00e      	beq.n	6492 <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    6474:	b91a      	cbnz	r2, 647e <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    6476:	b1ab      	cbz	r3, 64a4 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    6478:	2301      	movs	r3, #1
    647a:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    647e:	4770      	bx	lr
	if (value == 0x0) {
    6480:	b91b      	cbnz	r3, 648a <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    6482:	2304      	movs	r3, #4
    6484:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    6488:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    648a:	2304      	movs	r3, #4
    648c:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    6490:	4770      	bx	lr
	if (value == 0x0) {
    6492:	b91b      	cbnz	r3, 649c <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    6494:	2302      	movs	r3, #2
    6496:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    649a:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    649c:	2302      	movs	r3, #2
    649e:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    64a2:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    64a4:	2301      	movs	r3, #1
    64a6:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    64aa:	4770      	bx	lr

000064ac <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    64ac:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    64ae:	4b02      	ldr	r3, [pc, #8]	; (64b8 <ADC0_0_Handler+0xc>)
    64b0:	6818      	ldr	r0, [r3, #0]
    64b2:	4b02      	ldr	r3, [pc, #8]	; (64bc <ADC0_0_Handler+0x10>)
    64b4:	4798      	blx	r3
    64b6:	bd08      	pop	{r3, pc}
    64b8:	200007f0 	.word	0x200007f0
    64bc:	00006289 	.word	0x00006289

000064c0 <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    64c0:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    64c2:	4b02      	ldr	r3, [pc, #8]	; (64cc <ADC0_1_Handler+0xc>)
    64c4:	6818      	ldr	r0, [r3, #0]
    64c6:	4b02      	ldr	r3, [pc, #8]	; (64d0 <ADC0_1_Handler+0x10>)
    64c8:	4798      	blx	r3
    64ca:	bd08      	pop	{r3, pc}
    64cc:	200007f0 	.word	0x200007f0
    64d0:	00006289 	.word	0x00006289

000064d4 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    64d4:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    64d6:	4b02      	ldr	r3, [pc, #8]	; (64e0 <ADC1_0_Handler+0xc>)
    64d8:	6858      	ldr	r0, [r3, #4]
    64da:	4b02      	ldr	r3, [pc, #8]	; (64e4 <ADC1_0_Handler+0x10>)
    64dc:	4798      	blx	r3
    64de:	bd08      	pop	{r3, pc}
    64e0:	200007f0 	.word	0x200007f0
    64e4:	00006289 	.word	0x00006289

000064e8 <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    64e8:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    64ea:	4b02      	ldr	r3, [pc, #8]	; (64f4 <ADC1_1_Handler+0xc>)
    64ec:	6858      	ldr	r0, [r3, #4]
    64ee:	4b02      	ldr	r3, [pc, #8]	; (64f8 <ADC1_1_Handler+0x10>)
    64f0:	4798      	blx	r3
    64f2:	bd08      	pop	{r3, pc}
    64f4:	200007f0 	.word	0x200007f0
    64f8:	00006289 	.word	0x00006289

000064fc <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    64fc:	0943      	lsrs	r3, r0, #5
    64fe:	f000 001f 	and.w	r0, r0, #31
    6502:	2201      	movs	r2, #1
    6504:	fa02 f000 	lsl.w	r0, r2, r0
    6508:	3340      	adds	r3, #64	; 0x40
    650a:	4a02      	ldr	r2, [pc, #8]	; (6514 <_irq_set+0x18>)
    650c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    6510:	4770      	bx	lr
    6512:	bf00      	nop
    6514:	e000e100 	.word	0xe000e100

00006518 <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    6518:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    651c:	00c0      	lsls	r0, r0, #3
    651e:	4770      	bx	lr

00006520 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    6520:	4b01      	ldr	r3, [pc, #4]	; (6528 <_get_cycles_for_ms+0x8>)
    6522:	fb03 f000 	mul.w	r0, r3, r0
    6526:	4770      	bx	lr
    6528:	0001d4c0 	.word	0x0001d4c0

0000652c <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    652c:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    652e:	4a0e      	ldr	r2, [pc, #56]	; (6568 <_init_chip+0x3c>)
    6530:	8813      	ldrh	r3, [r2, #0]
    6532:	b29b      	uxth	r3, r3
    6534:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    6538:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    653a:	4b0c      	ldr	r3, [pc, #48]	; (656c <_init_chip+0x40>)
    653c:	4798      	blx	r3
	_oscctrl_init_sources();
    653e:	4b0c      	ldr	r3, [pc, #48]	; (6570 <_init_chip+0x44>)
    6540:	4798      	blx	r3
	_mclk_init();
    6542:	4b0c      	ldr	r3, [pc, #48]	; (6574 <_init_chip+0x48>)
    6544:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    6546:	2004      	movs	r0, #4
    6548:	4c0b      	ldr	r4, [pc, #44]	; (6578 <_init_chip+0x4c>)
    654a:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    654c:	4b0b      	ldr	r3, [pc, #44]	; (657c <_init_chip+0x50>)
    654e:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    6550:	f640 70fb 	movw	r0, #4091	; 0xffb
    6554:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    6556:	4a0a      	ldr	r2, [pc, #40]	; (6580 <_init_chip+0x54>)
    6558:	6913      	ldr	r3, [r2, #16]
    655a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    655e:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    6560:	4b08      	ldr	r3, [pc, #32]	; (6584 <_init_chip+0x58>)
    6562:	4798      	blx	r3
    6564:	bd10      	pop	{r4, pc}
    6566:	bf00      	nop
    6568:	41004000 	.word	0x41004000
    656c:	00006bb1 	.word	0x00006bb1
    6570:	00006bc5 	.word	0x00006bc5
    6574:	00006931 	.word	0x00006931
    6578:	000068b9 	.word	0x000068b9
    657c:	00006bc9 	.word	0x00006bc9
    6580:	40000800 	.word	0x40000800
    6584:	000065fd 	.word	0x000065fd

00006588 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    6588:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    658a:	4a1a      	ldr	r2, [pc, #104]	; (65f4 <_dmac_handler+0x6c>)
    658c:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    658e:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    6592:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    6596:	4818      	ldr	r0, [pc, #96]	; (65f8 <_dmac_handler+0x70>)
    6598:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    659c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    65a0:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    65a4:	f012 0f01 	tst.w	r2, #1
    65a8:	d10a      	bne.n	65c0 <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    65aa:	011a      	lsls	r2, r3, #4
    65ac:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    65b0:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    65b4:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    65b8:	f012 0f02 	tst.w	r2, #2
    65bc:	d10b      	bne.n	65d6 <_dmac_handler+0x4e>
    65be:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    65c0:	011a      	lsls	r2, r3, #4
    65c2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    65c6:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    65ca:	2101      	movs	r1, #1
    65cc:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    65d0:	6843      	ldr	r3, [r0, #4]
    65d2:	4798      	blx	r3
    65d4:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    65d6:	011a      	lsls	r2, r3, #4
    65d8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    65dc:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    65e0:	2102      	movs	r1, #2
    65e2:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    65e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    65ea:	4a03      	ldr	r2, [pc, #12]	; (65f8 <_dmac_handler+0x70>)
    65ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    65f0:	4798      	blx	r3
	}
}
    65f2:	e7e4      	b.n	65be <_dmac_handler+0x36>
    65f4:	4100a000 	.word	0x4100a000
    65f8:	200007f8 	.word	0x200007f8

000065fc <_dma_init>:
{
    65fc:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    65fe:	4a32      	ldr	r2, [pc, #200]	; (66c8 <_dma_init+0xcc>)
    6600:	8813      	ldrh	r3, [r2, #0]
    6602:	f023 0302 	bic.w	r3, r3, #2
    6606:	041b      	lsls	r3, r3, #16
    6608:	0c1b      	lsrs	r3, r3, #16
    660a:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    660c:	8853      	ldrh	r3, [r2, #2]
    660e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    6612:	041b      	lsls	r3, r3, #16
    6614:	0c1b      	lsrs	r3, r3, #16
    6616:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    6618:	8813      	ldrh	r3, [r2, #0]
    661a:	b29b      	uxth	r3, r3
    661c:	f043 0301 	orr.w	r3, r3, #1
    6620:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    6622:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    6624:	f013 0f01 	tst.w	r3, #1
    6628:	d1fb      	bne.n	6622 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    662a:	4b27      	ldr	r3, [pc, #156]	; (66c8 <_dma_init+0xcc>)
    662c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    6630:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    6632:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    6634:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    6638:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    663c:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    663e:	2100      	movs	r1, #0
    6640:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    6642:	4a22      	ldr	r2, [pc, #136]	; (66cc <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    6644:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    6646:	4a22      	ldr	r2, [pc, #136]	; (66d0 <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    6648:	639a      	str	r2, [r3, #56]	; 0x38
    664a:	4b22      	ldr	r3, [pc, #136]	; (66d4 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    664c:	4c1f      	ldr	r4, [pc, #124]	; (66cc <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    664e:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    6650:	681d      	ldr	r5, [r3, #0]
    6652:	0108      	lsls	r0, r1, #4
    6654:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    6658:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    665c:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    665e:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    6660:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    6664:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    6666:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    666a:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    666c:	1822      	adds	r2, r4, r0
    666e:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    6670:	60d6      	str	r6, [r2, #12]
    6672:	3101      	adds	r1, #1
    6674:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    6676:	2920      	cmp	r1, #32
    6678:	d1ea      	bne.n	6650 <_dma_init+0x54>
    667a:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    667c:	2001      	movs	r0, #1
    667e:	4916      	ldr	r1, [pc, #88]	; (66d8 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    6680:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    6682:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6686:	d00b      	beq.n	66a0 <_dma_init+0xa4>
    6688:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    668a:	2b24      	cmp	r3, #36	; 0x24
    668c:	d1f8      	bne.n	6680 <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    668e:	4a0e      	ldr	r2, [pc, #56]	; (66c8 <_dma_init+0xcc>)
    6690:	8813      	ldrh	r3, [r2, #0]
    6692:	b29b      	uxth	r3, r3
    6694:	f043 0302 	orr.w	r3, r3, #2
    6698:	8013      	strh	r3, [r2, #0]
}
    669a:	2000      	movs	r0, #0
    669c:	bc70      	pop	{r4, r5, r6}
    669e:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66a0:	095c      	lsrs	r4, r3, #5
    66a2:	f002 021f 	and.w	r2, r2, #31
    66a6:	fa00 f202 	lsl.w	r2, r0, r2
    66aa:	f104 0520 	add.w	r5, r4, #32
    66ae:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    66b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    66b6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66ba:	f104 0560 	add.w	r5, r4, #96	; 0x60
    66be:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66c2:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    66c6:	e7df      	b.n	6688 <_dma_init+0x8c>
    66c8:	4100a000 	.word	0x4100a000
    66cc:	200079a0 	.word	0x200079a0
    66d0:	20007ba0 	.word	0x20007ba0
    66d4:	0000e138 	.word	0x0000e138
    66d8:	e000e100 	.word	0xe000e100

000066dc <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    66dc:	b991      	cbnz	r1, 6704 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    66de:	b942      	cbnz	r2, 66f2 <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    66e0:	0100      	lsls	r0, r0, #4
    66e2:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    66e6:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    66ea:	2302      	movs	r3, #2
    66ec:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    66f0:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    66f2:	0100      	lsls	r0, r0, #4
    66f4:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    66f8:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    66fc:	2302      	movs	r3, #2
    66fe:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    6702:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    6704:	2901      	cmp	r1, #1
    6706:	d000      	beq.n	670a <_dma_set_irq_state+0x2e>
    6708:	4770      	bx	lr
	if (value == 0x0) {
    670a:	b142      	cbz	r2, 671e <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    670c:	0100      	lsls	r0, r0, #4
    670e:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    6712:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    6716:	2301      	movs	r3, #1
    6718:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    671c:	e7f4      	b.n	6708 <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    671e:	0100      	lsls	r0, r0, #4
    6720:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    6724:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    6728:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    672c:	4770      	bx	lr
	...

00006730 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    6730:	4b02      	ldr	r3, [pc, #8]	; (673c <_dma_set_destination_address+0xc>)
    6732:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    6736:	6081      	str	r1, [r0, #8]
}
    6738:	2000      	movs	r0, #0
    673a:	4770      	bx	lr
    673c:	200079a0 	.word	0x200079a0

00006740 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    6740:	4b02      	ldr	r3, [pc, #8]	; (674c <_dma_set_source_address+0xc>)
    6742:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    6746:	6041      	str	r1, [r0, #4]
}
    6748:	2000      	movs	r0, #0
    674a:	4770      	bx	lr
    674c:	200079a0 	.word	0x200079a0

00006750 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    6750:	4a05      	ldr	r2, [pc, #20]	; (6768 <_dma_srcinc_enable+0x18>)
    6752:	0100      	lsls	r0, r0, #4
    6754:	5a13      	ldrh	r3, [r2, r0]
    6756:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    6758:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    675c:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    6760:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    6762:	5211      	strh	r1, [r2, r0]
}
    6764:	2000      	movs	r0, #0
    6766:	4770      	bx	lr
    6768:	200079a0 	.word	0x200079a0

0000676c <_dma_set_data_amount>:
{
    676c:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    676e:	4c14      	ldr	r4, [pc, #80]	; (67c0 <_dma_set_data_amount+0x54>)
    6770:	0102      	lsls	r2, r0, #4
    6772:	18a3      	adds	r3, r4, r2
    6774:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    6776:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    6778:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    677c:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    677e:	f412 6f00 	tst.w	r2, #2048	; 0x800
    6782:	d006      	beq.n	6792 <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    6784:	fa01 f403 	lsl.w	r4, r1, r3
    6788:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    678a:	4a0d      	ldr	r2, [pc, #52]	; (67c0 <_dma_set_data_amount+0x54>)
    678c:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    6790:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    6792:	4c0b      	ldr	r4, [pc, #44]	; (67c0 <_dma_set_data_amount+0x54>)
    6794:	0102      	lsls	r2, r0, #4
    6796:	18a5      	adds	r5, r4, r2
    6798:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    679a:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    679c:	f412 6f80 	tst.w	r2, #1024	; 0x400
    67a0:	d005      	beq.n	67ae <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    67a2:	fa01 f303 	lsl.w	r3, r1, r3
    67a6:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    67a8:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    67ac:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    67ae:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    67b0:	4b03      	ldr	r3, [pc, #12]	; (67c0 <_dma_set_data_amount+0x54>)
    67b2:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    67b6:	8041      	strh	r1, [r0, #2]
}
    67b8:	2000      	movs	r0, #0
    67ba:	bc30      	pop	{r4, r5}
    67bc:	4770      	bx	lr
    67be:	bf00      	nop
    67c0:	200079a0 	.word	0x200079a0

000067c4 <_dma_enable_transaction>:
{
    67c4:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    67c6:	4c0d      	ldr	r4, [pc, #52]	; (67fc <_dma_enable_transaction+0x38>)
    67c8:	0103      	lsls	r3, r0, #4
    67ca:	5ae2      	ldrh	r2, [r4, r3]
    67cc:	b292      	uxth	r2, r2
    67ce:	f042 0201 	orr.w	r2, r2, #1
    67d2:	52e2      	strh	r2, [r4, r3]
    67d4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    67d8:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    67dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    67de:	f042 0202 	orr.w	r2, r2, #2
    67e2:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    67e4:	b131      	cbz	r1, 67f4 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    67e6:	4a06      	ldr	r2, [pc, #24]	; (6800 <_dma_enable_transaction+0x3c>)
    67e8:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    67ea:	2301      	movs	r3, #1
    67ec:	fa03 f000 	lsl.w	r0, r3, r0
    67f0:	4308      	orrs	r0, r1
    67f2:	6110      	str	r0, [r2, #16]
}
    67f4:	2000      	movs	r0, #0
    67f6:	f85d 4b04 	ldr.w	r4, [sp], #4
    67fa:	4770      	bx	lr
    67fc:	200079a0 	.word	0x200079a0
    6800:	4100a000 	.word	0x4100a000

00006804 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    6804:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    6808:	4b02      	ldr	r3, [pc, #8]	; (6814 <_dma_get_channel_resource+0x10>)
    680a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    680e:	6001      	str	r1, [r0, #0]
}
    6810:	2000      	movs	r0, #0
    6812:	4770      	bx	lr
    6814:	200007f8 	.word	0x200007f8

00006818 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    6818:	b508      	push	{r3, lr}
	_dmac_handler();
    681a:	4b01      	ldr	r3, [pc, #4]	; (6820 <DMAC_0_Handler+0x8>)
    681c:	4798      	blx	r3
    681e:	bd08      	pop	{r3, pc}
    6820:	00006589 	.word	0x00006589

00006824 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    6824:	b508      	push	{r3, lr}
	_dmac_handler();
    6826:	4b01      	ldr	r3, [pc, #4]	; (682c <DMAC_1_Handler+0x8>)
    6828:	4798      	blx	r3
    682a:	bd08      	pop	{r3, pc}
    682c:	00006589 	.word	0x00006589

00006830 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    6830:	b508      	push	{r3, lr}
	_dmac_handler();
    6832:	4b01      	ldr	r3, [pc, #4]	; (6838 <DMAC_2_Handler+0x8>)
    6834:	4798      	blx	r3
    6836:	bd08      	pop	{r3, pc}
    6838:	00006589 	.word	0x00006589

0000683c <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    683c:	b508      	push	{r3, lr}
	_dmac_handler();
    683e:	4b01      	ldr	r3, [pc, #4]	; (6844 <DMAC_3_Handler+0x8>)
    6840:	4798      	blx	r3
    6842:	bd08      	pop	{r3, pc}
    6844:	00006589 	.word	0x00006589

00006848 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    6848:	b508      	push	{r3, lr}
	_dmac_handler();
    684a:	4b01      	ldr	r3, [pc, #4]	; (6850 <DMAC_4_Handler+0x8>)
    684c:	4798      	blx	r3
    684e:	bd08      	pop	{r3, pc}
    6850:	00006589 	.word	0x00006589

00006854 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    6854:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    6856:	2000      	movs	r0, #0
    6858:	4770      	bx	lr
	...

0000685c <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    685c:	b430      	push	{r4, r5}
    685e:	4814      	ldr	r0, [pc, #80]	; (68b0 <_event_system_init+0x54>)
    6860:	f100 0543 	add.w	r5, r0, #67	; 0x43
    6864:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    6866:	4c13      	ldr	r4, [pc, #76]	; (68b4 <_event_system_init+0x58>)
    6868:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    686a:	f813 1b01 	ldrb.w	r1, [r3], #1
    686e:	3248      	adds	r2, #72	; 0x48
    6870:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    6874:	42ab      	cmp	r3, r5
    6876:	d1f7      	bne.n	6868 <_event_system_init+0xc>
    6878:	480d      	ldr	r0, [pc, #52]	; (68b0 <_event_system_init+0x54>)
    687a:	f100 0442 	add.w	r4, r0, #66	; 0x42
    687e:	3080      	adds	r0, #128	; 0x80
    6880:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    6882:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    6886:	00ca      	lsls	r2, r1, #3
    6888:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    688c:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    6890:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    6892:	f850 3f04 	ldr.w	r3, [r0, #4]!
    6896:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    6898:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    689c:	43db      	mvns	r3, r3
    689e:	b2db      	uxtb	r3, r3
    68a0:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    68a4:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    68a6:	2920      	cmp	r1, #32
    68a8:	d1eb      	bne.n	6882 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    68aa:	2000      	movs	r0, #0
    68ac:	bc30      	pop	{r4, r5}
    68ae:	4770      	bx	lr
    68b0:	0000e238 	.word	0x0000e238
    68b4:	4100e000 	.word	0x4100e000

000068b8 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    68b8:	f010 0f01 	tst.w	r0, #1
    68bc:	d008      	beq.n	68d0 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    68be:	4a17      	ldr	r2, [pc, #92]	; (691c <_gclk_init_generators_by_fref+0x64>)
    68c0:	4b17      	ldr	r3, [pc, #92]	; (6920 <_gclk_init_generators_by_fref+0x68>)
    68c2:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    68c4:	4619      	mov	r1, r3
    68c6:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    68ca:	684b      	ldr	r3, [r1, #4]
    68cc:	4213      	tst	r3, r2
    68ce:	d1fc      	bne.n	68ca <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    68d0:	f010 0f02 	tst.w	r0, #2
    68d4:	d008      	beq.n	68e8 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    68d6:	4a13      	ldr	r2, [pc, #76]	; (6924 <_gclk_init_generators_by_fref+0x6c>)
    68d8:	4b11      	ldr	r3, [pc, #68]	; (6920 <_gclk_init_generators_by_fref+0x68>)
    68da:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    68dc:	4619      	mov	r1, r3
    68de:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    68e2:	684b      	ldr	r3, [r1, #4]
    68e4:	4213      	tst	r3, r2
    68e6:	d1fc      	bne.n	68e2 <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    68e8:	f010 0f04 	tst.w	r0, #4
    68ec:	d008      	beq.n	6900 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    68ee:	4a0e      	ldr	r2, [pc, #56]	; (6928 <_gclk_init_generators_by_fref+0x70>)
    68f0:	4b0b      	ldr	r3, [pc, #44]	; (6920 <_gclk_init_generators_by_fref+0x68>)
    68f2:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    68f4:	4619      	mov	r1, r3
    68f6:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    68fa:	684b      	ldr	r3, [r1, #4]
    68fc:	4213      	tst	r3, r2
    68fe:	d1fc      	bne.n	68fa <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    6900:	f010 0f08 	tst.w	r0, #8
    6904:	d008      	beq.n	6918 <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    6906:	4a09      	ldr	r2, [pc, #36]	; (692c <_gclk_init_generators_by_fref+0x74>)
    6908:	4b05      	ldr	r3, [pc, #20]	; (6920 <_gclk_init_generators_by_fref+0x68>)
    690a:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    690c:	4619      	mov	r1, r3
    690e:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6912:	684b      	ldr	r3, [r1, #4]
    6914:	4213      	tst	r3, r2
    6916:	d1fc      	bne.n	6912 <_gclk_init_generators_by_fref+0x5a>
    6918:	4770      	bx	lr
    691a:	bf00      	nop
    691c:	00010108 	.word	0x00010108
    6920:	40001c00 	.word	0x40001c00
    6924:	00010106 	.word	0x00010106
    6928:	00100106 	.word	0x00100106
    692c:	00010104 	.word	0x00010104

00006930 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    6930:	2201      	movs	r2, #1
    6932:	4b01      	ldr	r3, [pc, #4]	; (6938 <_mclk_init+0x8>)
    6934:	715a      	strb	r2, [r3, #5]
    6936:	4770      	bx	lr
    6938:	40000800 	.word	0x40000800

0000693c <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    693c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    693e:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    6940:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    6942:	f012 0f01 	tst.w	r2, #1
    6946:	d005      	beq.n	6954 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    6948:	2201      	movs	r2, #1
    694a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    694c:	6803      	ldr	r3, [r0, #0]
    694e:	b153      	cbz	r3, 6966 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    6950:	4798      	blx	r3
    6952:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    6954:	8a1a      	ldrh	r2, [r3, #16]
    6956:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    6958:	b12a      	cbz	r2, 6966 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    695a:	f240 225e 	movw	r2, #606	; 0x25e
    695e:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    6960:	6843      	ldr	r3, [r0, #4]
    6962:	b103      	cbz	r3, 6966 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    6964:	4798      	blx	r3
    6966:	bd08      	pop	{r3, pc}

00006968 <_user_row_write_exec>:

/** \internal Write 4096-bit user row
 *  \param[in] _row Pointer to 4096-bit user row data.
 */
static int32_t _user_row_write_exec(const uint32_t *_row)
{
    6968:	b4f0      	push	{r4, r5, r6, r7}
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    696a:	4b21      	ldr	r3, [pc, #132]	; (69f0 <_user_row_write_exec+0x88>)
    696c:	881f      	ldrh	r7, [r3, #0]
	Nvmctrl *hw    = NVMCTRL;
	uint32_t ctrla = hri_nvmctrl_read_CTRLA_reg(NVMCTRL);
	uint32_t i;

	/* Denied if Security Bit is set */
	if (DSU->STATUSB.bit.PROT) {
    696e:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
    6972:	789b      	ldrb	r3, [r3, #2]
    6974:	f013 0f01 	tst.w	r3, #1
    6978:	d136      	bne.n	69e8 <_user_row_write_exec+0x80>
    697a:	b2bf      	uxth	r7, r7
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    697c:	4a1c      	ldr	r2, [pc, #112]	; (69f0 <_user_row_write_exec+0x88>)
    697e:	8a53      	ldrh	r3, [r2, #18]
	}

	/* Do Save */

	/* - Prepare. */
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    6980:	f013 0f01 	tst.w	r3, #1
    6984:	d0fb      	beq.n	697e <_user_row_write_exec+0x16>
	((Nvmctrl *)hw)->CTRLA.reg &= ~NVMCTRL_CTRLA_WMODE(mask);
    6986:	4b1a      	ldr	r3, [pc, #104]	; (69f0 <_user_row_write_exec+0x88>)
    6988:	881a      	ldrh	r2, [r3, #0]
    698a:	b292      	uxth	r2, r2
    698c:	801a      	strh	r2, [r3, #0]
}

static inline void hri_nvmctrl_write_ADDR_reg(const void *const hw, hri_nvmctrl_addr_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->ADDR.reg = data;
    698e:	4a19      	ldr	r2, [pc, #100]	; (69f4 <_user_row_write_exec+0x8c>)
    6990:	615a      	str	r2, [r3, #20]
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    6992:	f44f 4225 	mov.w	r2, #42240	; 0xa500
    6996:	809a      	strh	r2, [r3, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    6998:	461a      	mov	r2, r3
    699a:	8a53      	ldrh	r3, [r2, #18]
	hri_nvmctrl_clear_CTRLA_WMODE_bf(NVMCTRL, NVMCTRL_CTRLA_WMODE_Msk);

	/* - Erase AUX row. */
	hri_nvmctrl_write_ADDR_reg(hw, (hri_nvmctrl_addr_reg_t)_NVM_USER_ROW_BASE);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_EP | NVMCTRL_CTRLB_CMDEX_KEY);
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    699c:	f013 0f01 	tst.w	r3, #1
    69a0:	d0fb      	beq.n	699a <_user_row_write_exec+0x32>
    69a2:	4914      	ldr	r1, [pc, #80]	; (69f4 <_user_row_write_exec+0x8c>)
	((Nvmctrl *)hw)->CTRLB.reg = data;
    69a4:	4b12      	ldr	r3, [pc, #72]	; (69f0 <_user_row_write_exec+0x88>)
    69a6:	f24a 5615 	movw	r6, #42261	; 0xa515
    69aa:	f24a 5504 	movw	r5, #42244	; 0xa504
		/* Wait until this module isn't busy */
	}

	for (i = 0; i < 32; i++) { /* 32 Quad words for User row: 32 * (4 bytes * 4) = 512 bytes */
    69ae:	4c12      	ldr	r4, [pc, #72]	; (69f8 <_user_row_write_exec+0x90>)
    69b0:	809e      	strh	r6, [r3, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    69b2:	8a5a      	ldrh	r2, [r3, #18]
		/* - Page buffer clear & write. */
		hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);
		while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    69b4:	f012 0f01 	tst.w	r2, #1
    69b8:	d0fb      	beq.n	69b2 <_user_row_write_exec+0x4a>
			/* Wait until this module isn't busy */
		}
		*(((uint32_t *)NVMCTRL_USER) + i * 4)     = _row[i * 4];
    69ba:	6802      	ldr	r2, [r0, #0]
    69bc:	600a      	str	r2, [r1, #0]
		*(((uint32_t *)NVMCTRL_USER) + i * 4 + 1) = _row[i * 4 + 1];
    69be:	6842      	ldr	r2, [r0, #4]
    69c0:	604a      	str	r2, [r1, #4]
		*(((uint32_t *)NVMCTRL_USER) + i * 4 + 2) = _row[i * 4 + 2];
    69c2:	6882      	ldr	r2, [r0, #8]
    69c4:	608a      	str	r2, [r1, #8]
		*(((uint32_t *)NVMCTRL_USER) + i * 4 + 3) = _row[i * 4 + 3];
    69c6:	68c2      	ldr	r2, [r0, #12]
    69c8:	60ca      	str	r2, [r1, #12]
	((Nvmctrl *)hw)->ADDR.reg = data;
    69ca:	6159      	str	r1, [r3, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    69cc:	809d      	strh	r5, [r3, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    69ce:	8a5a      	ldrh	r2, [r3, #18]

		/* - Write AUX row. */
		hri_nvmctrl_write_ADDR_reg(hw, (hri_nvmctrl_addr_reg_t)(_NVM_USER_ROW_BASE + i * 16));
		hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WQW | NVMCTRL_CTRLB_CMDEX_KEY);
		while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    69d0:	f012 0f01 	tst.w	r2, #1
    69d4:	d0fb      	beq.n	69ce <_user_row_write_exec+0x66>
    69d6:	3010      	adds	r0, #16
    69d8:	3110      	adds	r1, #16
	for (i = 0; i < 32; i++) { /* 32 Quad words for User row: 32 * (4 bytes * 4) = 512 bytes */
    69da:	42a1      	cmp	r1, r4
    69dc:	d1e8      	bne.n	69b0 <_user_row_write_exec+0x48>
	((Nvmctrl *)hw)->CTRLA.reg = data;
    69de:	4b04      	ldr	r3, [pc, #16]	; (69f0 <_user_row_write_exec+0x88>)
    69e0:	801f      	strh	r7, [r3, #0]
	}

	/* Restore CTRLA */
	hri_nvmctrl_write_CTRLA_reg(NVMCTRL, ctrla);

	return ERR_NONE;
    69e2:	2000      	movs	r0, #0
}
    69e4:	bcf0      	pop	{r4, r5, r6, r7}
    69e6:	4770      	bx	lr
		return ERR_DENIED;
    69e8:	f06f 0010 	mvn.w	r0, #16
    69ec:	e7fa      	b.n	69e4 <_user_row_write_exec+0x7c>
    69ee:	bf00      	nop
    69f0:	41004000 	.word	0x41004000
    69f4:	00804000 	.word	0x00804000
    69f8:	00804200 	.word	0x00804200

000069fc <_flash_init>:
{
    69fc:	b538      	push	{r3, r4, r5, lr}
    69fe:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    6a00:	4605      	mov	r5, r0
    6a02:	b350      	cbz	r0, 6a5a <_flash_init+0x5e>
    6a04:	4816      	ldr	r0, [pc, #88]	; (6a60 <_flash_init+0x64>)
    6a06:	4281      	cmp	r1, r0
    6a08:	bf14      	ite	ne
    6a0a:	2000      	movne	r0, #0
    6a0c:	2001      	moveq	r0, #1
    6a0e:	224b      	movs	r2, #75	; 0x4b
    6a10:	4914      	ldr	r1, [pc, #80]	; (6a64 <_flash_init+0x68>)
    6a12:	4b15      	ldr	r3, [pc, #84]	; (6a68 <_flash_init+0x6c>)
    6a14:	4798      	blx	r3
	device->hw = hw;
    6a16:	612c      	str	r4, [r5, #16]
	return ((Nvmctrl *)hw)->CTRLA.reg;
    6a18:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    6a1a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    6a1e:	049b      	lsls	r3, r3, #18
    6a20:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    6a22:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    6a24:	4b11      	ldr	r3, [pc, #68]	; (6a6c <_flash_init+0x70>)
    6a26:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6a28:	4b11      	ldr	r3, [pc, #68]	; (6a70 <_flash_init+0x74>)
    6a2a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    6a2e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6a32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6a36:	f3bf 8f6f 	isb	sy
    6a3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6a3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6a42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6a46:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6a4a:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    6a4e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6a52:	6019      	str	r1, [r3, #0]
    6a54:	601a      	str	r2, [r3, #0]
}
    6a56:	2000      	movs	r0, #0
    6a58:	bd38      	pop	{r3, r4, r5, pc}
    6a5a:	2000      	movs	r0, #0
    6a5c:	e7d7      	b.n	6a0e <_flash_init+0x12>
    6a5e:	bf00      	nop
    6a60:	41004000 	.word	0x41004000
    6a64:	0000e33c 	.word	0x0000e33c
    6a68:	00005f69 	.word	0x00005f69
    6a6c:	20000978 	.word	0x20000978
    6a70:	e000e100 	.word	0xe000e100

00006a74 <NVMCTRL_0_Handler>:
{
    6a74:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    6a76:	4b02      	ldr	r3, [pc, #8]	; (6a80 <NVMCTRL_0_Handler+0xc>)
    6a78:	6818      	ldr	r0, [r3, #0]
    6a7a:	4b02      	ldr	r3, [pc, #8]	; (6a84 <NVMCTRL_0_Handler+0x10>)
    6a7c:	4798      	blx	r3
    6a7e:	bd08      	pop	{r3, pc}
    6a80:	20000978 	.word	0x20000978
    6a84:	0000693d 	.word	0x0000693d

00006a88 <NVMCTRL_1_Handler>:
{
    6a88:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    6a8a:	4b02      	ldr	r3, [pc, #8]	; (6a94 <NVMCTRL_1_Handler+0xc>)
    6a8c:	6818      	ldr	r0, [r3, #0]
    6a8e:	4b02      	ldr	r3, [pc, #8]	; (6a98 <NVMCTRL_1_Handler+0x10>)
    6a90:	4798      	blx	r3
    6a92:	bd08      	pop	{r3, pc}
    6a94:	20000978 	.word	0x20000978
    6a98:	0000693d 	.word	0x0000693d

00006a9c <_user_area_read>:
{
    6a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a9e:	4604      	mov	r4, r0
    6aa0:	460d      	mov	r5, r1
    6aa2:	461e      	mov	r6, r3
	ASSERT(buf);
    6aa4:	4617      	mov	r7, r2
    6aa6:	1c10      	adds	r0, r2, #0
    6aa8:	bf18      	it	ne
    6aaa:	2001      	movne	r0, #1
    6aac:	f44f 72fd 	mov.w	r2, #506	; 0x1fa
    6ab0:	491b      	ldr	r1, [pc, #108]	; (6b20 <_user_area_read+0x84>)
    6ab2:	4b1c      	ldr	r3, [pc, #112]	; (6b24 <_user_area_read+0x88>)
    6ab4:	4798      	blx	r3
	if (_IS_NVM_USER_ROW(base)) {
    6ab6:	f5a4 0300 	sub.w	r3, r4, #8388608	; 0x800000
    6aba:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    6abe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6ac2:	d210      	bcs.n	6ae6 <_user_area_read+0x4a>
		if (!_IN_NVM_USER_ROW(base, offset)) {
    6ac4:	1962      	adds	r2, r4, r5
    6ac6:	4b18      	ldr	r3, [pc, #96]	; (6b28 <_user_area_read+0x8c>)
    6ac8:	429a      	cmp	r2, r3
    6aca:	d81d      	bhi.n	6b08 <_user_area_read+0x6c>
		if (!_IN_NVM_USER_ROW(base, offset + size - 1)) {
    6acc:	1e73      	subs	r3, r6, #1
    6ace:	442b      	add	r3, r5
    6ad0:	4423      	add	r3, r4
    6ad2:	4a15      	ldr	r2, [pc, #84]	; (6b28 <_user_area_read+0x8c>)
    6ad4:	4293      	cmp	r3, r2
    6ad6:	d81a      	bhi.n	6b0e <_user_area_read+0x72>
	memcpy(buf, ((uint8_t *)base) + offset, size);
    6ad8:	4632      	mov	r2, r6
    6ada:	1961      	adds	r1, r4, r5
    6adc:	4638      	mov	r0, r7
    6ade:	4b13      	ldr	r3, [pc, #76]	; (6b2c <_user_area_read+0x90>)
    6ae0:	4798      	blx	r3
	return ERR_NONE;
    6ae2:	2000      	movs	r0, #0
    6ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if (_IS_NVM_SW_CALIB_AREA(base)) {
    6ae6:	f1a4 1380 	sub.w	r3, r4, #8388736	; 0x800080
    6aea:	2b04      	cmp	r3, #4
    6aec:	d812      	bhi.n	6b14 <_user_area_read+0x78>
		if (!_IN_NVM_SW_CALIB_AREA(base, offset)) {
    6aee:	1962      	adds	r2, r4, r5
    6af0:	4b0f      	ldr	r3, [pc, #60]	; (6b30 <_user_area_read+0x94>)
    6af2:	429a      	cmp	r2, r3
    6af4:	d811      	bhi.n	6b1a <_user_area_read+0x7e>
		if (!_IN_NVM_SW_CALIB_AREA(base, offset + size - 1)) {
    6af6:	1e73      	subs	r3, r6, #1
    6af8:	442b      	add	r3, r5
    6afa:	4423      	add	r3, r4
    6afc:	4a0c      	ldr	r2, [pc, #48]	; (6b30 <_user_area_read+0x94>)
    6afe:	4293      	cmp	r3, r2
    6b00:	d9ea      	bls.n	6ad8 <_user_area_read+0x3c>
			return ERR_INVALID_ARG;
    6b02:	f06f 000c 	mvn.w	r0, #12
}
    6b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return ERR_BAD_ADDRESS;
    6b08:	f06f 000d 	mvn.w	r0, #13
    6b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
    6b0e:	f06f 000c 	mvn.w	r0, #12
    6b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return ERR_UNSUPPORTED_OP;
    6b14:	f06f 001a 	mvn.w	r0, #26
    6b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return ERR_BAD_ADDRESS;
    6b1a:	f06f 000d 	mvn.w	r0, #13
    6b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6b20:	0000e33c 	.word	0x0000e33c
    6b24:	00005f69 	.word	0x00005f69
    6b28:	008041ff 	.word	0x008041ff
    6b2c:	0000c851 	.word	0x0000c851
    6b30:	00800084 	.word	0x00800084

00006b34 <_user_area_write>:

int32_t _user_area_write(void *base, const uint32_t offset, const uint8_t *buf, const uint32_t size)
{
    6b34:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b36:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
	uint32_t _row[NVMCTRL_PAGE_SIZE / 4]; /* Copy of user row. */

	/** Parameter check. */
	if (_IS_NVM_USER_ROW(base)) {
    6b3a:	f5a0 0400 	sub.w	r4, r0, #8388608	; 0x800000
    6b3e:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
    6b42:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
    6b46:	d21b      	bcs.n	6b80 <_user_area_write+0x4c>
		if (!_IN_NVM_USER_ROW(base, offset)) {
    6b48:	1845      	adds	r5, r0, r1
    6b4a:	4c16      	ldr	r4, [pc, #88]	; (6ba4 <_user_area_write+0x70>)
    6b4c:	42a5      	cmp	r5, r4
    6b4e:	d822      	bhi.n	6b96 <_user_area_write+0x62>
			return ERR_BAD_ADDRESS;
		} else if (!_IN_NVM_USER_ROW(base, offset + size - 1)) {
    6b50:	1e5c      	subs	r4, r3, #1
    6b52:	440c      	add	r4, r1
    6b54:	4404      	add	r4, r0
    6b56:	4d13      	ldr	r5, [pc, #76]	; (6ba4 <_user_area_write+0x70>)
    6b58:	42ac      	cmp	r4, r5
    6b5a:	d81f      	bhi.n	6b9c <_user_area_write+0x68>
    6b5c:	461d      	mov	r5, r3
    6b5e:	4616      	mov	r6, r2
    6b60:	460c      	mov	r4, r1
    6b62:	4601      	mov	r1, r0
		return ERR_DENIED;
	} else {
		return ERR_UNSUPPORTED_OP;
	}

	memcpy(_row, base, NVMCTRL_PAGE_SIZE);       /* Store previous data. */
    6b64:	f44f 7200 	mov.w	r2, #512	; 0x200
    6b68:	4668      	mov	r0, sp
    6b6a:	4f0f      	ldr	r7, [pc, #60]	; (6ba8 <_user_area_write+0x74>)
    6b6c:	47b8      	blx	r7
	memcpy((uint8_t *)_row + offset, buf, size); /* Modify with buf data. */
    6b6e:	462a      	mov	r2, r5
    6b70:	4631      	mov	r1, r6
    6b72:	eb0d 0004 	add.w	r0, sp, r4
    6b76:	47b8      	blx	r7

	return _user_row_write_exec(_row);
    6b78:	4668      	mov	r0, sp
    6b7a:	4b0c      	ldr	r3, [pc, #48]	; (6bac <_user_area_write+0x78>)
    6b7c:	4798      	blx	r3
    6b7e:	e007      	b.n	6b90 <_user_area_write+0x5c>
	} else if (_IS_NVM_SW_CALIB_AREA(base)) {
    6b80:	f1a0 1080 	sub.w	r0, r0, #8388736	; 0x800080
		return ERR_UNSUPPORTED_OP;
    6b84:	2805      	cmp	r0, #5
    6b86:	bf34      	ite	cc
    6b88:	f06f 0010 	mvncc.w	r0, #16
    6b8c:	f06f 001a 	mvncs.w	r0, #26
}
    6b90:	f50d 7d01 	add.w	sp, sp, #516	; 0x204
    6b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_BAD_ADDRESS;
    6b96:	f06f 000d 	mvn.w	r0, #13
    6b9a:	e7f9      	b.n	6b90 <_user_area_write+0x5c>
			return ERR_INVALID_ARG;
    6b9c:	f06f 000c 	mvn.w	r0, #12
    6ba0:	e7f6      	b.n	6b90 <_user_area_write+0x5c>
    6ba2:	bf00      	nop
    6ba4:	008041ff 	.word	0x008041ff
    6ba8:	0000c851 	.word	0x0000c851
    6bac:	00006969 	.word	0x00006969

00006bb0 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    6bb0:	4b03      	ldr	r3, [pc, #12]	; (6bc0 <_osc32kctrl_init_sources+0x10>)
    6bb2:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    6bb4:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    6bb8:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    6bba:	2201      	movs	r2, #1
    6bbc:	741a      	strb	r2, [r3, #16]
    6bbe:	4770      	bx	lr
    6bc0:	40001400 	.word	0x40001400

00006bc4 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    6bc4:	4770      	bx	lr
	...

00006bc8 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    6bc8:	4a47      	ldr	r2, [pc, #284]	; (6ce8 <_oscctrl_init_referenced_generators+0x120>)
    6bca:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    6bcc:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    6bd0:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    6bd4:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6bd6:	4611      	mov	r1, r2
    6bd8:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6bdc:	684b      	ldr	r3, [r1, #4]
    6bde:	4213      	tst	r3, r2
    6be0:	d1fc      	bne.n	6bdc <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    6be2:	4a41      	ldr	r2, [pc, #260]	; (6ce8 <_oscctrl_init_referenced_generators+0x120>)
    6be4:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    6be6:	f013 0f04 	tst.w	r3, #4
    6bea:	d1fb      	bne.n	6be4 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    6bec:	4b3f      	ldr	r3, [pc, #252]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6bee:	2200      	movs	r2, #0
    6bf0:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    6bf2:	4a3f      	ldr	r2, [pc, #252]	; (6cf0 <_oscctrl_init_referenced_generators+0x128>)
    6bf4:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6bf6:	461a      	mov	r2, r3
    6bf8:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    6bfc:	f013 0f10 	tst.w	r3, #16
    6c00:	d1fa      	bne.n	6bf8 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    6c02:	2200      	movs	r2, #0
    6c04:	4b39      	ldr	r3, [pc, #228]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c06:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6c0a:	461a      	mov	r2, r3
    6c0c:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    6c10:	f013 0f04 	tst.w	r3, #4
    6c14:	d1fa      	bne.n	6c0c <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    6c16:	2202      	movs	r2, #2
    6c18:	4b34      	ldr	r3, [pc, #208]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c1a:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6c1c:	461a      	mov	r2, r3
    6c1e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    6c22:	f013 0f02 	tst.w	r3, #2
    6c26:	d1fa      	bne.n	6c1e <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    6c28:	4b30      	ldr	r3, [pc, #192]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    6c2c:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6c2e:	461a      	mov	r2, r3
    6c30:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    6c34:	f013 0f08 	tst.w	r3, #8
    6c38:	d1fa      	bne.n	6c30 <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    6c3a:	2288      	movs	r2, #136	; 0x88
    6c3c:	4b2b      	ldr	r3, [pc, #172]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c3e:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6c42:	461a      	mov	r2, r3
    6c44:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    6c48:	f013 0f04 	tst.w	r3, #4
    6c4c:	d1fa      	bne.n	6c44 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    6c4e:	2242      	movs	r2, #66	; 0x42
    6c50:	4b25      	ldr	r3, [pc, #148]	; (6ce8 <_oscctrl_init_referenced_generators+0x120>)
    6c52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    6c56:	2227      	movs	r2, #39	; 0x27
    6c58:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    6c5c:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    6c5e:	461a      	mov	r2, r3
    6c60:	6d13      	ldr	r3, [r2, #80]	; 0x50
    6c62:	f013 0f06 	tst.w	r3, #6
    6c66:	d1fb      	bne.n	6c60 <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    6c68:	4b20      	ldr	r3, [pc, #128]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6c6e:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    6c70:	2202      	movs	r2, #2
    6c72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    6c76:	461a      	mov	r2, r3
    6c78:	6d13      	ldr	r3, [r2, #80]	; 0x50
    6c7a:	f013 0f02 	tst.w	r3, #2
    6c7e:	d1fb      	bne.n	6c78 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    6c80:	4b1a      	ldr	r3, [pc, #104]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c82:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    6c86:	f013 0f01 	tst.w	r3, #1
    6c8a:	d026      	beq.n	6cda <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    6c8c:	4a17      	ldr	r2, [pc, #92]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c8e:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    6c90:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    6c94:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    6c98:	d1f9      	bne.n	6c8e <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    6c9a:	4b14      	ldr	r3, [pc, #80]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6c9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    6c9e:	f012 0f01 	tst.w	r2, #1
    6ca2:	d103      	bne.n	6cac <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    6ca4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    6ca6:	f012 0f02 	tst.w	r2, #2
    6caa:	d0f7      	beq.n	6c9c <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    6cac:	4a0e      	ldr	r2, [pc, #56]	; (6ce8 <_oscctrl_init_referenced_generators+0x120>)
    6cae:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    6cb0:	2b00      	cmp	r3, #0
    6cb2:	d1fc      	bne.n	6cae <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    6cb4:	4a0c      	ldr	r2, [pc, #48]	; (6ce8 <_oscctrl_init_referenced_generators+0x120>)
    6cb6:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    6cb8:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    6cbc:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    6cc0:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6cc2:	4611      	mov	r1, r2
    6cc4:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6cc8:	684b      	ldr	r3, [r1, #4]
    6cca:	4213      	tst	r3, r2
    6ccc:	d1fc      	bne.n	6cc8 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    6cce:	4a06      	ldr	r2, [pc, #24]	; (6ce8 <_oscctrl_init_referenced_generators+0x120>)
    6cd0:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    6cd2:	f013 0f04 	tst.w	r3, #4
    6cd6:	d1fb      	bne.n	6cd0 <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    6cd8:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    6cda:	4a04      	ldr	r2, [pc, #16]	; (6cec <_oscctrl_init_referenced_generators+0x124>)
    6cdc:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    6cde:	f413 7f80 	tst.w	r3, #256	; 0x100
    6ce2:	d0fb      	beq.n	6cdc <_oscctrl_init_referenced_generators+0x114>
    6ce4:	e7d9      	b.n	6c9a <_oscctrl_init_referenced_generators+0xd2>
    6ce6:	bf00      	nop
    6ce8:	40001c00 	.word	0x40001c00
    6cec:	40001000 	.word	0x40001000
    6cf0:	04010000 	.word	0x04010000

00006cf4 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    6cf4:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    6cf6:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    6cf8:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    6cfa:	4903      	ldr	r1, [pc, #12]	; (6d08 <_qspi_dma_rx_complete+0x14>)
    6cfc:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    6cfe:	685b      	ldr	r3, [r3, #4]
    6d00:	b103      	cbz	r3, 6d04 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    6d02:	4798      	blx	r3
    6d04:	bd08      	pop	{r3, pc}
    6d06:	bf00      	nop
    6d08:	01000002 	.word	0x01000002

00006d0c <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    6d0c:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    6d0e:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    6d10:	681a      	ldr	r2, [r3, #0]
    6d12:	4903      	ldr	r1, [pc, #12]	; (6d20 <_qspi_dma_tx_complete+0x14>)
    6d14:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    6d16:	685b      	ldr	r3, [r3, #4]
    6d18:	b103      	cbz	r3, 6d1c <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    6d1a:	4798      	blx	r3
    6d1c:	bd08      	pop	{r3, pc}
    6d1e:	bf00      	nop
    6d20:	01000002 	.word	0x01000002

00006d24 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    6d24:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    6d26:	6883      	ldr	r3, [r0, #8]
    6d28:	689b      	ldr	r3, [r3, #8]
    6d2a:	b103      	cbz	r3, 6d2e <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    6d2c:	4798      	blx	r3
    6d2e:	bd08      	pop	{r3, pc}

00006d30 <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    6d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d32:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    6d34:	4604      	mov	r4, r0
    6d36:	2800      	cmp	r0, #0
    6d38:	d027      	beq.n	6d8a <_qspi_dma_init+0x5a>
    6d3a:	1c08      	adds	r0, r1, #0
    6d3c:	bf18      	it	ne
    6d3e:	2001      	movne	r0, #1
    6d40:	22cb      	movs	r2, #203	; 0xcb
    6d42:	4913      	ldr	r1, [pc, #76]	; (6d90 <_qspi_dma_init+0x60>)
    6d44:	4b13      	ldr	r3, [pc, #76]	; (6d94 <_qspi_dma_init+0x64>)
    6d46:	4798      	blx	r3
	dev->prvt = hw;
    6d48:	4626      	mov	r6, r4
    6d4a:	f846 5b0c 	str.w	r5, [r6], #12
    6d4e:	2301      	movs	r3, #1
    6d50:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    6d52:	4b11      	ldr	r3, [pc, #68]	; (6d98 <_qspi_dma_init+0x68>)
    6d54:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    6d56:	4b11      	ldr	r3, [pc, #68]	; (6d9c <_qspi_dma_init+0x6c>)
    6d58:	60ab      	str	r3, [r5, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    6d5a:	211f      	movs	r1, #31
    6d5c:	4630      	mov	r0, r6
    6d5e:	4f10      	ldr	r7, [pc, #64]	; (6da0 <_qspi_dma_init+0x70>)
    6d60:	47b8      	blx	r7
	dev->resource->back                 = dev;
    6d62:	68e3      	ldr	r3, [r4, #12]
    6d64:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    6d66:	68e3      	ldr	r3, [r4, #12]
    6d68:	4a0e      	ldr	r2, [pc, #56]	; (6da4 <_qspi_dma_init+0x74>)
    6d6a:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    6d6c:	68e3      	ldr	r3, [r4, #12]
    6d6e:	4d0e      	ldr	r5, [pc, #56]	; (6da8 <_qspi_dma_init+0x78>)
    6d70:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    6d72:	211e      	movs	r1, #30
    6d74:	4630      	mov	r0, r6
    6d76:	47b8      	blx	r7
	dev->resource->back                 = dev;
    6d78:	68e3      	ldr	r3, [r4, #12]
    6d7a:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    6d7c:	68e3      	ldr	r3, [r4, #12]
    6d7e:	4a0b      	ldr	r2, [pc, #44]	; (6dac <_qspi_dma_init+0x7c>)
    6d80:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    6d82:	68e3      	ldr	r3, [r4, #12]
    6d84:	605d      	str	r5, [r3, #4]

	return ERR_NONE;
}
    6d86:	2000      	movs	r0, #0
    6d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6d8a:	2000      	movs	r0, #0
    6d8c:	e7d8      	b.n	6d40 <_qspi_dma_init+0x10>
    6d8e:	bf00      	nop
    6d90:	0000e35c 	.word	0x0000e35c
    6d94:	00005f69 	.word	0x00005f69
    6d98:	06000011 	.word	0x06000011
    6d9c:	00243b00 	.word	0x00243b00
    6da0:	00006805 	.word	0x00006805
    6da4:	00006cf5 	.word	0x00006cf5
    6da8:	00006d25 	.word	0x00006d25
    6dac:	00006d0d 	.word	0x00006d0d

00006db0 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    6db0:	b500      	push	{lr}
    6db2:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    6db4:	4b0d      	ldr	r3, [pc, #52]	; (6dec <RAMECC_Handler+0x3c>)
    6db6:	789b      	ldrb	r3, [r3, #2]
    6db8:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    6dba:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    6dbc:	9b01      	ldr	r3, [sp, #4]
    6dbe:	f013 0f02 	tst.w	r3, #2
    6dc2:	d006      	beq.n	6dd2 <RAMECC_Handler+0x22>
    6dc4:	4b0a      	ldr	r3, [pc, #40]	; (6df0 <RAMECC_Handler+0x40>)
    6dc6:	681b      	ldr	r3, [r3, #0]
    6dc8:	b11b      	cbz	r3, 6dd2 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    6dca:	4a08      	ldr	r2, [pc, #32]	; (6dec <RAMECC_Handler+0x3c>)
    6dcc:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    6dce:	4798      	blx	r3
    6dd0:	e009      	b.n	6de6 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    6dd2:	9b01      	ldr	r3, [sp, #4]
    6dd4:	f013 0f01 	tst.w	r3, #1
    6dd8:	d005      	beq.n	6de6 <RAMECC_Handler+0x36>
    6dda:	4b05      	ldr	r3, [pc, #20]	; (6df0 <RAMECC_Handler+0x40>)
    6ddc:	685b      	ldr	r3, [r3, #4]
    6dde:	b113      	cbz	r3, 6de6 <RAMECC_Handler+0x36>
    6de0:	4a02      	ldr	r2, [pc, #8]	; (6dec <RAMECC_Handler+0x3c>)
    6de2:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    6de4:	4798      	blx	r3
	} else {
		return;
	}
}
    6de6:	b003      	add	sp, #12
    6de8:	f85d fb04 	ldr.w	pc, [sp], #4
    6dec:	41020000 	.word	0x41020000
    6df0:	20007da0 	.word	0x20007da0

00006df4 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    6df4:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    6df6:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6df8:	6913      	ldr	r3, [r2, #16]
    6dfa:	f013 0f60 	tst.w	r3, #96	; 0x60
    6dfe:	d1fb      	bne.n	6df8 <_rtc_timer_set_period+0x4>
}
    6e00:	4770      	bx	lr

00006e02 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    6e02:	68c2      	ldr	r2, [r0, #12]
    6e04:	6913      	ldr	r3, [r2, #16]
    6e06:	f013 0f60 	tst.w	r3, #96	; 0x60
    6e0a:	d1fb      	bne.n	6e04 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    6e0c:	6a10      	ldr	r0, [r2, #32]
}
    6e0e:	4770      	bx	lr

00006e10 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    6e10:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6e12:	f248 0103 	movw	r1, #32771	; 0x8003
    6e16:	6913      	ldr	r3, [r2, #16]
    6e18:	420b      	tst	r3, r1
    6e1a:	d1fc      	bne.n	6e16 <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    6e1c:	8810      	ldrh	r0, [r2, #0]
}
    6e1e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    6e22:	4770      	bx	lr

00006e24 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    6e24:	4770      	bx	lr
	...

00006e28 <_rtc_timer_init>:
{
    6e28:	b538      	push	{r3, r4, r5, lr}
    6e2a:	460c      	mov	r4, r1
	ASSERT(dev);
    6e2c:	4605      	mov	r5, r0
    6e2e:	2230      	movs	r2, #48	; 0x30
    6e30:	4914      	ldr	r1, [pc, #80]	; (6e84 <_rtc_timer_init+0x5c>)
    6e32:	3000      	adds	r0, #0
    6e34:	bf18      	it	ne
    6e36:	2001      	movne	r0, #1
    6e38:	4b13      	ldr	r3, [pc, #76]	; (6e88 <_rtc_timer_init+0x60>)
    6e3a:	4798      	blx	r3
	dev->hw = hw;
    6e3c:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6e3e:	2301      	movs	r3, #1
    6e40:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6e42:	f248 0203 	movw	r2, #32771	; 0x8003
    6e46:	6923      	ldr	r3, [r4, #16]
    6e48:	4213      	tst	r3, r2
    6e4a:	d1fc      	bne.n	6e46 <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    6e4c:	68eb      	ldr	r3, [r5, #12]
    6e4e:	691a      	ldr	r2, [r3, #16]
    6e50:	f012 0f01 	tst.w	r2, #1
    6e54:	d1fb      	bne.n	6e4e <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6e56:	f248 0280 	movw	r2, #32896	; 0x8080
    6e5a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6e5c:	f248 0103 	movw	r1, #32771	; 0x8003
    6e60:	691a      	ldr	r2, [r3, #16]
    6e62:	420a      	tst	r2, r1
    6e64:	d1fc      	bne.n	6e60 <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    6e66:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    6e68:	2301      	movs	r3, #1
    6e6a:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6e6c:	6913      	ldr	r3, [r2, #16]
    6e6e:	f013 0f60 	tst.w	r3, #96	; 0x60
    6e72:	d1fb      	bne.n	6e6c <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    6e74:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    6e76:	f44f 7280 	mov.w	r2, #256	; 0x100
    6e7a:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    6e7c:	4b03      	ldr	r3, [pc, #12]	; (6e8c <_rtc_timer_init+0x64>)
    6e7e:	601d      	str	r5, [r3, #0]
}
    6e80:	2000      	movs	r0, #0
    6e82:	bd38      	pop	{r3, r4, r5, pc}
    6e84:	0000e374 	.word	0x0000e374
    6e88:	00005f69 	.word	0x00005f69
    6e8c:	2000097c 	.word	0x2000097c

00006e90 <_rtc_timer_deinit>:
{
    6e90:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6e92:	4604      	mov	r4, r0
    6e94:	b1c8      	cbz	r0, 6eca <_rtc_timer_deinit+0x3a>
    6e96:	68c0      	ldr	r0, [r0, #12]
    6e98:	3000      	adds	r0, #0
    6e9a:	bf18      	it	ne
    6e9c:	2001      	movne	r0, #1
    6e9e:	2252      	movs	r2, #82	; 0x52
    6ea0:	490b      	ldr	r1, [pc, #44]	; (6ed0 <_rtc_timer_deinit+0x40>)
    6ea2:	4b0c      	ldr	r3, [pc, #48]	; (6ed4 <_rtc_timer_deinit+0x44>)
    6ea4:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6ea6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6eaa:	4b0b      	ldr	r3, [pc, #44]	; (6ed8 <_rtc_timer_deinit+0x48>)
    6eac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6eb0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6eb4:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    6eb8:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6eba:	2301      	movs	r3, #1
    6ebc:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6ebe:	f248 0103 	movw	r1, #32771	; 0x8003
    6ec2:	6913      	ldr	r3, [r2, #16]
    6ec4:	420b      	tst	r3, r1
    6ec6:	d1fc      	bne.n	6ec2 <_rtc_timer_deinit+0x32>
}
    6ec8:	bd10      	pop	{r4, pc}
    6eca:	2000      	movs	r0, #0
    6ecc:	e7e7      	b.n	6e9e <_rtc_timer_deinit+0xe>
    6ece:	bf00      	nop
    6ed0:	0000e374 	.word	0x0000e374
    6ed4:	00005f69 	.word	0x00005f69
    6ed8:	e000e100 	.word	0xe000e100

00006edc <_rtc_timer_start>:
{
    6edc:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6ede:	4604      	mov	r4, r0
    6ee0:	b310      	cbz	r0, 6f28 <_rtc_timer_start+0x4c>
    6ee2:	68c0      	ldr	r0, [r0, #12]
    6ee4:	3000      	adds	r0, #0
    6ee6:	bf18      	it	ne
    6ee8:	2001      	movne	r0, #1
    6eea:	225e      	movs	r2, #94	; 0x5e
    6eec:	490f      	ldr	r1, [pc, #60]	; (6f2c <_rtc_timer_start+0x50>)
    6eee:	4b10      	ldr	r3, [pc, #64]	; (6f30 <_rtc_timer_start+0x54>)
    6ef0:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6ef2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6ef6:	4b0f      	ldr	r3, [pc, #60]	; (6f34 <_rtc_timer_start+0x58>)
    6ef8:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    6efa:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    6efc:	2300      	movs	r3, #0
    6efe:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6f00:	6913      	ldr	r3, [r2, #16]
    6f02:	f013 0f08 	tst.w	r3, #8
    6f06:	d1fb      	bne.n	6f00 <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    6f08:	68e3      	ldr	r3, [r4, #12]
    6f0a:	691a      	ldr	r2, [r3, #16]
    6f0c:	f012 0f08 	tst.w	r2, #8
    6f10:	d1fb      	bne.n	6f0a <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    6f12:	881a      	ldrh	r2, [r3, #0]
    6f14:	b292      	uxth	r2, r2
    6f16:	f042 0202 	orr.w	r2, r2, #2
    6f1a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6f1c:	f248 0103 	movw	r1, #32771	; 0x8003
    6f20:	691a      	ldr	r2, [r3, #16]
    6f22:	420a      	tst	r2, r1
    6f24:	d1fc      	bne.n	6f20 <_rtc_timer_start+0x44>
}
    6f26:	bd10      	pop	{r4, pc}
    6f28:	2000      	movs	r0, #0
    6f2a:	e7de      	b.n	6eea <_rtc_timer_start+0xe>
    6f2c:	0000e374 	.word	0x0000e374
    6f30:	00005f69 	.word	0x00005f69
    6f34:	e000e100 	.word	0xe000e100

00006f38 <_rtc_timer_stop>:
{
    6f38:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6f3a:	4604      	mov	r4, r0
    6f3c:	b1a0      	cbz	r0, 6f68 <_rtc_timer_stop+0x30>
    6f3e:	68c0      	ldr	r0, [r0, #12]
    6f40:	3000      	adds	r0, #0
    6f42:	bf18      	it	ne
    6f44:	2001      	movne	r0, #1
    6f46:	226b      	movs	r2, #107	; 0x6b
    6f48:	4908      	ldr	r1, [pc, #32]	; (6f6c <_rtc_timer_stop+0x34>)
    6f4a:	4b09      	ldr	r3, [pc, #36]	; (6f70 <_rtc_timer_stop+0x38>)
    6f4c:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    6f4e:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    6f50:	8813      	ldrh	r3, [r2, #0]
    6f52:	f023 0302 	bic.w	r3, r3, #2
    6f56:	041b      	lsls	r3, r3, #16
    6f58:	0c1b      	lsrs	r3, r3, #16
    6f5a:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6f5c:	f248 0103 	movw	r1, #32771	; 0x8003
    6f60:	6913      	ldr	r3, [r2, #16]
    6f62:	420b      	tst	r3, r1
    6f64:	d1fc      	bne.n	6f60 <_rtc_timer_stop+0x28>
}
    6f66:	bd10      	pop	{r4, pc}
    6f68:	2000      	movs	r0, #0
    6f6a:	e7ec      	b.n	6f46 <_rtc_timer_stop+0xe>
    6f6c:	0000e374 	.word	0x0000e374
    6f70:	00005f69 	.word	0x00005f69

00006f74 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    6f74:	4800      	ldr	r0, [pc, #0]	; (6f78 <_rtc_get_timer+0x4>)
    6f76:	4770      	bx	lr
    6f78:	20000358 	.word	0x20000358

00006f7c <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    6f7c:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    6f7e:	4b08      	ldr	r3, [pc, #32]	; (6fa0 <RTC_Handler+0x24>)
    6f80:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    6f82:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    6f84:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    6f86:	f413 7f80 	tst.w	r3, #256	; 0x100
    6f8a:	d007      	beq.n	6f9c <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    6f8c:	6823      	ldr	r3, [r4, #0]
    6f8e:	b10b      	cbz	r3, 6f94 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    6f90:	4620      	mov	r0, r4
    6f92:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    6f94:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    6f96:	f44f 7280 	mov.w	r2, #256	; 0x100
    6f9a:	819a      	strh	r2, [r3, #12]
    6f9c:	bd10      	pop	{r4, pc}
    6f9e:	bf00      	nop
    6fa0:	2000097c 	.word	0x2000097c

00006fa4 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    6fa4:	b470      	push	{r4, r5, r6}
    6fa6:	b089      	sub	sp, #36	; 0x24
    6fa8:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    6faa:	466c      	mov	r4, sp
    6fac:	4d0d      	ldr	r5, [pc, #52]	; (6fe4 <_sercom_get_hardware_index+0x40>)
    6fae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    6fb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    6fb2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    6fb6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    6fba:	9b00      	ldr	r3, [sp, #0]
    6fbc:	42b3      	cmp	r3, r6
    6fbe:	d00d      	beq.n	6fdc <_sercom_get_hardware_index+0x38>
    6fc0:	4631      	mov	r1, r6
    6fc2:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6fc4:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    6fc6:	f853 2b04 	ldr.w	r2, [r3], #4
    6fca:	428a      	cmp	r2, r1
    6fcc:	d007      	beq.n	6fde <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6fce:	3001      	adds	r0, #1
    6fd0:	2808      	cmp	r0, #8
    6fd2:	d1f8      	bne.n	6fc6 <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    6fd4:	2000      	movs	r0, #0
}
    6fd6:	b009      	add	sp, #36	; 0x24
    6fd8:	bc70      	pop	{r4, r5, r6}
    6fda:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6fdc:	2000      	movs	r0, #0
			return i;
    6fde:	b2c0      	uxtb	r0, r0
    6fe0:	e7f9      	b.n	6fd6 <_sercom_get_hardware_index+0x32>
    6fe2:	bf00      	nop
    6fe4:	0000e38c 	.word	0x0000e38c

00006fe8 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    6fe8:	b510      	push	{r4, lr}
	void *hw = device->hw;
    6fea:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    6fec:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    6fee:	f013 0f01 	tst.w	r3, #1
    6ff2:	d003      	beq.n	6ffc <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    6ff4:	7da3      	ldrb	r3, [r4, #22]
    6ff6:	f013 0f01 	tst.w	r3, #1
    6ffa:	d112      	bne.n	7022 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    6ffc:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    6ffe:	f013 0f02 	tst.w	r3, #2
    7002:	d003      	beq.n	700c <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    7004:	7da3      	ldrb	r3, [r4, #22]
    7006:	f013 0f02 	tst.w	r3, #2
    700a:	d10f      	bne.n	702c <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    700c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    700e:	f013 0f04 	tst.w	r3, #4
    7012:	d015      	beq.n	7040 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    7014:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    7016:	f003 0337 	and.w	r3, r3, #55	; 0x37
    701a:	b163      	cbz	r3, 7036 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    701c:	23ff      	movs	r3, #255	; 0xff
    701e:	8363      	strh	r3, [r4, #26]
    7020:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    7022:	2301      	movs	r3, #1
    7024:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    7026:	6803      	ldr	r3, [r0, #0]
    7028:	4798      	blx	r3
    702a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    702c:	2302      	movs	r3, #2
    702e:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    7030:	6883      	ldr	r3, [r0, #8]
    7032:	4798      	blx	r3
    7034:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    7036:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    7038:	6843      	ldr	r3, [r0, #4]
    703a:	b2c9      	uxtb	r1, r1
    703c:	4798      	blx	r3
    703e:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    7040:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    7042:	09db      	lsrs	r3, r3, #7
    7044:	d100      	bne.n	7048 <_sercom_usart_interrupt_handler+0x60>
    7046:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    7048:	2380      	movs	r3, #128	; 0x80
    704a:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    704c:	68c3      	ldr	r3, [r0, #12]
    704e:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    7050:	8b63      	ldrh	r3, [r4, #26]
    7052:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    7054:	8363      	strh	r3, [r4, #26]
    7056:	e7f6      	b.n	7046 <_sercom_usart_interrupt_handler+0x5e>

00007058 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    7058:	4b11      	ldr	r3, [pc, #68]	; (70a0 <_sercom_init_irq_param+0x48>)
    705a:	4298      	cmp	r0, r3
    705c:	d011      	beq.n	7082 <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    705e:	4b11      	ldr	r3, [pc, #68]	; (70a4 <_sercom_init_irq_param+0x4c>)
    7060:	4298      	cmp	r0, r3
    7062:	d011      	beq.n	7088 <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    7064:	4b10      	ldr	r3, [pc, #64]	; (70a8 <_sercom_init_irq_param+0x50>)
    7066:	4298      	cmp	r0, r3
    7068:	d011      	beq.n	708e <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    706a:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    706e:	d011      	beq.n	7094 <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    7070:	4b0e      	ldr	r3, [pc, #56]	; (70ac <_sercom_init_irq_param+0x54>)
    7072:	4298      	cmp	r0, r3
    7074:	d011      	beq.n	709a <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    7076:	4b0e      	ldr	r3, [pc, #56]	; (70b0 <_sercom_init_irq_param+0x58>)
    7078:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    707a:	bf04      	itt	eq
    707c:	4b0d      	ldreq	r3, [pc, #52]	; (70b4 <_sercom_init_irq_param+0x5c>)
    707e:	6159      	streq	r1, [r3, #20]
    7080:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    7082:	4b0c      	ldr	r3, [pc, #48]	; (70b4 <_sercom_init_irq_param+0x5c>)
    7084:	6019      	str	r1, [r3, #0]
    7086:	e7f0      	b.n	706a <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    7088:	4b0a      	ldr	r3, [pc, #40]	; (70b4 <_sercom_init_irq_param+0x5c>)
    708a:	6059      	str	r1, [r3, #4]
    708c:	e7f0      	b.n	7070 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    708e:	4b09      	ldr	r3, [pc, #36]	; (70b4 <_sercom_init_irq_param+0x5c>)
    7090:	6099      	str	r1, [r3, #8]
    7092:	e7f0      	b.n	7076 <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    7094:	4b07      	ldr	r3, [pc, #28]	; (70b4 <_sercom_init_irq_param+0x5c>)
    7096:	60d9      	str	r1, [r3, #12]
    7098:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    709a:	4b06      	ldr	r3, [pc, #24]	; (70b4 <_sercom_init_irq_param+0x5c>)
    709c:	6119      	str	r1, [r3, #16]
    709e:	4770      	bx	lr
    70a0:	40003000 	.word	0x40003000
    70a4:	40003400 	.word	0x40003400
    70a8:	41014000 	.word	0x41014000
    70ac:	43000400 	.word	0x43000400
    70b0:	43000800 	.word	0x43000800
    70b4:	20000980 	.word	0x20000980

000070b8 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    70b8:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    70ba:	4b03      	ldr	r3, [pc, #12]	; (70c8 <_sercom_get_irq_num+0x10>)
    70bc:	4798      	blx	r3
    70be:	0080      	lsls	r0, r0, #2
    70c0:	302e      	adds	r0, #46	; 0x2e
}
    70c2:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    70c6:	bd08      	pop	{r3, pc}
    70c8:	00006fa5 	.word	0x00006fa5

000070cc <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    70cc:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    70ce:	f013 0f01 	tst.w	r3, #1
    70d2:	d109      	bne.n	70e8 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    70d4:	6803      	ldr	r3, [r0, #0]
    70d6:	f043 0302 	orr.w	r3, r3, #2
    70da:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    70dc:	69c3      	ldr	r3, [r0, #28]
    70de:	f013 0f03 	tst.w	r3, #3
    70e2:	d1fb      	bne.n	70dc <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    70e4:	2000      	movs	r0, #0
    70e6:	4770      	bx	lr
		return ERR_BUSY;
    70e8:	f06f 0003 	mvn.w	r0, #3
}
    70ec:	4770      	bx	lr
	...

000070f0 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    70f0:	b538      	push	{r3, r4, r5, lr}
    70f2:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    70f4:	4b0b      	ldr	r3, [pc, #44]	; (7124 <_spi_async_enable+0x34>)
    70f6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    70f8:	4620      	mov	r0, r4
    70fa:	4b0b      	ldr	r3, [pc, #44]	; (7128 <_spi_async_enable+0x38>)
    70fc:	4798      	blx	r3
    70fe:	1d01      	adds	r1, r0, #4
    7100:	b2c9      	uxtb	r1, r1
    7102:	2501      	movs	r5, #1
    7104:	4c09      	ldr	r4, [pc, #36]	; (712c <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    7106:	1c43      	adds	r3, r0, #1
    7108:	b2db      	uxtb	r3, r3
    710a:	0942      	lsrs	r2, r0, #5
    710c:	f000 001f 	and.w	r0, r0, #31
    7110:	fa05 f000 	lsl.w	r0, r5, r0
    7114:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    7118:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    711a:	4299      	cmp	r1, r3
    711c:	d1f3      	bne.n	7106 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    711e:	2000      	movs	r0, #0
    7120:	bd38      	pop	{r3, r4, r5, pc}
    7122:	bf00      	nop
    7124:	000070cd 	.word	0x000070cd
    7128:	000070b9 	.word	0x000070b9
    712c:	e000e100 	.word	0xe000e100

00007130 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7130:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    7132:	f013 0f03 	tst.w	r3, #3
    7136:	d111      	bne.n	715c <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7138:	69c3      	ldr	r3, [r0, #28]
    713a:	f013 0f03 	tst.w	r3, #3
    713e:	d1fb      	bne.n	7138 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    7140:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    7142:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    7146:	0709      	lsls	r1, r1, #28
    7148:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    714c:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    714e:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7150:	69c3      	ldr	r3, [r0, #28]
    7152:	f013 0f03 	tst.w	r3, #3
    7156:	d1fb      	bne.n	7150 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    7158:	2000      	movs	r0, #0
    715a:	4770      	bx	lr
		return ERR_BUSY;
    715c:	f06f 0003 	mvn.w	r0, #3
}
    7160:	4770      	bx	lr

00007162 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    7162:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    7164:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    7166:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    7168:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    716a:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    716c:	f013 0f01 	tst.w	r3, #1
    7170:	d109      	bne.n	7186 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    7172:	f013 0f04 	tst.w	r3, #4
    7176:	d109      	bne.n	718c <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    7178:	f013 0f02 	tst.w	r3, #2
    717c:	d109      	bne.n	7192 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    717e:	f013 0f80 	tst.w	r3, #128	; 0x80
    7182:	d10b      	bne.n	719c <_spi_handler+0x3a>
    7184:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    7186:	6883      	ldr	r3, [r0, #8]
    7188:	4798      	blx	r3
    718a:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    718c:	68c3      	ldr	r3, [r0, #12]
    718e:	4798      	blx	r3
    7190:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    7192:	2302      	movs	r3, #2
    7194:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    7196:	6903      	ldr	r3, [r0, #16]
    7198:	4798      	blx	r3
    719a:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    719c:	2304      	movs	r3, #4
    719e:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    71a0:	2380      	movs	r3, #128	; 0x80
    71a2:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    71a4:	6943      	ldr	r3, [r0, #20]
    71a6:	f06f 0112 	mvn.w	r1, #18
    71aa:	4798      	blx	r3
	}
}
    71ac:	e7ea      	b.n	7184 <_spi_handler+0x22>
	...

000071b0 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    71b0:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    71b2:	4b03      	ldr	r3, [pc, #12]	; (71c0 <_spi_get_tx_dma_channel+0x10>)
    71b4:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    71b6:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    71b8:	bf0c      	ite	eq
    71ba:	2008      	moveq	r0, #8
    71bc:	2000      	movne	r0, #0
    71be:	bd08      	pop	{r3, pc}
    71c0:	00006fa5 	.word	0x00006fa5

000071c4 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    71c4:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    71c6:	4b03      	ldr	r3, [pc, #12]	; (71d4 <_spi_get_rx_dma_channel+0x10>)
    71c8:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    71ca:	2807      	cmp	r0, #7
    71cc:	bf8c      	ite	hi
    71ce:	2000      	movhi	r0, #0
    71d0:	2001      	movls	r0, #1
    71d2:	bd08      	pop	{r3, pc}
    71d4:	00006fa5 	.word	0x00006fa5

000071d8 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    71d8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    71da:	6883      	ldr	r3, [r0, #8]
    71dc:	689b      	ldr	r3, [r3, #8]
    71de:	b103      	cbz	r3, 71e2 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    71e0:	4798      	blx	r3
    71e2:	bd08      	pop	{r3, pc}

000071e4 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    71e4:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    71e6:	6883      	ldr	r3, [r0, #8]
    71e8:	685b      	ldr	r3, [r3, #4]
    71ea:	b103      	cbz	r3, 71ee <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    71ec:	4798      	blx	r3
    71ee:	bd08      	pop	{r3, pc}

000071f0 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    71f0:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    71f2:	6883      	ldr	r3, [r0, #8]
    71f4:	68db      	ldr	r3, [r3, #12]
    71f6:	b103      	cbz	r3, 71fa <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    71f8:	4798      	blx	r3
    71fa:	bd08      	pop	{r3, pc}

000071fc <_usart_init>:
{
    71fc:	b510      	push	{r4, lr}
    71fe:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    7200:	4b48      	ldr	r3, [pc, #288]	; (7324 <_usart_init+0x128>)
    7202:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    7204:	2800      	cmp	r0, #0
    7206:	d06a      	beq.n	72de <_usart_init+0xe2>
    7208:	2801      	cmp	r0, #1
    720a:	d062      	beq.n	72d2 <_usart_init+0xd6>
    720c:	2802      	cmp	r0, #2
    720e:	d062      	beq.n	72d6 <_usart_init+0xda>
    7210:	2804      	cmp	r0, #4
    7212:	d062      	beq.n	72da <_usart_init+0xde>
    7214:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    7216:	bf08      	it	eq
    7218:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    721a:	d006      	beq.n	722a <_usart_init+0x2e>
	ASSERT(false);
    721c:	f240 2276 	movw	r2, #630	; 0x276
    7220:	4941      	ldr	r1, [pc, #260]	; (7328 <_usart_init+0x12c>)
    7222:	2000      	movs	r0, #0
    7224:	4b41      	ldr	r3, [pc, #260]	; (732c <_usart_init+0x130>)
    7226:	4798      	blx	r3
	return 0;
    7228:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    722a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    722c:	f013 0f01 	tst.w	r3, #1
    7230:	d122      	bne.n	7278 <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    7232:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    7236:	4a3e      	ldr	r2, [pc, #248]	; (7330 <_usart_init+0x134>)
    7238:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    723c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    723e:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7242:	69e3      	ldr	r3, [r4, #28]
    7244:	f013 0f03 	tst.w	r3, #3
    7248:	d1fb      	bne.n	7242 <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    724a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    724c:	f013 0f02 	tst.w	r3, #2
    7250:	d00b      	beq.n	726a <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    7252:	6823      	ldr	r3, [r4, #0]
    7254:	f023 0302 	bic.w	r3, r3, #2
    7258:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    725a:	69e3      	ldr	r3, [r4, #28]
    725c:	f013 0f03 	tst.w	r3, #3
    7260:	d1fb      	bne.n	725a <_usart_init+0x5e>
    7262:	69e3      	ldr	r3, [r4, #28]
    7264:	f013 0f02 	tst.w	r3, #2
    7268:	d1fb      	bne.n	7262 <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    726a:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    726e:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7270:	69e3      	ldr	r3, [r4, #28]
    7272:	f013 0f03 	tst.w	r3, #3
    7276:	d1fb      	bne.n	7270 <_usart_init+0x74>
    7278:	69e3      	ldr	r3, [r4, #28]
    727a:	f013 0f01 	tst.w	r3, #1
    727e:	d1fb      	bne.n	7278 <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    7280:	460a      	mov	r2, r1
    7282:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    7286:	4b2a      	ldr	r3, [pc, #168]	; (7330 <_usart_init+0x134>)
    7288:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    728c:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    728e:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7290:	69e3      	ldr	r3, [r4, #28]
    7292:	f013 0f03 	tst.w	r3, #3
    7296:	d1fb      	bne.n	7290 <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    7298:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    729c:	4924      	ldr	r1, [pc, #144]	; (7330 <_usart_init+0x134>)
    729e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    72a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    72a4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    72a6:	69e3      	ldr	r3, [r4, #28]
    72a8:	f013 0f1f 	tst.w	r3, #31
    72ac:	d1fb      	bne.n	72a6 <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    72ae:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    72b2:	491f      	ldr	r1, [pc, #124]	; (7330 <_usart_init+0x134>)
    72b4:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    72b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    72ba:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    72bc:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    72c0:	d10f      	bne.n	72e2 <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    72c2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    72c6:	491a      	ldr	r1, [pc, #104]	; (7330 <_usart_init+0x134>)
    72c8:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    72cc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    72ce:	81a3      	strh	r3, [r4, #12]
    72d0:	e016      	b.n	7300 <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    72d2:	2101      	movs	r1, #1
    72d4:	e7a9      	b.n	722a <_usart_init+0x2e>
    72d6:	2102      	movs	r1, #2
    72d8:	e7a7      	b.n	722a <_usart_init+0x2e>
    72da:	2103      	movs	r1, #3
    72dc:	e7a5      	b.n	722a <_usart_init+0x2e>
    72de:	2100      	movs	r1, #0
    72e0:	e7a3      	b.n	722a <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    72e2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    72e6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    72ea:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    72ec:	89a1      	ldrh	r1, [r4, #12]
    72ee:	f360 010c 	bfi	r1, r0, #0, #13
    72f2:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    72f4:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    72f8:	89a3      	ldrh	r3, [r4, #12]
    72fa:	f361 334f 	bfi	r3, r1, #13, #3
    72fe:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    7300:	4b0b      	ldr	r3, [pc, #44]	; (7330 <_usart_init+0x134>)
    7302:	0051      	lsls	r1, r2, #1
    7304:	1888      	adds	r0, r1, r2
    7306:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    730a:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    730e:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    7310:	440a      	add	r2, r1
    7312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    7316:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    731a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    731e:	2000      	movs	r0, #0
    7320:	bd10      	pop	{r4, pc}
    7322:	bf00      	nop
    7324:	00006fa5 	.word	0x00006fa5
    7328:	0000e460 	.word	0x0000e460
    732c:	00005f69 	.word	0x00005f69
    7330:	0000e38c 	.word	0x0000e38c

00007334 <_get_i2cm_index>:
{
    7334:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    7336:	4b07      	ldr	r3, [pc, #28]	; (7354 <_get_i2cm_index+0x20>)
    7338:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    733a:	2805      	cmp	r0, #5
    733c:	d008      	beq.n	7350 <_get_i2cm_index+0x1c>
	ASSERT(false);
    733e:	f240 32ed 	movw	r2, #1005	; 0x3ed
    7342:	4905      	ldr	r1, [pc, #20]	; (7358 <_get_i2cm_index+0x24>)
    7344:	2000      	movs	r0, #0
    7346:	4b05      	ldr	r3, [pc, #20]	; (735c <_get_i2cm_index+0x28>)
    7348:	4798      	blx	r3
	return -1;
    734a:	f04f 30ff 	mov.w	r0, #4294967295
}
    734e:	bd08      	pop	{r3, pc}
			return i;
    7350:	2000      	movs	r0, #0
    7352:	bd08      	pop	{r3, pc}
    7354:	00006fa5 	.word	0x00006fa5
    7358:	0000e460 	.word	0x0000e460
    735c:	00005f69 	.word	0x00005f69

00007360 <_i2c_m_sync_init_impl>:
{
    7360:	b538      	push	{r3, r4, r5, lr}
    7362:	4605      	mov	r5, r0
    7364:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    7366:	4608      	mov	r0, r1
    7368:	4b34      	ldr	r3, [pc, #208]	; (743c <_i2c_m_sync_init_impl+0xdc>)
    736a:	4798      	blx	r3
    736c:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    736e:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    7370:	f013 0f01 	tst.w	r3, #1
    7374:	d123      	bne.n	73be <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    7376:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    737a:	4a31      	ldr	r2, [pc, #196]	; (7440 <_i2c_m_sync_init_impl+0xe0>)
    737c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    7380:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    7384:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7388:	69e3      	ldr	r3, [r4, #28]
    738a:	f013 0f03 	tst.w	r3, #3
    738e:	d1fb      	bne.n	7388 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    7390:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    7392:	f013 0f02 	tst.w	r3, #2
    7396:	d00b      	beq.n	73b0 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    7398:	6823      	ldr	r3, [r4, #0]
    739a:	f023 0302 	bic.w	r3, r3, #2
    739e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    73a0:	69e3      	ldr	r3, [r4, #28]
    73a2:	f013 0f03 	tst.w	r3, #3
    73a6:	d1fb      	bne.n	73a0 <_i2c_m_sync_init_impl+0x40>
    73a8:	69e3      	ldr	r3, [r4, #28]
    73aa:	f013 0f02 	tst.w	r3, #2
    73ae:	d1fb      	bne.n	73a8 <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    73b0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    73b4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    73b6:	69e3      	ldr	r3, [r4, #28]
    73b8:	f013 0f03 	tst.w	r3, #3
    73bc:	d1fb      	bne.n	73b6 <_i2c_m_sync_init_impl+0x56>
    73be:	69e3      	ldr	r3, [r4, #28]
    73c0:	f013 0f01 	tst.w	r3, #1
    73c4:	d1fb      	bne.n	73be <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    73c6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    73ca:	4a1d      	ldr	r2, [pc, #116]	; (7440 <_i2c_m_sync_init_impl+0xe0>)
    73cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    73d0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    73d4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    73d6:	69e3      	ldr	r3, [r4, #28]
    73d8:	f013 0f03 	tst.w	r3, #3
    73dc:	d1fb      	bne.n	73d6 <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    73de:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    73e2:	4917      	ldr	r1, [pc, #92]	; (7440 <_i2c_m_sync_init_impl+0xe0>)
    73e4:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    73e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    73ec:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    73ee:	69e3      	ldr	r3, [r4, #28]
    73f0:	f013 0f04 	tst.w	r3, #4
    73f4:	d1fb      	bne.n	73ee <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    73f6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    73fa:	4911      	ldr	r1, [pc, #68]	; (7440 <_i2c_m_sync_init_impl+0xe0>)
    73fc:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    7400:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    7404:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    7406:	f3c2 6301 	ubfx	r3, r2, #24, #2
    740a:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    740c:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    740e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    7412:	2b01      	cmp	r3, #1
    7414:	bf94      	ite	ls
    7416:	2300      	movls	r3, #0
    7418:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    741a:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    741e:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7420:	69e3      	ldr	r3, [r4, #28]
    7422:	f013 0f04 	tst.w	r3, #4
    7426:	d1fb      	bne.n	7420 <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    7428:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    742c:	4b04      	ldr	r3, [pc, #16]	; (7440 <_i2c_m_sync_init_impl+0xe0>)
    742e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    7432:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    7436:	81eb      	strh	r3, [r5, #14]
}
    7438:	2000      	movs	r0, #0
    743a:	bd38      	pop	{r3, r4, r5, pc}
    743c:	00007335 	.word	0x00007335
    7440:	0000e38c 	.word	0x0000e38c

00007444 <_sercom_i2c_m_irq_handler>:
{
    7444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7448:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    744a:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    744c:	7e26      	ldrb	r6, [r4, #24]
    744e:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    7450:	f8df 8234 	ldr.w	r8, [pc, #564]	; 7688 <_sercom_i2c_m_irq_handler+0x244>
    7454:	f240 425f 	movw	r2, #1119	; 0x45f
    7458:	4641      	mov	r1, r8
    745a:	3000      	adds	r0, #0
    745c:	bf18      	it	ne
    745e:	2001      	movne	r0, #1
    7460:	4f88      	ldr	r7, [pc, #544]	; (7684 <_sercom_i2c_m_irq_handler+0x240>)
    7462:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    7464:	6928      	ldr	r0, [r5, #16]
    7466:	f44f 628c 	mov.w	r2, #1120	; 0x460
    746a:	4641      	mov	r1, r8
    746c:	3000      	adds	r0, #0
    746e:	bf18      	it	ne
    7470:	2001      	movne	r0, #1
    7472:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    7474:	f016 0f80 	tst.w	r6, #128	; 0x80
    7478:	f040 80f4 	bne.w	7664 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    747c:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    747e:	69e3      	ldr	r3, [r4, #28]
    7480:	f013 0f04 	tst.w	r3, #4
    7484:	d1fb      	bne.n	747e <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    7486:	8b63      	ldrh	r3, [r4, #26]
    7488:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    748a:	f016 0f01 	tst.w	r6, #1
    748e:	f000 8090 	beq.w	75b2 <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    7492:	f013 0f02 	tst.w	r3, #2
    7496:	d022      	beq.n	74de <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    7498:	2201      	movs	r2, #1
    749a:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    749c:	886a      	ldrh	r2, [r5, #2]
    749e:	b292      	uxth	r2, r2
    74a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    74a4:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    74a6:	886a      	ldrh	r2, [r5, #2]
    74a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    74ac:	0412      	lsls	r2, r2, #16
    74ae:	0c12      	lsrs	r2, r2, #16
    74b0:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    74b2:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    74b6:	2b00      	cmp	r3, #0
    74b8:	bf14      	ite	ne
    74ba:	f06f 0104 	mvnne.w	r1, #4
    74be:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    74c2:	886b      	ldrh	r3, [r5, #2]
    74c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    74c8:	041b      	lsls	r3, r3, #16
    74ca:	0c1b      	lsrs	r3, r3, #16
    74cc:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    74ce:	696b      	ldr	r3, [r5, #20]
    74d0:	2b00      	cmp	r3, #0
    74d2:	f000 80c5 	beq.w	7660 <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    74d6:	4628      	mov	r0, r5
    74d8:	4798      	blx	r3
    74da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    74de:	f013 0f04 	tst.w	r3, #4
    74e2:	d124      	bne.n	752e <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    74e4:	886b      	ldrh	r3, [r5, #2]
    74e6:	f413 6f80 	tst.w	r3, #1024	; 0x400
    74ea:	d03e      	beq.n	756a <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    74ec:	882b      	ldrh	r3, [r5, #0]
    74ee:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    74f0:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    74f4:	69e3      	ldr	r3, [r4, #28]
    74f6:	f013 0f04 	tst.w	r3, #4
    74fa:	d1fb      	bne.n	74f4 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    74fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    74fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    7502:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    7506:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    7508:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    750a:	69e3      	ldr	r3, [r4, #28]
    750c:	f013 0f04 	tst.w	r3, #4
    7510:	d1fb      	bne.n	750a <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    7512:	886b      	ldrh	r3, [r5, #2]
    7514:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    7518:	041b      	lsls	r3, r3, #16
    751a:	0c1b      	lsrs	r3, r3, #16
    751c:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    751e:	69ab      	ldr	r3, [r5, #24]
    7520:	2b00      	cmp	r3, #0
    7522:	f000 8088 	beq.w	7636 <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    7526:	4628      	mov	r0, r5
    7528:	4798      	blx	r3
    752a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    752e:	686b      	ldr	r3, [r5, #4]
    7530:	2b00      	cmp	r3, #0
    7532:	dd04      	ble.n	753e <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    7534:	886b      	ldrh	r3, [r5, #2]
    7536:	b29b      	uxth	r3, r3
    7538:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    753c:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    753e:	886b      	ldrh	r3, [r5, #2]
    7540:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    7544:	d108      	bne.n	7558 <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    7546:	886b      	ldrh	r3, [r5, #2]
    7548:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    754c:	041b      	lsls	r3, r3, #16
    754e:	0c1b      	lsrs	r3, r3, #16
    7550:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    7552:	f06f 0101 	mvn.w	r1, #1
    7556:	e7b4      	b.n	74c2 <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    7558:	6863      	ldr	r3, [r4, #4]
    755a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    755e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7560:	69e3      	ldr	r3, [r4, #28]
    7562:	f013 0f04 	tst.w	r3, #4
    7566:	d1fb      	bne.n	7560 <_sercom_i2c_m_irq_handler+0x11c>
    7568:	e7ed      	b.n	7546 <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    756a:	686b      	ldr	r3, [r5, #4]
    756c:	b99b      	cbnz	r3, 7596 <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    756e:	886b      	ldrh	r3, [r5, #2]
    7570:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    7574:	d106      	bne.n	7584 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    7576:	886b      	ldrh	r3, [r5, #2]
    7578:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    757c:	041b      	lsls	r3, r3, #16
    757e:	0c1b      	lsrs	r3, r3, #16
    7580:	806b      	strh	r3, [r5, #2]
    7582:	e7cc      	b.n	751e <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    7584:	6863      	ldr	r3, [r4, #4]
    7586:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    758a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    758c:	69e3      	ldr	r3, [r4, #28]
    758e:	f013 0f04 	tst.w	r3, #4
    7592:	d1fb      	bne.n	758c <_sercom_i2c_m_irq_handler+0x148>
    7594:	e7ef      	b.n	7576 <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    7596:	68ab      	ldr	r3, [r5, #8]
    7598:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    759a:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    759c:	69e3      	ldr	r3, [r4, #28]
    759e:	f013 0f04 	tst.w	r3, #4
    75a2:	d1fb      	bne.n	759c <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    75a4:	68ab      	ldr	r3, [r5, #8]
    75a6:	3301      	adds	r3, #1
    75a8:	60ab      	str	r3, [r5, #8]
				msg->len--;
    75aa:	686b      	ldr	r3, [r5, #4]
    75ac:	3b01      	subs	r3, #1
    75ae:	606b      	str	r3, [r5, #4]
    75b0:	e7b5      	b.n	751e <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    75b2:	f016 0f02 	tst.w	r6, #2
    75b6:	d041      	beq.n	763c <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    75b8:	686a      	ldr	r2, [r5, #4]
    75ba:	2a00      	cmp	r2, #0
    75bc:	d036      	beq.n	762c <_sercom_i2c_m_irq_handler+0x1e8>
    75be:	f013 0f04 	tst.w	r3, #4
    75c2:	d133      	bne.n	762c <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    75c4:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    75c8:	3a01      	subs	r2, #1
    75ca:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    75cc:	2a00      	cmp	r2, #0
    75ce:	d137      	bne.n	7640 <_sercom_i2c_m_irq_handler+0x1fc>
    75d0:	2900      	cmp	r1, #0
    75d2:	d039      	beq.n	7648 <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    75d4:	886b      	ldrh	r3, [r5, #2]
    75d6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    75da:	d116      	bne.n	760a <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    75dc:	886b      	ldrh	r3, [r5, #2]
    75de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    75e2:	041b      	lsls	r3, r3, #16
    75e4:	0c1b      	lsrs	r3, r3, #16
    75e6:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    75e8:	68aa      	ldr	r2, [r5, #8]
    75ea:	1c53      	adds	r3, r2, #1
    75ec:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    75ee:	69e3      	ldr	r3, [r4, #28]
    75f0:	f013 0f04 	tst.w	r3, #4
    75f4:	d1fb      	bne.n	75ee <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    75f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    75f8:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    75fa:	2302      	movs	r3, #2
    75fc:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    75fe:	69eb      	ldr	r3, [r5, #28]
    7600:	b1e3      	cbz	r3, 763c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    7602:	4628      	mov	r0, r5
    7604:	4798      	blx	r3
    7606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    760a:	6863      	ldr	r3, [r4, #4]
    760c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    7610:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7612:	69e3      	ldr	r3, [r4, #28]
    7614:	f013 0f04 	tst.w	r3, #4
    7618:	d1fb      	bne.n	7612 <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    761a:	6863      	ldr	r3, [r4, #4]
    761c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    7620:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7622:	69e3      	ldr	r3, [r4, #28]
    7624:	f013 0f04 	tst.w	r3, #4
    7628:	d1fb      	bne.n	7622 <_sercom_i2c_m_irq_handler+0x1de>
    762a:	e7d7      	b.n	75dc <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    762c:	2302      	movs	r3, #2
    762e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    7630:	f06f 0101 	mvn.w	r1, #1
    7634:	e745      	b.n	74c2 <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    7636:	f016 0f02 	tst.w	r6, #2
    763a:	d1e0      	bne.n	75fe <_sercom_i2c_m_irq_handler+0x1ba>
    763c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    7640:	2a01      	cmp	r2, #1
    7642:	d1d1      	bne.n	75e8 <_sercom_i2c_m_irq_handler+0x1a4>
    7644:	2900      	cmp	r1, #0
    7646:	d0cf      	beq.n	75e8 <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    7648:	6863      	ldr	r3, [r4, #4]
    764a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    764e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7650:	69e3      	ldr	r3, [r4, #28]
    7652:	f013 0f04 	tst.w	r3, #4
    7656:	d1fb      	bne.n	7650 <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    7658:	686b      	ldr	r3, [r5, #4]
    765a:	2b00      	cmp	r3, #0
    765c:	d0ba      	beq.n	75d4 <_sercom_i2c_m_irq_handler+0x190>
    765e:	e7c3      	b.n	75e8 <_sercom_i2c_m_irq_handler+0x1a4>
    7660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    7664:	886b      	ldrh	r3, [r5, #2]
    7666:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    766a:	041b      	lsls	r3, r3, #16
    766c:	0c1b      	lsrs	r3, r3, #16
    766e:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    7670:	696b      	ldr	r3, [r5, #20]
    7672:	2b00      	cmp	r3, #0
    7674:	d0e2      	beq.n	763c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    7676:	f06f 0104 	mvn.w	r1, #4
    767a:	4628      	mov	r0, r5
    767c:	4798      	blx	r3
    767e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7682:	bf00      	nop
    7684:	00005f69 	.word	0x00005f69
    7688:	0000e460 	.word	0x0000e460

0000768c <_usart_set_parity>:
{
    768c:	b570      	push	{r4, r5, r6, lr}
    768e:	b082      	sub	sp, #8
    7690:	4604      	mov	r4, r0
    7692:	460e      	mov	r6, r1
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7694:	69e3      	ldr	r3, [r4, #28]
    7696:	f013 0f03 	tst.w	r3, #3
    769a:	d1fb      	bne.n	7694 <_usart_set_parity+0x8>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    769c:	6825      	ldr	r5, [r4, #0]
	return (bool)tmp;
    769e:	f3c5 0540 	ubfx	r5, r5, #1, #1
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    76a2:	6823      	ldr	r3, [r4, #0]
    76a4:	f023 0302 	bic.w	r3, r3, #2
    76a8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    76aa:	69e3      	ldr	r3, [r4, #28]
    76ac:	f013 0f03 	tst.w	r3, #3
    76b0:	d1fb      	bne.n	76aa <_usart_set_parity+0x1e>
	CRITICAL_SECTION_ENTER()
    76b2:	a801      	add	r0, sp, #4
    76b4:	4b1a      	ldr	r3, [pc, #104]	; (7720 <_usart_set_parity+0x94>)
    76b6:	4798      	blx	r3
    76b8:	69e3      	ldr	r3, [r4, #28]
    76ba:	f013 0f02 	tst.w	r3, #2
    76be:	d1fb      	bne.n	76b8 <_usart_set_parity+0x2c>
	if (USART_PARITY_NONE != parity) {
    76c0:	2e02      	cmp	r6, #2
    76c2:	d023      	beq.n	770c <_usart_set_parity+0x80>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    76c4:	6823      	ldr	r3, [r4, #0]
    76c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    76ca:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    76cc:	69e3      	ldr	r3, [r4, #28]
    76ce:	f013 0f1f 	tst.w	r3, #31
    76d2:	d1fb      	bne.n	76cc <_usart_set_parity+0x40>
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    76d4:	6863      	ldr	r3, [r4, #4]
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    76d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    76da:	3600      	adds	r6, #0
    76dc:	bf18      	it	ne
    76de:	2601      	movne	r6, #1
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    76e0:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    76e4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    76e6:	69e3      	ldr	r3, [r4, #28]
    76e8:	f013 0f1f 	tst.w	r3, #31
    76ec:	d1fb      	bne.n	76e6 <_usart_set_parity+0x5a>
	CRITICAL_SECTION_LEAVE()
    76ee:	a801      	add	r0, sp, #4
    76f0:	4b0c      	ldr	r3, [pc, #48]	; (7724 <_usart_set_parity+0x98>)
    76f2:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    76f4:	6823      	ldr	r3, [r4, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    76f6:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    76fa:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    76fe:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7700:	69e3      	ldr	r3, [r4, #28]
    7702:	f013 0f03 	tst.w	r3, #3
    7706:	d1fb      	bne.n	7700 <_usart_set_parity+0x74>
}
    7708:	b002      	add	sp, #8
    770a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    770c:	6823      	ldr	r3, [r4, #0]
    770e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    7712:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7714:	69e3      	ldr	r3, [r4, #28]
    7716:	f013 0f1f 	tst.w	r3, #31
    771a:	d1fb      	bne.n	7714 <_usart_set_parity+0x88>
    771c:	e7da      	b.n	76d4 <_usart_set_parity+0x48>
    771e:	bf00      	nop
    7720:	00004b75 	.word	0x00004b75
    7724:	00004b83 	.word	0x00004b83

00007728 <_usart_sync_init>:
{
    7728:	b538      	push	{r3, r4, r5, lr}
    772a:	460c      	mov	r4, r1
	ASSERT(device);
    772c:	4605      	mov	r5, r0
    772e:	22c8      	movs	r2, #200	; 0xc8
    7730:	4905      	ldr	r1, [pc, #20]	; (7748 <_usart_sync_init+0x20>)
    7732:	3000      	adds	r0, #0
    7734:	bf18      	it	ne
    7736:	2001      	movne	r0, #1
    7738:	4b04      	ldr	r3, [pc, #16]	; (774c <_usart_sync_init+0x24>)
    773a:	4798      	blx	r3
	device->hw = hw;
    773c:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    773e:	4620      	mov	r0, r4
    7740:	4b03      	ldr	r3, [pc, #12]	; (7750 <_usart_sync_init+0x28>)
    7742:	4798      	blx	r3
}
    7744:	bd38      	pop	{r3, r4, r5, pc}
    7746:	bf00      	nop
    7748:	0000e460 	.word	0x0000e460
    774c:	00005f69 	.word	0x00005f69
    7750:	000071fd 	.word	0x000071fd

00007754 <_usart_async_init>:
{
    7754:	b570      	push	{r4, r5, r6, lr}
    7756:	460d      	mov	r5, r1
	ASSERT(device);
    7758:	4606      	mov	r6, r0
    775a:	22d6      	movs	r2, #214	; 0xd6
    775c:	4917      	ldr	r1, [pc, #92]	; (77bc <_usart_async_init+0x68>)
    775e:	3000      	adds	r0, #0
    7760:	bf18      	it	ne
    7762:	2001      	movne	r0, #1
    7764:	4b16      	ldr	r3, [pc, #88]	; (77c0 <_usart_async_init+0x6c>)
    7766:	4798      	blx	r3
	init_status = _usart_init(hw);
    7768:	4628      	mov	r0, r5
    776a:	4b16      	ldr	r3, [pc, #88]	; (77c4 <_usart_async_init+0x70>)
    776c:	4798      	blx	r3
	if (init_status) {
    776e:	4604      	mov	r4, r0
    7770:	b108      	cbz	r0, 7776 <_usart_async_init+0x22>
}
    7772:	4620      	mov	r0, r4
    7774:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    7776:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    7778:	4631      	mov	r1, r6
    777a:	4628      	mov	r0, r5
    777c:	4b12      	ldr	r3, [pc, #72]	; (77c8 <_usart_async_init+0x74>)
    777e:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    7780:	4628      	mov	r0, r5
    7782:	4b12      	ldr	r3, [pc, #72]	; (77cc <_usart_async_init+0x78>)
    7784:	4798      	blx	r3
    7786:	1d01      	adds	r1, r0, #4
    7788:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    778a:	2501      	movs	r5, #1
    778c:	f000 021f 	and.w	r2, r0, #31
    7790:	fa05 f202 	lsl.w	r2, r5, r2
    7794:	0943      	lsrs	r3, r0, #5
    7796:	009b      	lsls	r3, r3, #2
    7798:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    779c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    77a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    77a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    77a8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    77ac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    77b0:	601a      	str	r2, [r3, #0]
		irq++;
    77b2:	3001      	adds	r0, #1
    77b4:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    77b6:	4281      	cmp	r1, r0
    77b8:	d1e8      	bne.n	778c <_usart_async_init+0x38>
    77ba:	e7da      	b.n	7772 <_usart_async_init+0x1e>
    77bc:	0000e460 	.word	0x0000e460
    77c0:	00005f69 	.word	0x00005f69
    77c4:	000071fd 	.word	0x000071fd
    77c8:	00007059 	.word	0x00007059
    77cc:	000070b9 	.word	0x000070b9

000077d0 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    77d0:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    77d2:	6813      	ldr	r3, [r2, #0]
    77d4:	f043 0302 	orr.w	r3, r3, #2
    77d8:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    77da:	69d3      	ldr	r3, [r2, #28]
    77dc:	f013 0f03 	tst.w	r3, #3
    77e0:	d1fb      	bne.n	77da <_usart_sync_enable+0xa>
}
    77e2:	4770      	bx	lr

000077e4 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    77e4:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    77e6:	6813      	ldr	r3, [r2, #0]
    77e8:	f043 0302 	orr.w	r3, r3, #2
    77ec:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    77ee:	69d3      	ldr	r3, [r2, #28]
    77f0:	f013 0f03 	tst.w	r3, #3
    77f4:	d1fb      	bne.n	77ee <_usart_async_enable+0xa>
}
    77f6:	4770      	bx	lr

000077f8 <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
    77f8:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    77fa:	6813      	ldr	r3, [r2, #0]
    77fc:	f023 0302 	bic.w	r3, r3, #2
    7800:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    7802:	69d3      	ldr	r3, [r2, #28]
    7804:	f013 0f03 	tst.w	r3, #3
    7808:	d1fb      	bne.n	7802 <_usart_async_disable+0xa>
}
    780a:	4770      	bx	lr

0000780c <_usart_async_set_parity>:
{
    780c:	b508      	push	{r3, lr}
	_usart_set_parity(device->hw, parity);
    780e:	6980      	ldr	r0, [r0, #24]
    7810:	4b01      	ldr	r3, [pc, #4]	; (7818 <_usart_async_set_parity+0xc>)
    7812:	4798      	blx	r3
    7814:	bd08      	pop	{r3, pc}
    7816:	bf00      	nop
    7818:	0000768d 	.word	0x0000768d

0000781c <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    781c:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    781e:	6299      	str	r1, [r3, #40]	; 0x28
    7820:	4770      	bx	lr

00007822 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    7822:	6983      	ldr	r3, [r0, #24]
    7824:	6299      	str	r1, [r3, #40]	; 0x28
    7826:	4770      	bx	lr

00007828 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    7828:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    782a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    782c:	b2c0      	uxtb	r0, r0
    782e:	4770      	bx	lr

00007830 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    7830:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    7832:	7e18      	ldrb	r0, [r3, #24]
}
    7834:	f000 0001 	and.w	r0, r0, #1
    7838:	4770      	bx	lr

0000783a <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    783a:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    783c:	7e18      	ldrb	r0, [r3, #24]
}
    783e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    7842:	4770      	bx	lr

00007844 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    7844:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    7846:	7e18      	ldrb	r0, [r3, #24]
}
    7848:	f3c0 0080 	ubfx	r0, r0, #2, #1
    784c:	4770      	bx	lr

0000784e <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    784e:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    7850:	2201      	movs	r2, #1
    7852:	759a      	strb	r2, [r3, #22]
    7854:	4770      	bx	lr

00007856 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    7856:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    7858:	2202      	movs	r2, #2
    785a:	759a      	strb	r2, [r3, #22]
    785c:	4770      	bx	lr
	...

00007860 <_usart_async_set_irq_state>:
{
    7860:	b570      	push	{r4, r5, r6, lr}
    7862:	460c      	mov	r4, r1
    7864:	4616      	mov	r6, r2
	ASSERT(device);
    7866:	4605      	mov	r5, r0
    7868:	f240 2236 	movw	r2, #566	; 0x236
    786c:	4915      	ldr	r1, [pc, #84]	; (78c4 <_usart_async_set_irq_state+0x64>)
    786e:	3000      	adds	r0, #0
    7870:	bf18      	it	ne
    7872:	2001      	movne	r0, #1
    7874:	4b14      	ldr	r3, [pc, #80]	; (78c8 <_usart_async_set_irq_state+0x68>)
    7876:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    7878:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    787c:	d10d      	bne.n	789a <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    787e:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    7880:	b92e      	cbnz	r6, 788e <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    7882:	2201      	movs	r2, #1
    7884:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    7886:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    7888:	2202      	movs	r2, #2
    788a:	751a      	strb	r2, [r3, #20]
    788c:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    788e:	2201      	movs	r2, #1
    7890:	759a      	strb	r2, [r3, #22]
    7892:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    7894:	2202      	movs	r2, #2
    7896:	759a      	strb	r2, [r3, #22]
    7898:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    789a:	2c01      	cmp	r4, #1
    789c:	d002      	beq.n	78a4 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    789e:	2c03      	cmp	r4, #3
    78a0:	d008      	beq.n	78b4 <_usart_async_set_irq_state+0x54>
    78a2:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    78a4:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    78a6:	b916      	cbnz	r6, 78ae <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    78a8:	2204      	movs	r2, #4
    78aa:	751a      	strb	r2, [r3, #20]
    78ac:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    78ae:	2204      	movs	r2, #4
    78b0:	759a      	strb	r2, [r3, #22]
    78b2:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    78b4:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    78b6:	b116      	cbz	r6, 78be <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    78b8:	2280      	movs	r2, #128	; 0x80
    78ba:	759a      	strb	r2, [r3, #22]
}
    78bc:	e7f1      	b.n	78a2 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    78be:	2280      	movs	r2, #128	; 0x80
    78c0:	751a      	strb	r2, [r3, #20]
    78c2:	bd70      	pop	{r4, r5, r6, pc}
    78c4:	0000e460 	.word	0x0000e460
    78c8:	00005f69 	.word	0x00005f69

000078cc <_i2c_m_async_init>:
{
    78cc:	b570      	push	{r4, r5, r6, lr}
    78ce:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    78d0:	4606      	mov	r6, r0
    78d2:	f240 42d2 	movw	r2, #1234	; 0x4d2
    78d6:	4918      	ldr	r1, [pc, #96]	; (7938 <_i2c_m_async_init+0x6c>)
    78d8:	3000      	adds	r0, #0
    78da:	bf18      	it	ne
    78dc:	2001      	movne	r0, #1
    78de:	4b17      	ldr	r3, [pc, #92]	; (793c <_i2c_m_async_init+0x70>)
    78e0:	4798      	blx	r3
	i2c_dev->hw = hw;
    78e2:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    78e4:	4629      	mov	r1, r5
    78e6:	4630      	mov	r0, r6
    78e8:	4b15      	ldr	r3, [pc, #84]	; (7940 <_i2c_m_async_init+0x74>)
    78ea:	4798      	blx	r3
	if (init_status) {
    78ec:	4604      	mov	r4, r0
    78ee:	b108      	cbz	r0, 78f4 <_i2c_m_async_init+0x28>
}
    78f0:	4620      	mov	r0, r4
    78f2:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    78f4:	4631      	mov	r1, r6
    78f6:	4628      	mov	r0, r5
    78f8:	4b12      	ldr	r3, [pc, #72]	; (7944 <_i2c_m_async_init+0x78>)
    78fa:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    78fc:	4628      	mov	r0, r5
    78fe:	4b12      	ldr	r3, [pc, #72]	; (7948 <_i2c_m_async_init+0x7c>)
    7900:	4798      	blx	r3
    7902:	1d01      	adds	r1, r0, #4
    7904:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7906:	2501      	movs	r5, #1
    7908:	f000 021f 	and.w	r2, r0, #31
    790c:	fa05 f202 	lsl.w	r2, r5, r2
    7910:	0943      	lsrs	r3, r0, #5
    7912:	009b      	lsls	r3, r3, #2
    7914:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7918:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    791c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    7920:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7924:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7928:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    792c:	601a      	str	r2, [r3, #0]
		irq++;
    792e:	3001      	adds	r0, #1
    7930:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    7932:	4281      	cmp	r1, r0
    7934:	d1e8      	bne.n	7908 <_i2c_m_async_init+0x3c>
    7936:	e7db      	b.n	78f0 <_i2c_m_async_init+0x24>
    7938:	0000e460 	.word	0x0000e460
    793c:	00005f69 	.word	0x00005f69
    7940:	00007361 	.word	0x00007361
    7944:	00007059 	.word	0x00007059
    7948:	000070b9 	.word	0x000070b9

0000794c <_i2c_m_async_transfer>:
{
    794c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7950:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    7952:	4605      	mov	r5, r0
    7954:	f110 0800 	adds.w	r8, r0, #0
    7958:	bf18      	it	ne
    795a:	f04f 0801 	movne.w	r8, #1
    795e:	4f45      	ldr	r7, [pc, #276]	; (7a74 <_i2c_m_async_transfer+0x128>)
    7960:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    7964:	4639      	mov	r1, r7
    7966:	4640      	mov	r0, r8
    7968:	4e43      	ldr	r6, [pc, #268]	; (7a78 <_i2c_m_async_transfer+0x12c>)
    796a:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    796c:	6928      	ldr	r0, [r5, #16]
    796e:	f240 5229 	movw	r2, #1321	; 0x529
    7972:	4639      	mov	r1, r7
    7974:	3000      	adds	r0, #0
    7976:	bf18      	it	ne
    7978:	2001      	movne	r0, #1
    797a:	47b0      	blx	r6
	ASSERT(msg);
    797c:	f240 522a 	movw	r2, #1322	; 0x52a
    7980:	4639      	mov	r1, r7
    7982:	1c20      	adds	r0, r4, #0
    7984:	bf18      	it	ne
    7986:	2001      	movne	r0, #1
    7988:	47b0      	blx	r6
	if (msg->len == 0) {
    798a:	6860      	ldr	r0, [r4, #4]
    798c:	2800      	cmp	r0, #0
    798e:	d06f      	beq.n	7a70 <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    7990:	886b      	ldrh	r3, [r5, #2]
    7992:	f413 7f80 	tst.w	r3, #256	; 0x100
    7996:	d169      	bne.n	7a6c <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    7998:	8863      	ldrh	r3, [r4, #2]
    799a:	b29b      	uxth	r3, r3
    799c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    79a0:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    79a2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    79a6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    79aa:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    79ac:	6853      	ldr	r3, [r2, #4]
    79ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    79b2:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    79b4:	69d3      	ldr	r3, [r2, #28]
    79b6:	f013 0f04 	tst.w	r3, #4
    79ba:	d1fb      	bne.n	79b4 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    79bc:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    79be:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    79c0:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    79c4:	492b      	ldr	r1, [pc, #172]	; (7a74 <_i2c_m_async_transfer+0x128>)
    79c6:	4640      	mov	r0, r8
    79c8:	4b2b      	ldr	r3, [pc, #172]	; (7a78 <_i2c_m_async_transfer+0x12c>)
    79ca:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    79cc:	686b      	ldr	r3, [r5, #4]
    79ce:	2b01      	cmp	r3, #1
    79d0:	d02a      	beq.n	7a28 <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    79d2:	6863      	ldr	r3, [r4, #4]
    79d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    79d8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    79da:	69e3      	ldr	r3, [r4, #28]
    79dc:	f013 0f04 	tst.w	r3, #4
    79e0:	d1fb      	bne.n	79da <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    79e2:	882b      	ldrh	r3, [r5, #0]
    79e4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    79e8:	d02a      	beq.n	7a40 <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    79ea:	886a      	ldrh	r2, [r5, #2]
    79ec:	f012 0f01 	tst.w	r2, #1
    79f0:	d004      	beq.n	79fc <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    79f2:	886a      	ldrh	r2, [r5, #2]
    79f4:	b292      	uxth	r2, r2
    79f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    79fa:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    79fc:	f240 72fe 	movw	r2, #2046	; 0x7fe
    7a00:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    7a04:	69e3      	ldr	r3, [r4, #28]
    7a06:	f013 0f04 	tst.w	r3, #4
    7a0a:	d1fb      	bne.n	7a04 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    7a0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    7a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    7a16:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    7a18:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7a1a:	69e3      	ldr	r3, [r4, #28]
    7a1c:	f013 0f04 	tst.w	r3, #4
    7a20:	d1fb      	bne.n	7a1a <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    7a22:	2000      	movs	r0, #0
    7a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    7a28:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    7a2c:	d0d1      	beq.n	79d2 <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    7a2e:	6863      	ldr	r3, [r4, #4]
    7a30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    7a34:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7a36:	69e3      	ldr	r3, [r4, #28]
    7a38:	f013 0f04 	tst.w	r3, #4
    7a3c:	d1fb      	bne.n	7a36 <_i2c_m_async_transfer+0xea>
    7a3e:	e7d0      	b.n	79e2 <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    7a40:	8869      	ldrh	r1, [r5, #2]
    7a42:	005a      	lsls	r2, r3, #1
    7a44:	b2d2      	uxtb	r2, r2
    7a46:	f001 0301 	and.w	r3, r1, #1
    7a4a:	431a      	orrs	r2, r3
    7a4c:	69e3      	ldr	r3, [r4, #28]
    7a4e:	f013 0f04 	tst.w	r3, #4
    7a52:	d1fb      	bne.n	7a4c <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    7a54:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    7a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    7a5a:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    7a5c:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    7a5e:	69e3      	ldr	r3, [r4, #28]
    7a60:	f013 0f04 	tst.w	r3, #4
    7a64:	d1fb      	bne.n	7a5e <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    7a66:	2000      	movs	r0, #0
    7a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    7a6c:	f06f 0003 	mvn.w	r0, #3
}
    7a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7a74:	0000e460 	.word	0x0000e460
    7a78:	00005f69 	.word	0x00005f69

00007a7c <_i2c_m_async_register_callback>:
	switch (type) {
    7a7c:	2901      	cmp	r1, #1
    7a7e:	d006      	beq.n	7a8e <_i2c_m_async_register_callback+0x12>
    7a80:	b119      	cbz	r1, 7a8a <_i2c_m_async_register_callback+0xe>
    7a82:	2902      	cmp	r1, #2
    7a84:	d005      	beq.n	7a92 <_i2c_m_async_register_callback+0x16>
}
    7a86:	2000      	movs	r0, #0
    7a88:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    7a8a:	6142      	str	r2, [r0, #20]
		break;
    7a8c:	e7fb      	b.n	7a86 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    7a8e:	6182      	str	r2, [r0, #24]
		break;
    7a90:	e7f9      	b.n	7a86 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    7a92:	61c2      	str	r2, [r0, #28]
		break;
    7a94:	e7f7      	b.n	7a86 <_i2c_m_async_register_callback+0xa>
	...

00007a98 <SERCOM0_0_Handler>:
{
    7a98:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7a9a:	4b02      	ldr	r3, [pc, #8]	; (7aa4 <SERCOM0_0_Handler+0xc>)
    7a9c:	6818      	ldr	r0, [r3, #0]
    7a9e:	4b02      	ldr	r3, [pc, #8]	; (7aa8 <SERCOM0_0_Handler+0x10>)
    7aa0:	4798      	blx	r3
    7aa2:	bd08      	pop	{r3, pc}
    7aa4:	20000980 	.word	0x20000980
    7aa8:	00006fe9 	.word	0x00006fe9

00007aac <SERCOM0_1_Handler>:
{
    7aac:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7aae:	4b02      	ldr	r3, [pc, #8]	; (7ab8 <SERCOM0_1_Handler+0xc>)
    7ab0:	6818      	ldr	r0, [r3, #0]
    7ab2:	4b02      	ldr	r3, [pc, #8]	; (7abc <SERCOM0_1_Handler+0x10>)
    7ab4:	4798      	blx	r3
    7ab6:	bd08      	pop	{r3, pc}
    7ab8:	20000980 	.word	0x20000980
    7abc:	00006fe9 	.word	0x00006fe9

00007ac0 <SERCOM0_2_Handler>:
{
    7ac0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7ac2:	4b02      	ldr	r3, [pc, #8]	; (7acc <SERCOM0_2_Handler+0xc>)
    7ac4:	6818      	ldr	r0, [r3, #0]
    7ac6:	4b02      	ldr	r3, [pc, #8]	; (7ad0 <SERCOM0_2_Handler+0x10>)
    7ac8:	4798      	blx	r3
    7aca:	bd08      	pop	{r3, pc}
    7acc:	20000980 	.word	0x20000980
    7ad0:	00006fe9 	.word	0x00006fe9

00007ad4 <SERCOM0_3_Handler>:
{
    7ad4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7ad6:	4b02      	ldr	r3, [pc, #8]	; (7ae0 <SERCOM0_3_Handler+0xc>)
    7ad8:	6818      	ldr	r0, [r3, #0]
    7ada:	4b02      	ldr	r3, [pc, #8]	; (7ae4 <SERCOM0_3_Handler+0x10>)
    7adc:	4798      	blx	r3
    7ade:	bd08      	pop	{r3, pc}
    7ae0:	20000980 	.word	0x20000980
    7ae4:	00006fe9 	.word	0x00006fe9

00007ae8 <SERCOM1_0_Handler>:
{
    7ae8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    7aea:	4b02      	ldr	r3, [pc, #8]	; (7af4 <SERCOM1_0_Handler+0xc>)
    7aec:	6858      	ldr	r0, [r3, #4]
    7aee:	4b02      	ldr	r3, [pc, #8]	; (7af8 <SERCOM1_0_Handler+0x10>)
    7af0:	4798      	blx	r3
    7af2:	bd08      	pop	{r3, pc}
    7af4:	20000980 	.word	0x20000980
    7af8:	00006fe9 	.word	0x00006fe9

00007afc <SERCOM1_1_Handler>:
{
    7afc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    7afe:	4b02      	ldr	r3, [pc, #8]	; (7b08 <SERCOM1_1_Handler+0xc>)
    7b00:	6858      	ldr	r0, [r3, #4]
    7b02:	4b02      	ldr	r3, [pc, #8]	; (7b0c <SERCOM1_1_Handler+0x10>)
    7b04:	4798      	blx	r3
    7b06:	bd08      	pop	{r3, pc}
    7b08:	20000980 	.word	0x20000980
    7b0c:	00006fe9 	.word	0x00006fe9

00007b10 <SERCOM1_2_Handler>:
{
    7b10:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    7b12:	4b02      	ldr	r3, [pc, #8]	; (7b1c <SERCOM1_2_Handler+0xc>)
    7b14:	6858      	ldr	r0, [r3, #4]
    7b16:	4b02      	ldr	r3, [pc, #8]	; (7b20 <SERCOM1_2_Handler+0x10>)
    7b18:	4798      	blx	r3
    7b1a:	bd08      	pop	{r3, pc}
    7b1c:	20000980 	.word	0x20000980
    7b20:	00006fe9 	.word	0x00006fe9

00007b24 <SERCOM1_3_Handler>:
{
    7b24:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    7b26:	4b02      	ldr	r3, [pc, #8]	; (7b30 <SERCOM1_3_Handler+0xc>)
    7b28:	6858      	ldr	r0, [r3, #4]
    7b2a:	4b02      	ldr	r3, [pc, #8]	; (7b34 <SERCOM1_3_Handler+0x10>)
    7b2c:	4798      	blx	r3
    7b2e:	bd08      	pop	{r3, pc}
    7b30:	20000980 	.word	0x20000980
    7b34:	00006fe9 	.word	0x00006fe9

00007b38 <SERCOM3_0_Handler>:
{
    7b38:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7b3a:	4b02      	ldr	r3, [pc, #8]	; (7b44 <SERCOM3_0_Handler+0xc>)
    7b3c:	6898      	ldr	r0, [r3, #8]
    7b3e:	4b02      	ldr	r3, [pc, #8]	; (7b48 <SERCOM3_0_Handler+0x10>)
    7b40:	4798      	blx	r3
    7b42:	bd08      	pop	{r3, pc}
    7b44:	20000980 	.word	0x20000980
    7b48:	00007163 	.word	0x00007163

00007b4c <SERCOM3_1_Handler>:
{
    7b4c:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7b4e:	4b02      	ldr	r3, [pc, #8]	; (7b58 <SERCOM3_1_Handler+0xc>)
    7b50:	6898      	ldr	r0, [r3, #8]
    7b52:	4b02      	ldr	r3, [pc, #8]	; (7b5c <SERCOM3_1_Handler+0x10>)
    7b54:	4798      	blx	r3
    7b56:	bd08      	pop	{r3, pc}
    7b58:	20000980 	.word	0x20000980
    7b5c:	00007163 	.word	0x00007163

00007b60 <SERCOM3_2_Handler>:
{
    7b60:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7b62:	4b02      	ldr	r3, [pc, #8]	; (7b6c <SERCOM3_2_Handler+0xc>)
    7b64:	6898      	ldr	r0, [r3, #8]
    7b66:	4b02      	ldr	r3, [pc, #8]	; (7b70 <SERCOM3_2_Handler+0x10>)
    7b68:	4798      	blx	r3
    7b6a:	bd08      	pop	{r3, pc}
    7b6c:	20000980 	.word	0x20000980
    7b70:	00007163 	.word	0x00007163

00007b74 <SERCOM3_3_Handler>:
{
    7b74:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7b76:	4b02      	ldr	r3, [pc, #8]	; (7b80 <SERCOM3_3_Handler+0xc>)
    7b78:	6898      	ldr	r0, [r3, #8]
    7b7a:	4b02      	ldr	r3, [pc, #8]	; (7b84 <SERCOM3_3_Handler+0x10>)
    7b7c:	4798      	blx	r3
    7b7e:	bd08      	pop	{r3, pc}
    7b80:	20000980 	.word	0x20000980
    7b84:	00007163 	.word	0x00007163

00007b88 <SERCOM4_0_Handler>:
{
    7b88:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7b8a:	4b02      	ldr	r3, [pc, #8]	; (7b94 <SERCOM4_0_Handler+0xc>)
    7b8c:	68d8      	ldr	r0, [r3, #12]
    7b8e:	4b02      	ldr	r3, [pc, #8]	; (7b98 <SERCOM4_0_Handler+0x10>)
    7b90:	4798      	blx	r3
    7b92:	bd08      	pop	{r3, pc}
    7b94:	20000980 	.word	0x20000980
    7b98:	00006fe9 	.word	0x00006fe9

00007b9c <SERCOM4_1_Handler>:
{
    7b9c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7b9e:	4b02      	ldr	r3, [pc, #8]	; (7ba8 <SERCOM4_1_Handler+0xc>)
    7ba0:	68d8      	ldr	r0, [r3, #12]
    7ba2:	4b02      	ldr	r3, [pc, #8]	; (7bac <SERCOM4_1_Handler+0x10>)
    7ba4:	4798      	blx	r3
    7ba6:	bd08      	pop	{r3, pc}
    7ba8:	20000980 	.word	0x20000980
    7bac:	00006fe9 	.word	0x00006fe9

00007bb0 <SERCOM4_2_Handler>:
{
    7bb0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7bb2:	4b02      	ldr	r3, [pc, #8]	; (7bbc <SERCOM4_2_Handler+0xc>)
    7bb4:	68d8      	ldr	r0, [r3, #12]
    7bb6:	4b02      	ldr	r3, [pc, #8]	; (7bc0 <SERCOM4_2_Handler+0x10>)
    7bb8:	4798      	blx	r3
    7bba:	bd08      	pop	{r3, pc}
    7bbc:	20000980 	.word	0x20000980
    7bc0:	00006fe9 	.word	0x00006fe9

00007bc4 <SERCOM4_3_Handler>:
{
    7bc4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7bc6:	4b02      	ldr	r3, [pc, #8]	; (7bd0 <SERCOM4_3_Handler+0xc>)
    7bc8:	68d8      	ldr	r0, [r3, #12]
    7bca:	4b02      	ldr	r3, [pc, #8]	; (7bd4 <SERCOM4_3_Handler+0x10>)
    7bcc:	4798      	blx	r3
    7bce:	bd08      	pop	{r3, pc}
    7bd0:	20000980 	.word	0x20000980
    7bd4:	00006fe9 	.word	0x00006fe9

00007bd8 <SERCOM5_0_Handler>:
{
    7bd8:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7bda:	4b02      	ldr	r3, [pc, #8]	; (7be4 <SERCOM5_0_Handler+0xc>)
    7bdc:	6918      	ldr	r0, [r3, #16]
    7bde:	4b02      	ldr	r3, [pc, #8]	; (7be8 <SERCOM5_0_Handler+0x10>)
    7be0:	4798      	blx	r3
    7be2:	bd08      	pop	{r3, pc}
    7be4:	20000980 	.word	0x20000980
    7be8:	00007445 	.word	0x00007445

00007bec <SERCOM5_1_Handler>:
{
    7bec:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7bee:	4b02      	ldr	r3, [pc, #8]	; (7bf8 <SERCOM5_1_Handler+0xc>)
    7bf0:	6918      	ldr	r0, [r3, #16]
    7bf2:	4b02      	ldr	r3, [pc, #8]	; (7bfc <SERCOM5_1_Handler+0x10>)
    7bf4:	4798      	blx	r3
    7bf6:	bd08      	pop	{r3, pc}
    7bf8:	20000980 	.word	0x20000980
    7bfc:	00007445 	.word	0x00007445

00007c00 <SERCOM5_2_Handler>:
{
    7c00:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7c02:	4b02      	ldr	r3, [pc, #8]	; (7c0c <SERCOM5_2_Handler+0xc>)
    7c04:	6918      	ldr	r0, [r3, #16]
    7c06:	4b02      	ldr	r3, [pc, #8]	; (7c10 <SERCOM5_2_Handler+0x10>)
    7c08:	4798      	blx	r3
    7c0a:	bd08      	pop	{r3, pc}
    7c0c:	20000980 	.word	0x20000980
    7c10:	00007445 	.word	0x00007445

00007c14 <SERCOM5_3_Handler>:
{
    7c14:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7c16:	4b02      	ldr	r3, [pc, #8]	; (7c20 <SERCOM5_3_Handler+0xc>)
    7c18:	6918      	ldr	r0, [r3, #16]
    7c1a:	4b02      	ldr	r3, [pc, #8]	; (7c24 <SERCOM5_3_Handler+0x10>)
    7c1c:	4798      	blx	r3
    7c1e:	bd08      	pop	{r3, pc}
    7c20:	20000980 	.word	0x20000980
    7c24:	00007445 	.word	0x00007445

00007c28 <SERCOM6_0_Handler>:
{
    7c28:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7c2a:	4b02      	ldr	r3, [pc, #8]	; (7c34 <SERCOM6_0_Handler+0xc>)
    7c2c:	6958      	ldr	r0, [r3, #20]
    7c2e:	4b02      	ldr	r3, [pc, #8]	; (7c38 <SERCOM6_0_Handler+0x10>)
    7c30:	4798      	blx	r3
    7c32:	bd08      	pop	{r3, pc}
    7c34:	20000980 	.word	0x20000980
    7c38:	00006fe9 	.word	0x00006fe9

00007c3c <SERCOM6_1_Handler>:
{
    7c3c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7c3e:	4b02      	ldr	r3, [pc, #8]	; (7c48 <SERCOM6_1_Handler+0xc>)
    7c40:	6958      	ldr	r0, [r3, #20]
    7c42:	4b02      	ldr	r3, [pc, #8]	; (7c4c <SERCOM6_1_Handler+0x10>)
    7c44:	4798      	blx	r3
    7c46:	bd08      	pop	{r3, pc}
    7c48:	20000980 	.word	0x20000980
    7c4c:	00006fe9 	.word	0x00006fe9

00007c50 <SERCOM6_2_Handler>:
{
    7c50:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7c52:	4b02      	ldr	r3, [pc, #8]	; (7c5c <SERCOM6_2_Handler+0xc>)
    7c54:	6958      	ldr	r0, [r3, #20]
    7c56:	4b02      	ldr	r3, [pc, #8]	; (7c60 <SERCOM6_2_Handler+0x10>)
    7c58:	4798      	blx	r3
    7c5a:	bd08      	pop	{r3, pc}
    7c5c:	20000980 	.word	0x20000980
    7c60:	00006fe9 	.word	0x00006fe9

00007c64 <SERCOM6_3_Handler>:
{
    7c64:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7c66:	4b02      	ldr	r3, [pc, #8]	; (7c70 <SERCOM6_3_Handler+0xc>)
    7c68:	6958      	ldr	r0, [r3, #20]
    7c6a:	4b02      	ldr	r3, [pc, #8]	; (7c74 <SERCOM6_3_Handler+0x10>)
    7c6c:	4798      	blx	r3
    7c6e:	bd08      	pop	{r3, pc}
    7c70:	20000980 	.word	0x20000980
    7c74:	00006fe9 	.word	0x00006fe9

00007c78 <_spi_m_sync_init>:
{
    7c78:	b570      	push	{r4, r5, r6, lr}
    7c7a:	4606      	mov	r6, r0
    7c7c:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    7c7e:	4608      	mov	r0, r1
    7c80:	4b5d      	ldr	r3, [pc, #372]	; (7df8 <_spi_m_sync_init+0x180>)
    7c82:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7c84:	2803      	cmp	r0, #3
    7c86:	d00c      	beq.n	7ca2 <_spi_m_sync_init+0x2a>
    7c88:	2807      	cmp	r0, #7
    7c8a:	bf08      	it	eq
    7c8c:	2301      	moveq	r3, #1
    7c8e:	d009      	beq.n	7ca4 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    7c90:	2e00      	cmp	r6, #0
    7c92:	f000 809f 	beq.w	7dd4 <_spi_m_sync_init+0x15c>
    7c96:	2c00      	cmp	r4, #0
    7c98:	f040 80a5 	bne.w	7de6 <_spi_m_sync_init+0x16e>
	return NULL;
    7c9c:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    7c9e:	2000      	movs	r0, #0
    7ca0:	e009      	b.n	7cb6 <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    7ca2:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    7ca4:	4d55      	ldr	r5, [pc, #340]	; (7dfc <_spi_m_sync_init+0x184>)
    7ca6:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    7caa:	441d      	add	r5, r3
	ASSERT(dev && hw);
    7cac:	2e00      	cmp	r6, #0
    7cae:	d0f6      	beq.n	7c9e <_spi_m_sync_init+0x26>
    7cb0:	2001      	movs	r0, #1
    7cb2:	2c00      	cmp	r4, #0
    7cb4:	d0f3      	beq.n	7c9e <_spi_m_sync_init+0x26>
    7cb6:	f640 226e 	movw	r2, #2670	; 0xa6e
    7cba:	4951      	ldr	r1, [pc, #324]	; (7e00 <_spi_m_sync_init+0x188>)
    7cbc:	4b51      	ldr	r3, [pc, #324]	; (7e04 <_spi_m_sync_init+0x18c>)
    7cbe:	4798      	blx	r3
	if (regs == NULL) {
    7cc0:	2d00      	cmp	r5, #0
    7cc2:	f000 8084 	beq.w	7dce <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7cc6:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7cc8:	f013 0f01 	tst.w	r3, #1
    7ccc:	d11d      	bne.n	7d0a <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    7cce:	682b      	ldr	r3, [r5, #0]
    7cd0:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7cd4:	69e3      	ldr	r3, [r4, #28]
    7cd6:	f013 0f03 	tst.w	r3, #3
    7cda:	d1fb      	bne.n	7cd4 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    7cdc:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    7cde:	f013 0f02 	tst.w	r3, #2
    7ce2:	d00b      	beq.n	7cfc <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    7ce4:	6823      	ldr	r3, [r4, #0]
    7ce6:	f023 0302 	bic.w	r3, r3, #2
    7cea:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7cec:	69e3      	ldr	r3, [r4, #28]
    7cee:	f013 0f03 	tst.w	r3, #3
    7cf2:	d1fb      	bne.n	7cec <_spi_m_sync_init+0x74>
    7cf4:	69e3      	ldr	r3, [r4, #28]
    7cf6:	f013 0f02 	tst.w	r3, #2
    7cfa:	d1fb      	bne.n	7cf4 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    7cfc:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7d00:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7d02:	69e3      	ldr	r3, [r4, #28]
    7d04:	f013 0f03 	tst.w	r3, #3
    7d08:	d1fb      	bne.n	7d02 <_spi_m_sync_init+0x8a>
    7d0a:	69e3      	ldr	r3, [r4, #28]
    7d0c:	f013 0f01 	tst.w	r3, #1
    7d10:	d1fb      	bne.n	7d0a <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    7d12:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    7d14:	682b      	ldr	r3, [r5, #0]
    7d16:	f003 031c 	and.w	r3, r3, #28
    7d1a:	2b08      	cmp	r3, #8
    7d1c:	d02e      	beq.n	7d7c <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    7d1e:	f44f 6217 	mov.w	r2, #2416	; 0x970
    7d22:	4937      	ldr	r1, [pc, #220]	; (7e00 <_spi_m_sync_init+0x188>)
    7d24:	1c20      	adds	r0, r4, #0
    7d26:	bf18      	it	ne
    7d28:	2001      	movne	r0, #1
    7d2a:	4b36      	ldr	r3, [pc, #216]	; (7e04 <_spi_m_sync_init+0x18c>)
    7d2c:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7d2e:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    7d30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7d34:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7d38:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7d3a:	69e3      	ldr	r3, [r4, #28]
    7d3c:	f013 0f03 	tst.w	r3, #3
    7d40:	d1fb      	bne.n	7d3a <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    7d42:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7d44:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    7d48:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    7d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7d50:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7d52:	69e3      	ldr	r3, [r4, #28]
    7d54:	f013 0f17 	tst.w	r3, #23
    7d58:	d1fb      	bne.n	7d52 <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    7d5a:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    7d5c:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7d5e:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7d60:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    7d64:	686b      	ldr	r3, [r5, #4]
    7d66:	f003 0307 	and.w	r3, r3, #7
    7d6a:	2b00      	cmp	r3, #0
    7d6c:	bf0c      	ite	eq
    7d6e:	2301      	moveq	r3, #1
    7d70:	2302      	movne	r3, #2
    7d72:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    7d74:	89eb      	ldrh	r3, [r5, #14]
    7d76:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    7d78:	2000      	movs	r0, #0
    7d7a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    7d7c:	f640 1284 	movw	r2, #2436	; 0x984
    7d80:	491f      	ldr	r1, [pc, #124]	; (7e00 <_spi_m_sync_init+0x188>)
    7d82:	1c20      	adds	r0, r4, #0
    7d84:	bf18      	it	ne
    7d86:	2001      	movne	r0, #1
    7d88:	4b1e      	ldr	r3, [pc, #120]	; (7e04 <_spi_m_sync_init+0x18c>)
    7d8a:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7d8c:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    7d8e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7d92:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7d96:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7d98:	69e3      	ldr	r3, [r4, #28]
    7d9a:	f013 0f03 	tst.w	r3, #3
    7d9e:	d1fb      	bne.n	7d98 <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    7da0:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    7da2:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    7da6:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    7daa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    7dae:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7db2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7db4:	69e3      	ldr	r3, [r4, #28]
    7db6:	f013 0f17 	tst.w	r3, #23
    7dba:	d1fb      	bne.n	7db4 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    7dbc:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    7dbe:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7dc0:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7dc2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7dc6:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    7dc8:	2b00      	cmp	r3, #0
    7dca:	d1fc      	bne.n	7dc6 <_spi_m_sync_init+0x14e>
    7dcc:	e7ca      	b.n	7d64 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    7dce:	f06f 000c 	mvn.w	r0, #12
    7dd2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    7dd4:	f640 226e 	movw	r2, #2670	; 0xa6e
    7dd8:	4909      	ldr	r1, [pc, #36]	; (7e00 <_spi_m_sync_init+0x188>)
    7dda:	2000      	movs	r0, #0
    7ddc:	4b09      	ldr	r3, [pc, #36]	; (7e04 <_spi_m_sync_init+0x18c>)
    7dde:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7de0:	f06f 000c 	mvn.w	r0, #12
    7de4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    7de6:	f640 226e 	movw	r2, #2670	; 0xa6e
    7dea:	4905      	ldr	r1, [pc, #20]	; (7e00 <_spi_m_sync_init+0x188>)
    7dec:	2001      	movs	r0, #1
    7dee:	4b05      	ldr	r3, [pc, #20]	; (7e04 <_spi_m_sync_init+0x18c>)
    7df0:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7df2:	f06f 000c 	mvn.w	r0, #12
    7df6:	bd70      	pop	{r4, r5, r6, pc}
    7df8:	00006fa5 	.word	0x00006fa5
    7dfc:	0000e43c 	.word	0x0000e43c
    7e00:	0000e460 	.word	0x0000e460
    7e04:	00005f69 	.word	0x00005f69

00007e08 <_spi_m_async_init>:
{
    7e08:	b538      	push	{r3, r4, r5, lr}
    7e0a:	4604      	mov	r4, r0
    7e0c:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    7e0e:	4b15      	ldr	r3, [pc, #84]	; (7e64 <_spi_m_async_init+0x5c>)
    7e10:	4798      	blx	r3
	if (rc < 0) {
    7e12:	2800      	cmp	r0, #0
    7e14:	db24      	blt.n	7e60 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    7e16:	4621      	mov	r1, r4
    7e18:	4628      	mov	r0, r5
    7e1a:	4b13      	ldr	r3, [pc, #76]	; (7e68 <_spi_m_async_init+0x60>)
    7e1c:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    7e1e:	2300      	movs	r3, #0
    7e20:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    7e22:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    7e24:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    7e26:	4628      	mov	r0, r5
    7e28:	4b10      	ldr	r3, [pc, #64]	; (7e6c <_spi_m_async_init+0x64>)
    7e2a:	4798      	blx	r3
    7e2c:	1d01      	adds	r1, r0, #4
    7e2e:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7e30:	2401      	movs	r4, #1
    7e32:	f000 021f 	and.w	r2, r0, #31
    7e36:	fa04 f202 	lsl.w	r2, r4, r2
    7e3a:	0943      	lsrs	r3, r0, #5
    7e3c:	009b      	lsls	r3, r3, #2
    7e3e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7e42:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7e46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    7e4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7e4e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7e52:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    7e56:	3001      	adds	r0, #1
    7e58:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    7e5a:	4281      	cmp	r1, r0
    7e5c:	d1e9      	bne.n	7e32 <_spi_m_async_init+0x2a>
	return ERR_NONE;
    7e5e:	2000      	movs	r0, #0
}
    7e60:	bd38      	pop	{r3, r4, r5, pc}
    7e62:	bf00      	nop
    7e64:	00007c79 	.word	0x00007c79
    7e68:	00007059 	.word	0x00007059
    7e6c:	000070b9 	.word	0x000070b9

00007e70 <_spi_m_async_enable>:
{
    7e70:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    7e72:	4604      	mov	r4, r0
    7e74:	b160      	cbz	r0, 7e90 <_spi_m_async_enable+0x20>
    7e76:	6800      	ldr	r0, [r0, #0]
    7e78:	3000      	adds	r0, #0
    7e7a:	bf18      	it	ne
    7e7c:	2001      	movne	r0, #1
    7e7e:	f640 22db 	movw	r2, #2779	; 0xadb
    7e82:	4904      	ldr	r1, [pc, #16]	; (7e94 <_spi_m_async_enable+0x24>)
    7e84:	4b04      	ldr	r3, [pc, #16]	; (7e98 <_spi_m_async_enable+0x28>)
    7e86:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    7e88:	6820      	ldr	r0, [r4, #0]
    7e8a:	4b04      	ldr	r3, [pc, #16]	; (7e9c <_spi_m_async_enable+0x2c>)
    7e8c:	4798      	blx	r3
}
    7e8e:	bd10      	pop	{r4, pc}
    7e90:	2000      	movs	r0, #0
    7e92:	e7f4      	b.n	7e7e <_spi_m_async_enable+0xe>
    7e94:	0000e460 	.word	0x0000e460
    7e98:	00005f69 	.word	0x00005f69
    7e9c:	000070f1 	.word	0x000070f1

00007ea0 <_spi_m_async_set_mode>:
{
    7ea0:	b538      	push	{r3, r4, r5, lr}
    7ea2:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7ea4:	4604      	mov	r4, r0
    7ea6:	b168      	cbz	r0, 7ec4 <_spi_m_async_set_mode+0x24>
    7ea8:	6800      	ldr	r0, [r0, #0]
    7eaa:	3000      	adds	r0, #0
    7eac:	bf18      	it	ne
    7eae:	2001      	movne	r0, #1
    7eb0:	f640 320c 	movw	r2, #2828	; 0xb0c
    7eb4:	4904      	ldr	r1, [pc, #16]	; (7ec8 <_spi_m_async_set_mode+0x28>)
    7eb6:	4b05      	ldr	r3, [pc, #20]	; (7ecc <_spi_m_async_set_mode+0x2c>)
    7eb8:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    7eba:	4629      	mov	r1, r5
    7ebc:	6820      	ldr	r0, [r4, #0]
    7ebe:	4b04      	ldr	r3, [pc, #16]	; (7ed0 <_spi_m_async_set_mode+0x30>)
    7ec0:	4798      	blx	r3
}
    7ec2:	bd38      	pop	{r3, r4, r5, pc}
    7ec4:	2000      	movs	r0, #0
    7ec6:	e7f3      	b.n	7eb0 <_spi_m_async_set_mode+0x10>
    7ec8:	0000e460 	.word	0x0000e460
    7ecc:	00005f69 	.word	0x00005f69
    7ed0:	00007131 	.word	0x00007131

00007ed4 <_spi_m_async_set_baudrate>:
{
    7ed4:	b538      	push	{r3, r4, r5, lr}
    7ed6:	460c      	mov	r4, r1
	ASSERT(dev && dev->prvt);
    7ed8:	4605      	mov	r5, r0
    7eda:	b198      	cbz	r0, 7f04 <_spi_m_async_set_baudrate+0x30>
    7edc:	6800      	ldr	r0, [r0, #0]
    7ede:	3000      	adds	r0, #0
    7ee0:	bf18      	it	ne
    7ee2:	2001      	movne	r0, #1
    7ee4:	f640 323b 	movw	r2, #2875	; 0xb3b
    7ee8:	4907      	ldr	r1, [pc, #28]	; (7f08 <_spi_m_async_set_baudrate+0x34>)
    7eea:	4b08      	ldr	r3, [pc, #32]	; (7f0c <_spi_m_async_set_baudrate+0x38>)
    7eec:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
    7eee:	682b      	ldr	r3, [r5, #0]
    7ef0:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7ef2:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    7ef6:	bf03      	ittte	eq
    7ef8:	b2e4      	uxtbeq	r4, r4
	((Sercom *)hw)->SPI.BAUD.reg = data;
    7efa:	731c      	strbeq	r4, [r3, #12]
	return ERR_NONE;
    7efc:	2000      	moveq	r0, #0
		return ERR_BUSY;
    7efe:	f06f 0003 	mvnne.w	r0, #3
}
    7f02:	bd38      	pop	{r3, r4, r5, pc}
    7f04:	2000      	movs	r0, #0
    7f06:	e7ed      	b.n	7ee4 <_spi_m_async_set_baudrate+0x10>
    7f08:	0000e460 	.word	0x0000e460
    7f0c:	00005f69 	.word	0x00005f69

00007f10 <_spi_m_async_enable_tx>:
{
    7f10:	b538      	push	{r3, r4, r5, lr}
    7f12:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    7f14:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    7f16:	b160      	cbz	r0, 7f32 <_spi_m_async_enable_tx+0x22>
    7f18:	1c20      	adds	r0, r4, #0
    7f1a:	bf18      	it	ne
    7f1c:	2001      	movne	r0, #1
    7f1e:	f640 32fe 	movw	r2, #3070	; 0xbfe
    7f22:	4906      	ldr	r1, [pc, #24]	; (7f3c <_spi_m_async_enable_tx+0x2c>)
    7f24:	4b06      	ldr	r3, [pc, #24]	; (7f40 <_spi_m_async_enable_tx+0x30>)
    7f26:	4798      	blx	r3
	if (state) {
    7f28:	b92d      	cbnz	r5, 7f36 <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    7f2a:	2301      	movs	r3, #1
    7f2c:	7523      	strb	r3, [r4, #20]
}
    7f2e:	2000      	movs	r0, #0
    7f30:	bd38      	pop	{r3, r4, r5, pc}
    7f32:	2000      	movs	r0, #0
    7f34:	e7f3      	b.n	7f1e <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    7f36:	2301      	movs	r3, #1
    7f38:	75a3      	strb	r3, [r4, #22]
    7f3a:	e7f8      	b.n	7f2e <_spi_m_async_enable_tx+0x1e>
    7f3c:	0000e460 	.word	0x0000e460
    7f40:	00005f69 	.word	0x00005f69

00007f44 <_spi_m_async_enable_rx>:
{
    7f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7f46:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    7f48:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    7f4a:	4e0c      	ldr	r6, [pc, #48]	; (7f7c <_spi_m_async_enable_rx+0x38>)
    7f4c:	f640 4212 	movw	r2, #3090	; 0xc12
    7f50:	4631      	mov	r1, r6
    7f52:	3000      	adds	r0, #0
    7f54:	bf18      	it	ne
    7f56:	2001      	movne	r0, #1
    7f58:	4d09      	ldr	r5, [pc, #36]	; (7f80 <_spi_m_async_enable_rx+0x3c>)
    7f5a:	47a8      	blx	r5
	ASSERT(hw);
    7f5c:	f640 4213 	movw	r2, #3091	; 0xc13
    7f60:	4631      	mov	r1, r6
    7f62:	1c20      	adds	r0, r4, #0
    7f64:	bf18      	it	ne
    7f66:	2001      	movne	r0, #1
    7f68:	47a8      	blx	r5
	if (state) {
    7f6a:	b91f      	cbnz	r7, 7f74 <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    7f6c:	2304      	movs	r3, #4
    7f6e:	7523      	strb	r3, [r4, #20]
}
    7f70:	2000      	movs	r0, #0
    7f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    7f74:	2304      	movs	r3, #4
    7f76:	75a3      	strb	r3, [r4, #22]
    7f78:	e7fa      	b.n	7f70 <_spi_m_async_enable_rx+0x2c>
    7f7a:	bf00      	nop
    7f7c:	0000e460 	.word	0x0000e460
    7f80:	00005f69 	.word	0x00005f69

00007f84 <_spi_m_async_enable_tx_complete>:
{
    7f84:	b538      	push	{r3, r4, r5, lr}
    7f86:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7f88:	4604      	mov	r4, r0
    7f8a:	b170      	cbz	r0, 7faa <_spi_m_async_enable_tx_complete+0x26>
    7f8c:	6800      	ldr	r0, [r0, #0]
    7f8e:	3000      	adds	r0, #0
    7f90:	bf18      	it	ne
    7f92:	2001      	movne	r0, #1
    7f94:	f640 4225 	movw	r2, #3109	; 0xc25
    7f98:	4907      	ldr	r1, [pc, #28]	; (7fb8 <_spi_m_async_enable_tx_complete+0x34>)
    7f9a:	4b08      	ldr	r3, [pc, #32]	; (7fbc <_spi_m_async_enable_tx_complete+0x38>)
    7f9c:	4798      	blx	r3
	if (state) {
    7f9e:	b935      	cbnz	r5, 7fae <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    7fa0:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    7fa2:	2202      	movs	r2, #2
    7fa4:	751a      	strb	r2, [r3, #20]
}
    7fa6:	2000      	movs	r0, #0
    7fa8:	bd38      	pop	{r3, r4, r5, pc}
    7faa:	2000      	movs	r0, #0
    7fac:	e7f2      	b.n	7f94 <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    7fae:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    7fb0:	2202      	movs	r2, #2
    7fb2:	759a      	strb	r2, [r3, #22]
    7fb4:	e7f7      	b.n	7fa6 <_spi_m_async_enable_tx_complete+0x22>
    7fb6:	bf00      	nop
    7fb8:	0000e460 	.word	0x0000e460
    7fbc:	00005f69 	.word	0x00005f69

00007fc0 <_spi_m_async_write_one>:
{
    7fc0:	b538      	push	{r3, r4, r5, lr}
    7fc2:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7fc4:	4604      	mov	r4, r0
    7fc6:	b160      	cbz	r0, 7fe2 <_spi_m_async_write_one+0x22>
    7fc8:	6800      	ldr	r0, [r0, #0]
    7fca:	3000      	adds	r0, #0
    7fcc:	bf18      	it	ne
    7fce:	2001      	movne	r0, #1
    7fd0:	f640 4237 	movw	r2, #3127	; 0xc37
    7fd4:	4904      	ldr	r1, [pc, #16]	; (7fe8 <_spi_m_async_write_one+0x28>)
    7fd6:	4b05      	ldr	r3, [pc, #20]	; (7fec <_spi_m_async_write_one+0x2c>)
    7fd8:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    7fda:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    7fdc:	629d      	str	r5, [r3, #40]	; 0x28
}
    7fde:	2000      	movs	r0, #0
    7fe0:	bd38      	pop	{r3, r4, r5, pc}
    7fe2:	2000      	movs	r0, #0
    7fe4:	e7f4      	b.n	7fd0 <_spi_m_async_write_one+0x10>
    7fe6:	bf00      	nop
    7fe8:	0000e460 	.word	0x0000e460
    7fec:	00005f69 	.word	0x00005f69

00007ff0 <_spi_m_async_read_one>:
{
    7ff0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    7ff2:	4604      	mov	r4, r0
    7ff4:	b160      	cbz	r0, 8010 <_spi_m_async_read_one+0x20>
    7ff6:	6800      	ldr	r0, [r0, #0]
    7ff8:	3000      	adds	r0, #0
    7ffa:	bf18      	it	ne
    7ffc:	2001      	movne	r0, #1
    7ffe:	f640 4252 	movw	r2, #3154	; 0xc52
    8002:	4904      	ldr	r1, [pc, #16]	; (8014 <_spi_m_async_read_one+0x24>)
    8004:	4b04      	ldr	r3, [pc, #16]	; (8018 <_spi_m_async_read_one+0x28>)
    8006:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    8008:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    800a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    800c:	b280      	uxth	r0, r0
    800e:	bd10      	pop	{r4, pc}
    8010:	2000      	movs	r0, #0
    8012:	e7f4      	b.n	7ffe <_spi_m_async_read_one+0xe>
    8014:	0000e460 	.word	0x0000e460
    8018:	00005f69 	.word	0x00005f69

0000801c <_spi_m_async_register_callback>:
{
    801c:	b570      	push	{r4, r5, r6, lr}
    801e:	460d      	mov	r5, r1
    8020:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    8022:	4604      	mov	r4, r0
    8024:	b168      	cbz	r0, 8042 <_spi_m_async_register_callback+0x26>
    8026:	2903      	cmp	r1, #3
    8028:	bf8c      	ite	hi
    802a:	2000      	movhi	r0, #0
    802c:	2001      	movls	r0, #1
    802e:	f640 426b 	movw	r2, #3179	; 0xc6b
    8032:	4905      	ldr	r1, [pc, #20]	; (8048 <_spi_m_async_register_callback+0x2c>)
    8034:	4b05      	ldr	r3, [pc, #20]	; (804c <_spi_m_async_register_callback+0x30>)
    8036:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    8038:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    803c:	60a6      	str	r6, [r4, #8]
}
    803e:	2000      	movs	r0, #0
    8040:	bd70      	pop	{r4, r5, r6, pc}
    8042:	2000      	movs	r0, #0
    8044:	e7f3      	b.n	802e <_spi_m_async_register_callback+0x12>
    8046:	bf00      	nop
    8048:	0000e460 	.word	0x0000e460
    804c:	00005f69 	.word	0x00005f69

00008050 <_spi_m_async_set_irq_state>:
{
    8050:	b570      	push	{r4, r5, r6, lr}
    8052:	460c      	mov	r4, r1
    8054:	4615      	mov	r5, r2
	ASSERT(device);
    8056:	4606      	mov	r6, r0
    8058:	f640 42ac 	movw	r2, #3244	; 0xcac
    805c:	4908      	ldr	r1, [pc, #32]	; (8080 <_spi_m_async_set_irq_state+0x30>)
    805e:	3000      	adds	r0, #0
    8060:	bf18      	it	ne
    8062:	2001      	movne	r0, #1
    8064:	4b07      	ldr	r3, [pc, #28]	; (8084 <_spi_m_async_set_irq_state+0x34>)
    8066:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    8068:	2c03      	cmp	r4, #3
    806a:	d000      	beq.n	806e <_spi_m_async_set_irq_state+0x1e>
    806c:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    806e:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    8070:	b115      	cbz	r5, 8078 <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    8072:	2280      	movs	r2, #128	; 0x80
    8074:	759a      	strb	r2, [r3, #22]
}
    8076:	e7f9      	b.n	806c <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    8078:	2280      	movs	r2, #128	; 0x80
    807a:	751a      	strb	r2, [r3, #20]
    807c:	bd70      	pop	{r4, r5, r6, pc}
    807e:	bf00      	nop
    8080:	0000e460 	.word	0x0000e460
    8084:	00005f69 	.word	0x00005f69

00008088 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    8088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    808c:	4605      	mov	r5, r0
    808e:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    8090:	4608      	mov	r0, r1
    8092:	4b52      	ldr	r3, [pc, #328]	; (81dc <_spi_m_dma_init+0x154>)
    8094:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    8096:	2803      	cmp	r0, #3
    8098:	d00c      	beq.n	80b4 <_spi_m_dma_init+0x2c>
    809a:	2807      	cmp	r0, #7
    809c:	bf08      	it	eq
    809e:	2301      	moveq	r3, #1
    80a0:	d009      	beq.n	80b6 <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    80a2:	2d00      	cmp	r5, #0
    80a4:	f000 8086 	beq.w	81b4 <_spi_m_dma_init+0x12c>
    80a8:	2c00      	cmp	r4, #0
    80aa:	f040 808d 	bne.w	81c8 <_spi_m_dma_init+0x140>
	return NULL;
    80ae:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    80b0:	2000      	movs	r0, #0
    80b2:	e009      	b.n	80c8 <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    80b4:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    80b6:	4e4a      	ldr	r6, [pc, #296]	; (81e0 <_spi_m_dma_init+0x158>)
    80b8:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    80bc:	441e      	add	r6, r3
	ASSERT(dev && hw);
    80be:	2d00      	cmp	r5, #0
    80c0:	d0f6      	beq.n	80b0 <_spi_m_dma_init+0x28>
    80c2:	2001      	movs	r0, #1
    80c4:	2c00      	cmp	r4, #0
    80c6:	d0f3      	beq.n	80b0 <_spi_m_dma_init+0x28>
    80c8:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    80cc:	4945      	ldr	r1, [pc, #276]	; (81e4 <_spi_m_dma_init+0x15c>)
    80ce:	4b46      	ldr	r3, [pc, #280]	; (81e8 <_spi_m_dma_init+0x160>)
    80d0:	4798      	blx	r3

	if (regs == NULL) {
    80d2:	2e00      	cmp	r6, #0
    80d4:	d06a      	beq.n	81ac <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    80d6:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    80d8:	f013 0f01 	tst.w	r3, #1
    80dc:	d11d      	bne.n	811a <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    80de:	6833      	ldr	r3, [r6, #0]
    80e0:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    80e4:	69e3      	ldr	r3, [r4, #28]
    80e6:	f013 0f03 	tst.w	r3, #3
    80ea:	d1fb      	bne.n	80e4 <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    80ec:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    80ee:	f013 0f02 	tst.w	r3, #2
    80f2:	d00b      	beq.n	810c <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    80f4:	6823      	ldr	r3, [r4, #0]
    80f6:	f023 0302 	bic.w	r3, r3, #2
    80fa:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    80fc:	69e3      	ldr	r3, [r4, #28]
    80fe:	f013 0f03 	tst.w	r3, #3
    8102:	d1fb      	bne.n	80fc <_spi_m_dma_init+0x74>
    8104:	69e3      	ldr	r3, [r4, #28]
    8106:	f013 0f02 	tst.w	r3, #2
    810a:	d1fb      	bne.n	8104 <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    810c:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    8110:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    8112:	69e3      	ldr	r3, [r4, #28]
    8114:	f013 0f03 	tst.w	r3, #3
    8118:	d1fb      	bne.n	8112 <_spi_m_dma_init+0x8a>
    811a:	69e3      	ldr	r3, [r4, #28]
    811c:	f013 0f01 	tst.w	r3, #1
    8120:	d1fb      	bne.n	811a <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    8122:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    8124:	f44f 6217 	mov.w	r2, #2416	; 0x970
    8128:	492e      	ldr	r1, [pc, #184]	; (81e4 <_spi_m_dma_init+0x15c>)
    812a:	1c20      	adds	r0, r4, #0
    812c:	bf18      	it	ne
    812e:	2001      	movne	r0, #1
    8130:	4b2d      	ldr	r3, [pc, #180]	; (81e8 <_spi_m_dma_init+0x160>)
    8132:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    8134:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    8136:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    813a:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    813e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    8140:	69e3      	ldr	r3, [r4, #28]
    8142:	f013 0f03 	tst.w	r3, #3
    8146:	d1fb      	bne.n	8140 <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    8148:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    814a:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    814e:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    8152:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    8156:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    8158:	69e3      	ldr	r3, [r4, #28]
    815a:	f013 0f17 	tst.w	r3, #23
    815e:	d1fb      	bne.n	8158 <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    8160:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    8162:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    8164:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    8166:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    816a:	f105 0818 	add.w	r8, r5, #24
    816e:	4620      	mov	r0, r4
    8170:	4b1e      	ldr	r3, [pc, #120]	; (81ec <_spi_m_dma_init+0x164>)
    8172:	4798      	blx	r3
    8174:	4601      	mov	r1, r0
    8176:	4640      	mov	r0, r8
    8178:	4f1d      	ldr	r7, [pc, #116]	; (81f0 <_spi_m_dma_init+0x168>)
    817a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    817c:	69ab      	ldr	r3, [r5, #24]
    817e:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    8180:	69ab      	ldr	r3, [r5, #24]
    8182:	4a1c      	ldr	r2, [pc, #112]	; (81f4 <_spi_m_dma_init+0x16c>)
    8184:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    8186:	69ab      	ldr	r3, [r5, #24]
    8188:	4e1b      	ldr	r6, [pc, #108]	; (81f8 <_spi_m_dma_init+0x170>)
    818a:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    818c:	4620      	mov	r0, r4
    818e:	4b1b      	ldr	r3, [pc, #108]	; (81fc <_spi_m_dma_init+0x174>)
    8190:	4798      	blx	r3
    8192:	4601      	mov	r1, r0
    8194:	4640      	mov	r0, r8
    8196:	47b8      	blx	r7
	dev->resource->back                 = dev;
    8198:	69ab      	ldr	r3, [r5, #24]
    819a:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    819c:	69ab      	ldr	r3, [r5, #24]
    819e:	4a18      	ldr	r2, [pc, #96]	; (8200 <_spi_m_dma_init+0x178>)
    81a0:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    81a2:	69ab      	ldr	r3, [r5, #24]
    81a4:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    81a6:	2000      	movs	r0, #0
    81a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    81ac:	f06f 000c 	mvn.w	r0, #12
    81b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    81b4:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    81b8:	490a      	ldr	r1, [pc, #40]	; (81e4 <_spi_m_dma_init+0x15c>)
    81ba:	2000      	movs	r0, #0
    81bc:	4b0a      	ldr	r3, [pc, #40]	; (81e8 <_spi_m_dma_init+0x160>)
    81be:	4798      	blx	r3
		return ERR_INVALID_ARG;
    81c0:	f06f 000c 	mvn.w	r0, #12
    81c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    81c8:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    81cc:	4905      	ldr	r1, [pc, #20]	; (81e4 <_spi_m_dma_init+0x15c>)
    81ce:	2001      	movs	r0, #1
    81d0:	4b05      	ldr	r3, [pc, #20]	; (81e8 <_spi_m_dma_init+0x160>)
    81d2:	4798      	blx	r3
		return ERR_INVALID_ARG;
    81d4:	f06f 000c 	mvn.w	r0, #12
    81d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    81dc:	00006fa5 	.word	0x00006fa5
    81e0:	0000e43c 	.word	0x0000e43c
    81e4:	0000e460 	.word	0x0000e460
    81e8:	00005f69 	.word	0x00005f69
    81ec:	000071c5 	.word	0x000071c5
    81f0:	00006805 	.word	0x00006805
    81f4:	000071d9 	.word	0x000071d9
    81f8:	000071f1 	.word	0x000071f1
    81fc:	000071b1 	.word	0x000071b1
    8200:	000071e5 	.word	0x000071e5

00008204 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    8204:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    8206:	4604      	mov	r4, r0
    8208:	b160      	cbz	r0, 8224 <_spi_m_dma_enable+0x20>
    820a:	6800      	ldr	r0, [r0, #0]
    820c:	3000      	adds	r0, #0
    820e:	bf18      	it	ne
    8210:	2001      	movne	r0, #1
    8212:	f640 52c9 	movw	r2, #3529	; 0xdc9
    8216:	4904      	ldr	r1, [pc, #16]	; (8228 <_spi_m_dma_enable+0x24>)
    8218:	4b04      	ldr	r3, [pc, #16]	; (822c <_spi_m_dma_enable+0x28>)
    821a:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    821c:	6820      	ldr	r0, [r4, #0]
    821e:	4b04      	ldr	r3, [pc, #16]	; (8230 <_spi_m_dma_enable+0x2c>)
    8220:	4798      	blx	r3
}
    8222:	bd10      	pop	{r4, pc}
    8224:	2000      	movs	r0, #0
    8226:	e7f4      	b.n	8212 <_spi_m_dma_enable+0xe>
    8228:	0000e460 	.word	0x0000e460
    822c:	00005f69 	.word	0x00005f69
    8230:	000070cd 	.word	0x000070cd

00008234 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    8234:	b570      	push	{r4, r5, r6, lr}
    8236:	4605      	mov	r5, r0
    8238:	4614      	mov	r4, r2
	switch (type) {
    823a:	2901      	cmp	r1, #1
    823c:	d00e      	beq.n	825c <_spi_m_dma_register_callback+0x28>
    823e:	b111      	cbz	r1, 8246 <_spi_m_dma_register_callback+0x12>
    8240:	2902      	cmp	r1, #2
    8242:	d016      	beq.n	8272 <_spi_m_dma_register_callback+0x3e>
    8244:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    8246:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    8248:	6800      	ldr	r0, [r0, #0]
    824a:	4b13      	ldr	r3, [pc, #76]	; (8298 <_spi_m_dma_register_callback+0x64>)
    824c:	4798      	blx	r3
    824e:	1c22      	adds	r2, r4, #0
    8250:	bf18      	it	ne
    8252:	2201      	movne	r2, #1
    8254:	2100      	movs	r1, #0
    8256:	4b11      	ldr	r3, [pc, #68]	; (829c <_spi_m_dma_register_callback+0x68>)
    8258:	4798      	blx	r3
		break;
    825a:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    825c:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    825e:	6800      	ldr	r0, [r0, #0]
    8260:	4b0f      	ldr	r3, [pc, #60]	; (82a0 <_spi_m_dma_register_callback+0x6c>)
    8262:	4798      	blx	r3
    8264:	1c22      	adds	r2, r4, #0
    8266:	bf18      	it	ne
    8268:	2201      	movne	r2, #1
    826a:	2100      	movs	r1, #0
    826c:	4b0b      	ldr	r3, [pc, #44]	; (829c <_spi_m_dma_register_callback+0x68>)
    826e:	4798      	blx	r3
		break;
    8270:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    8272:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    8274:	6800      	ldr	r0, [r0, #0]
    8276:	4b0a      	ldr	r3, [pc, #40]	; (82a0 <_spi_m_dma_register_callback+0x6c>)
    8278:	4798      	blx	r3
    827a:	3400      	adds	r4, #0
    827c:	bf18      	it	ne
    827e:	2401      	movne	r4, #1
    8280:	4622      	mov	r2, r4
    8282:	2101      	movs	r1, #1
    8284:	4e05      	ldr	r6, [pc, #20]	; (829c <_spi_m_dma_register_callback+0x68>)
    8286:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    8288:	6828      	ldr	r0, [r5, #0]
    828a:	4b03      	ldr	r3, [pc, #12]	; (8298 <_spi_m_dma_register_callback+0x64>)
    828c:	4798      	blx	r3
    828e:	4622      	mov	r2, r4
    8290:	2101      	movs	r1, #1
    8292:	47b0      	blx	r6
    8294:	bd70      	pop	{r4, r5, r6, pc}
    8296:	bf00      	nop
    8298:	000071b1 	.word	0x000071b1
    829c:	000066dd 	.word	0x000066dd
    82a0:	000071c5 	.word	0x000071c5

000082a4 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    82a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    82a8:	4605      	mov	r5, r0
    82aa:	4689      	mov	r9, r1
    82ac:	4617      	mov	r7, r2
    82ae:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    82b0:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    82b4:	4658      	mov	r0, fp
    82b6:	4b46      	ldr	r3, [pc, #280]	; (83d0 <_spi_m_dma_transfer+0x12c>)
    82b8:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    82ba:	2803      	cmp	r0, #3
    82bc:	d053      	beq.n	8366 <_spi_m_dma_transfer+0xc2>
    82be:	2807      	cmp	r0, #7
    82c0:	bf08      	it	eq
    82c2:	2201      	moveq	r2, #1
    82c4:	d050      	beq.n	8368 <_spi_m_dma_transfer+0xc4>
	return NULL;
    82c6:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    82ca:	4658      	mov	r0, fp
    82cc:	4b41      	ldr	r3, [pc, #260]	; (83d4 <_spi_m_dma_transfer+0x130>)
    82ce:	4798      	blx	r3
    82d0:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    82d2:	4658      	mov	r0, fp
    82d4:	4b40      	ldr	r3, [pc, #256]	; (83d8 <_spi_m_dma_transfer+0x134>)
    82d6:	4798      	blx	r3
    82d8:	4604      	mov	r4, r0

	if (rxbuf) {
    82da:	2f00      	cmp	r7, #0
    82dc:	d04b      	beq.n	8376 <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    82de:	2d00      	cmp	r5, #0
    82e0:	d047      	beq.n	8372 <_spi_m_dma_transfer+0xce>
    82e2:	f11b 0000 	adds.w	r0, fp, #0
    82e6:	bf18      	it	ne
    82e8:	2001      	movne	r0, #1
    82ea:	f640 5213 	movw	r2, #3347	; 0xd13
    82ee:	493b      	ldr	r1, [pc, #236]	; (83dc <_spi_m_dma_transfer+0x138>)
    82f0:	4b3b      	ldr	r3, [pc, #236]	; (83e0 <_spi_m_dma_transfer+0x13c>)
    82f2:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    82f4:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    82f6:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    82f8:	f013 0f04 	tst.w	r3, #4
    82fc:	d107      	bne.n	830e <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    82fe:	6853      	ldr	r3, [r2, #4]
    8300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    8304:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    8306:	69d3      	ldr	r3, [r2, #28]
    8308:	f013 0f17 	tst.w	r3, #23
    830c:	d1fb      	bne.n	8306 <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    830e:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    8310:	3128      	adds	r1, #40	; 0x28
    8312:	4630      	mov	r0, r6
    8314:	4b33      	ldr	r3, [pc, #204]	; (83e4 <_spi_m_dma_transfer+0x140>)
    8316:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    8318:	4639      	mov	r1, r7
    831a:	4630      	mov	r0, r6
    831c:	4b32      	ldr	r3, [pc, #200]	; (83e8 <_spi_m_dma_transfer+0x144>)
    831e:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    8320:	4641      	mov	r1, r8
    8322:	4630      	mov	r0, r6
    8324:	4b31      	ldr	r3, [pc, #196]	; (83ec <_spi_m_dma_transfer+0x148>)
    8326:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    8328:	2100      	movs	r1, #0
    832a:	4630      	mov	r0, r6
    832c:	4b30      	ldr	r3, [pc, #192]	; (83f0 <_spi_m_dma_transfer+0x14c>)
    832e:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    8330:	f1b9 0f00 	cmp.w	r9, #0
    8334:	d039      	beq.n	83aa <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    8336:	4649      	mov	r1, r9
    8338:	4620      	mov	r0, r4
    833a:	4b2a      	ldr	r3, [pc, #168]	; (83e4 <_spi_m_dma_transfer+0x140>)
    833c:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    833e:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    8340:	3128      	adds	r1, #40	; 0x28
    8342:	4620      	mov	r0, r4
    8344:	4b28      	ldr	r3, [pc, #160]	; (83e8 <_spi_m_dma_transfer+0x144>)
    8346:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    8348:	2101      	movs	r1, #1
    834a:	4620      	mov	r0, r4
    834c:	4b29      	ldr	r3, [pc, #164]	; (83f4 <_spi_m_dma_transfer+0x150>)
    834e:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    8350:	4641      	mov	r1, r8
    8352:	4620      	mov	r0, r4
    8354:	4b25      	ldr	r3, [pc, #148]	; (83ec <_spi_m_dma_transfer+0x148>)
    8356:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    8358:	2100      	movs	r1, #0
    835a:	4620      	mov	r0, r4
    835c:	4b24      	ldr	r3, [pc, #144]	; (83f0 <_spi_m_dma_transfer+0x14c>)
    835e:	4798      	blx	r3

	return ERR_NONE;
}
    8360:	2000      	movs	r0, #0
    8362:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    8366:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    8368:	4b23      	ldr	r3, [pc, #140]	; (83f8 <_spi_m_dma_transfer+0x154>)
    836a:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    836e:	4492      	add	sl, r2
    8370:	e7ab      	b.n	82ca <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    8372:	2000      	movs	r0, #0
    8374:	e7b9      	b.n	82ea <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    8376:	b1b5      	cbz	r5, 83a6 <_spi_m_dma_transfer+0x102>
    8378:	f11b 0000 	adds.w	r0, fp, #0
    837c:	bf18      	it	ne
    837e:	2001      	movne	r0, #1
    8380:	f640 521a 	movw	r2, #3354	; 0xd1a
    8384:	4915      	ldr	r1, [pc, #84]	; (83dc <_spi_m_dma_transfer+0x138>)
    8386:	4b16      	ldr	r3, [pc, #88]	; (83e0 <_spi_m_dma_transfer+0x13c>)
    8388:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    838a:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    838c:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    838e:	f013 0f04 	tst.w	r3, #4
    8392:	d1cd      	bne.n	8330 <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    8394:	6853      	ldr	r3, [r2, #4]
    8396:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    839a:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    839c:	69d3      	ldr	r3, [r2, #28]
    839e:	f013 0f17 	tst.w	r3, #23
    83a2:	d1fb      	bne.n	839c <_spi_m_dma_transfer+0xf8>
    83a4:	e7c4      	b.n	8330 <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    83a6:	2000      	movs	r0, #0
    83a8:	e7ea      	b.n	8380 <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    83aa:	f10a 010e 	add.w	r1, sl, #14
    83ae:	4620      	mov	r0, r4
    83b0:	4b0c      	ldr	r3, [pc, #48]	; (83e4 <_spi_m_dma_transfer+0x140>)
    83b2:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    83b4:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    83b6:	3128      	adds	r1, #40	; 0x28
    83b8:	4620      	mov	r0, r4
    83ba:	4b0b      	ldr	r3, [pc, #44]	; (83e8 <_spi_m_dma_transfer+0x144>)
    83bc:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    83be:	2100      	movs	r1, #0
    83c0:	4620      	mov	r0, r4
    83c2:	4b0c      	ldr	r3, [pc, #48]	; (83f4 <_spi_m_dma_transfer+0x150>)
    83c4:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    83c6:	4641      	mov	r1, r8
    83c8:	4620      	mov	r0, r4
    83ca:	4b08      	ldr	r3, [pc, #32]	; (83ec <_spi_m_dma_transfer+0x148>)
    83cc:	4798      	blx	r3
    83ce:	e7c3      	b.n	8358 <_spi_m_dma_transfer+0xb4>
    83d0:	00006fa5 	.word	0x00006fa5
    83d4:	000071c5 	.word	0x000071c5
    83d8:	000071b1 	.word	0x000071b1
    83dc:	0000e460 	.word	0x0000e460
    83e0:	00005f69 	.word	0x00005f69
    83e4:	00006741 	.word	0x00006741
    83e8:	00006731 	.word	0x00006731
    83ec:	0000676d 	.word	0x0000676d
    83f0:	000067c5 	.word	0x000067c5
    83f4:	00006751 	.word	0x00006751
    83f8:	0000e43c 	.word	0x0000e43c

000083fc <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    83fc:	4b03      	ldr	r3, [pc, #12]	; (840c <_delay_init+0x10>)
    83fe:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    8402:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    8404:	2205      	movs	r2, #5
    8406:	601a      	str	r2, [r3, #0]
    8408:	4770      	bx	lr
    840a:	bf00      	nop
    840c:	e000e010 	.word	0xe000e010

00008410 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    8410:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    8412:	b303      	cbz	r3, 8456 <_delay_cycles+0x46>
{
    8414:	b430      	push	{r4, r5}
    8416:	1e5d      	subs	r5, r3, #1
    8418:	b2ed      	uxtb	r5, r5
	while (n--) {
    841a:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    841c:	4a12      	ldr	r2, [pc, #72]	; (8468 <_delay_cycles+0x58>)
    841e:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    8422:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    8424:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    8426:	6813      	ldr	r3, [r2, #0]
    8428:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    842c:	d0fb      	beq.n	8426 <_delay_cycles+0x16>
	while (n--) {
    842e:	3801      	subs	r0, #1
    8430:	b2c0      	uxtb	r0, r0
    8432:	28ff      	cmp	r0, #255	; 0xff
    8434:	d1f5      	bne.n	8422 <_delay_cycles+0x12>
    8436:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    843a:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    843e:	3101      	adds	r1, #1
    8440:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    8442:	4b09      	ldr	r3, [pc, #36]	; (8468 <_delay_cycles+0x58>)
    8444:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    8446:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    8448:	461a      	mov	r2, r3
    844a:	6813      	ldr	r3, [r2, #0]
    844c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8450:	d0fb      	beq.n	844a <_delay_cycles+0x3a>
		;
}
    8452:	bc30      	pop	{r4, r5}
    8454:	4770      	bx	lr
	SysTick->LOAD = buf;
    8456:	4b04      	ldr	r3, [pc, #16]	; (8468 <_delay_cycles+0x58>)
    8458:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    845a:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    845c:	461a      	mov	r2, r3
    845e:	6813      	ldr	r3, [r2, #0]
    8460:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8464:	d0fb      	beq.n	845e <_delay_cycles+0x4e>
    8466:	4770      	bx	lr
    8468:	e000e010 	.word	0xe000e010

0000846c <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    846c:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    846e:	6813      	ldr	r3, [r2, #0]
    8470:	f043 0302 	orr.w	r3, r3, #2
    8474:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8476:	6913      	ldr	r3, [r2, #16]
    8478:	f013 0f03 	tst.w	r3, #3
    847c:	d1fb      	bne.n	8476 <_tc_timer_start+0xa>
}
    847e:	4770      	bx	lr

00008480 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    8480:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    8482:	6813      	ldr	r3, [r2, #0]
    8484:	f023 0302 	bic.w	r3, r3, #2
    8488:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    848a:	6913      	ldr	r3, [r2, #16]
    848c:	f013 0f03 	tst.w	r3, #3
    8490:	d1fb      	bne.n	848a <_tc_timer_stop+0xa>
}
    8492:	4770      	bx	lr

00008494 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    8494:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    8496:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    8498:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    849c:	2a02      	cmp	r2, #2
    849e:	d00a      	beq.n	84b6 <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    84a0:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    84a2:	f012 0f0c 	tst.w	r2, #12
    84a6:	d10c      	bne.n	84c2 <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    84a8:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    84aa:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84ac:	691a      	ldr	r2, [r3, #16]
    84ae:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    84b2:	d1fb      	bne.n	84ac <_tc_timer_set_period+0x18>
    84b4:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    84b6:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84b8:	691a      	ldr	r2, [r3, #16]
    84ba:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    84be:	d1fb      	bne.n	84b8 <_tc_timer_set_period+0x24>
    84c0:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    84c2:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    84c4:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    84c8:	2a01      	cmp	r2, #1
    84ca:	d000      	beq.n	84ce <_tc_timer_set_period+0x3a>
    84cc:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    84ce:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    84d0:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84d2:	691a      	ldr	r2, [r3, #16]
    84d4:	f012 0f20 	tst.w	r2, #32
    84d8:	d1fb      	bne.n	84d2 <_tc_timer_set_period+0x3e>
    84da:	e7f7      	b.n	84cc <_tc_timer_set_period+0x38>

000084dc <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    84dc:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    84de:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    84e0:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    84e4:	2a02      	cmp	r2, #2
    84e6:	d00a      	beq.n	84fe <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    84e8:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    84ea:	f012 0f0c 	tst.w	r2, #12
    84ee:	d10c      	bne.n	850a <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84f0:	691a      	ldr	r2, [r3, #16]
    84f2:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    84f6:	d1fb      	bne.n	84f0 <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    84f8:	8b98      	ldrh	r0, [r3, #28]
    84fa:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    84fc:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    84fe:	691a      	ldr	r2, [r3, #16]
    8500:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    8504:	d1fb      	bne.n	84fe <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    8506:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    8508:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    850a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    850c:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    8510:	2a01      	cmp	r2, #1
    8512:	d001      	beq.n	8518 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    8514:	2000      	movs	r0, #0
}
    8516:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8518:	691a      	ldr	r2, [r3, #16]
    851a:	f012 0f20 	tst.w	r2, #32
    851e:	d1fb      	bne.n	8518 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    8520:	7ed8      	ldrb	r0, [r3, #27]
    8522:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    8524:	4770      	bx	lr

00008526 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    8526:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8528:	6913      	ldr	r3, [r2, #16]
    852a:	f013 0f03 	tst.w	r3, #3
    852e:	d1fb      	bne.n	8528 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    8530:	6810      	ldr	r0, [r2, #0]
}
    8532:	f3c0 0040 	ubfx	r0, r0, #1, #1
    8536:	4770      	bx	lr

00008538 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    8538:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    853a:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    853c:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    853e:	f012 0f01 	tst.w	r2, #1
    8542:	d100      	bne.n	8546 <tc_interrupt_handler+0xe>
    8544:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    8546:	2201      	movs	r2, #1
    8548:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    854a:	6803      	ldr	r3, [r0, #0]
    854c:	4798      	blx	r3
	}
}
    854e:	e7f9      	b.n	8544 <tc_interrupt_handler+0xc>

00008550 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    8550:	b570      	push	{r4, r5, r6, lr}
    8552:	b088      	sub	sp, #32
    8554:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    8556:	466c      	mov	r4, sp
    8558:	4d19      	ldr	r5, [pc, #100]	; (85c0 <get_tc_index+0x70>)
    855a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    855c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    855e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    8562:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    8566:	9b00      	ldr	r3, [sp, #0]
    8568:	42b3      	cmp	r3, r6
    856a:	d00c      	beq.n	8586 <get_tc_index+0x36>
    856c:	4630      	mov	r0, r6
    856e:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    8570:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    8572:	f852 1b04 	ldr.w	r1, [r2], #4
    8576:	4281      	cmp	r1, r0
    8578:	d006      	beq.n	8588 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    857a:	3301      	adds	r3, #1
    857c:	2b08      	cmp	r3, #8
    857e:	d1f8      	bne.n	8572 <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    8580:	2000      	movs	r0, #0
			return i;
    8582:	b240      	sxtb	r0, r0
    8584:	e013      	b.n	85ae <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    8586:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    8588:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    858c:	d015      	beq.n	85ba <get_tc_index+0x6a>
    858e:	2b01      	cmp	r3, #1
    8590:	d00f      	beq.n	85b2 <get_tc_index+0x62>
    8592:	2b02      	cmp	r3, #2
    8594:	d00f      	beq.n	85b6 <get_tc_index+0x66>
    8596:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    8598:	bf08      	it	eq
    859a:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    859c:	d0f1      	beq.n	8582 <get_tc_index+0x32>
	ASSERT(false);
    859e:	f240 1267 	movw	r2, #359	; 0x167
    85a2:	4908      	ldr	r1, [pc, #32]	; (85c4 <get_tc_index+0x74>)
    85a4:	2000      	movs	r0, #0
    85a6:	4b08      	ldr	r3, [pc, #32]	; (85c8 <get_tc_index+0x78>)
    85a8:	4798      	blx	r3
	return -1;
    85aa:	f04f 30ff 	mov.w	r0, #4294967295
}
    85ae:	b008      	add	sp, #32
    85b0:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    85b2:	2001      	movs	r0, #1
    85b4:	e7e5      	b.n	8582 <get_tc_index+0x32>
    85b6:	2002      	movs	r0, #2
    85b8:	e7e3      	b.n	8582 <get_tc_index+0x32>
    85ba:	2000      	movs	r0, #0
    85bc:	e7e1      	b.n	8582 <get_tc_index+0x32>
    85be:	bf00      	nop
    85c0:	0000e47c 	.word	0x0000e47c
    85c4:	0000e4ec 	.word	0x0000e4ec
    85c8:	00005f69 	.word	0x00005f69

000085cc <_tc_timer_init>:
{
    85cc:	b570      	push	{r4, r5, r6, lr}
    85ce:	4606      	mov	r6, r0
    85d0:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    85d2:	4608      	mov	r0, r1
    85d4:	4b71      	ldr	r3, [pc, #452]	; (879c <_tc_timer_init+0x1d0>)
    85d6:	4798      	blx	r3
    85d8:	4605      	mov	r5, r0
	device->hw = hw;
    85da:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    85dc:	22a0      	movs	r2, #160	; 0xa0
    85de:	4970      	ldr	r1, [pc, #448]	; (87a0 <_tc_timer_init+0x1d4>)
    85e0:	2001      	movs	r0, #1
    85e2:	4b70      	ldr	r3, [pc, #448]	; (87a4 <_tc_timer_init+0x1d8>)
    85e4:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    85e6:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    85e8:	f013 0f01 	tst.w	r3, #1
    85ec:	d119      	bne.n	8622 <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    85ee:	6923      	ldr	r3, [r4, #16]
    85f0:	f013 0f03 	tst.w	r3, #3
    85f4:	d1fb      	bne.n	85ee <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    85f6:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    85f8:	f013 0f02 	tst.w	r3, #2
    85fc:	d00b      	beq.n	8616 <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    85fe:	6823      	ldr	r3, [r4, #0]
    8600:	f023 0302 	bic.w	r3, r3, #2
    8604:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8606:	6923      	ldr	r3, [r4, #16]
    8608:	f013 0f03 	tst.w	r3, #3
    860c:	d1fb      	bne.n	8606 <_tc_timer_init+0x3a>
    860e:	6923      	ldr	r3, [r4, #16]
    8610:	f013 0f02 	tst.w	r3, #2
    8614:	d1fb      	bne.n	860e <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    8616:	2301      	movs	r3, #1
    8618:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    861a:	6923      	ldr	r3, [r4, #16]
    861c:	f013 0f03 	tst.w	r3, #3
    8620:	d1fb      	bne.n	861a <_tc_timer_init+0x4e>
    8622:	6923      	ldr	r3, [r4, #16]
    8624:	f013 0f01 	tst.w	r3, #1
    8628:	d1fb      	bne.n	8622 <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    862a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    862e:	4a5e      	ldr	r2, [pc, #376]	; (87a8 <_tc_timer_init+0x1dc>)
    8630:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8634:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    8636:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8638:	6923      	ldr	r3, [r4, #16]
    863a:	f013 0f03 	tst.w	r3, #3
    863e:	d1fb      	bne.n	8638 <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    8640:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8644:	4958      	ldr	r1, [pc, #352]	; (87a8 <_tc_timer_init+0x1dc>)
    8646:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    864a:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    864e:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    8650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    8652:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    8654:	2301      	movs	r3, #1
    8656:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    8658:	f002 020c 	and.w	r2, r2, #12
    865c:	2a08      	cmp	r2, #8
    865e:	d056      	beq.n	870e <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    8660:	2a00      	cmp	r2, #0
    8662:	d16b      	bne.n	873c <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    8664:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8668:	4a4f      	ldr	r2, [pc, #316]	; (87a8 <_tc_timer_init+0x1dc>)
    866a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    866e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    8670:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8672:	6923      	ldr	r3, [r4, #16]
    8674:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    8678:	d1fb      	bne.n	8672 <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    867a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    867e:	4a4a      	ldr	r2, [pc, #296]	; (87a8 <_tc_timer_init+0x1dc>)
    8680:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8684:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    8686:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8688:	6923      	ldr	r3, [r4, #16]
    868a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    868e:	d1fb      	bne.n	8688 <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    8690:	2301      	movs	r3, #1
    8692:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    8694:	4b45      	ldr	r3, [pc, #276]	; (87ac <_tc_timer_init+0x1e0>)
    8696:	429c      	cmp	r4, r3
    8698:	d077      	beq.n	878a <_tc_timer_init+0x1be>
	if (hw == TC1) {
    869a:	4b45      	ldr	r3, [pc, #276]	; (87b0 <_tc_timer_init+0x1e4>)
    869c:	429c      	cmp	r4, r3
    869e:	d077      	beq.n	8790 <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    86a0:	4b44      	ldr	r3, [pc, #272]	; (87b4 <_tc_timer_init+0x1e8>)
    86a2:	429c      	cmp	r4, r3
    86a4:	d077      	beq.n	8796 <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    86a6:	4b44      	ldr	r3, [pc, #272]	; (87b8 <_tc_timer_init+0x1ec>)
    86a8:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    86aa:	bf04      	itt	eq
    86ac:	4b43      	ldreq	r3, [pc, #268]	; (87bc <_tc_timer_init+0x1f0>)
    86ae:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    86b0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    86b4:	4a3c      	ldr	r2, [pc, #240]	; (87a8 <_tc_timer_init+0x1dc>)
    86b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    86ba:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    86be:	2b00      	cmp	r3, #0
    86c0:	db23      	blt.n	870a <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    86c2:	095a      	lsrs	r2, r3, #5
    86c4:	f003 031f 	and.w	r3, r3, #31
    86c8:	2101      	movs	r1, #1
    86ca:	fa01 f303 	lsl.w	r3, r1, r3
    86ce:	3220      	adds	r2, #32
    86d0:	493b      	ldr	r1, [pc, #236]	; (87c0 <_tc_timer_init+0x1f4>)
    86d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    86d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    86da:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    86de:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    86e2:	4b31      	ldr	r3, [pc, #196]	; (87a8 <_tc_timer_init+0x1dc>)
    86e4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    86e8:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    86ec:	2b00      	cmp	r3, #0
    86ee:	db0c      	blt.n	870a <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    86f0:	0959      	lsrs	r1, r3, #5
    86f2:	f003 031f 	and.w	r3, r3, #31
    86f6:	2201      	movs	r2, #1
    86f8:	fa02 f303 	lsl.w	r3, r2, r3
    86fc:	4a30      	ldr	r2, [pc, #192]	; (87c0 <_tc_timer_init+0x1f4>)
    86fe:	f101 0060 	add.w	r0, r1, #96	; 0x60
    8702:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8706:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    870a:	2000      	movs	r0, #0
    870c:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    870e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8712:	4a25      	ldr	r2, [pc, #148]	; (87a8 <_tc_timer_init+0x1dc>)
    8714:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    871a:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    871c:	6923      	ldr	r3, [r4, #16]
    871e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    8722:	d1fb      	bne.n	871c <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    8724:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8728:	4a1f      	ldr	r2, [pc, #124]	; (87a8 <_tc_timer_init+0x1dc>)
    872a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    872e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    8730:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8732:	6923      	ldr	r3, [r4, #16]
    8734:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    8738:	d1fb      	bne.n	8732 <_tc_timer_init+0x166>
    873a:	e7a9      	b.n	8690 <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    873c:	2a04      	cmp	r2, #4
    873e:	d1a7      	bne.n	8690 <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    8740:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8744:	4a18      	ldr	r2, [pc, #96]	; (87a8 <_tc_timer_init+0x1dc>)
    8746:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    874a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    874e:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8750:	6923      	ldr	r3, [r4, #16]
    8752:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    8756:	d1fb      	bne.n	8750 <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    8758:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    875c:	4a12      	ldr	r2, [pc, #72]	; (87a8 <_tc_timer_init+0x1dc>)
    875e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8762:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    8766:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8768:	6923      	ldr	r3, [r4, #16]
    876a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    876e:	d1fb      	bne.n	8768 <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    8770:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8774:	4a0c      	ldr	r2, [pc, #48]	; (87a8 <_tc_timer_init+0x1dc>)
    8776:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    877a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    877e:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8780:	6923      	ldr	r3, [r4, #16]
    8782:	f013 0f20 	tst.w	r3, #32
    8786:	d1fb      	bne.n	8780 <_tc_timer_init+0x1b4>
    8788:	e782      	b.n	8690 <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    878a:	4b0c      	ldr	r3, [pc, #48]	; (87bc <_tc_timer_init+0x1f0>)
    878c:	601e      	str	r6, [r3, #0]
    878e:	e78a      	b.n	86a6 <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    8790:	4b0a      	ldr	r3, [pc, #40]	; (87bc <_tc_timer_init+0x1f0>)
    8792:	605e      	str	r6, [r3, #4]
    8794:	e78c      	b.n	86b0 <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    8796:	4b09      	ldr	r3, [pc, #36]	; (87bc <_tc_timer_init+0x1f0>)
    8798:	609e      	str	r6, [r3, #8]
    879a:	e789      	b.n	86b0 <_tc_timer_init+0xe4>
    879c:	00008551 	.word	0x00008551
    87a0:	0000e4ec 	.word	0x0000e4ec
    87a4:	00005f69 	.word	0x00005f69
    87a8:	0000e47c 	.word	0x0000e47c
    87ac:	40003800 	.word	0x40003800
    87b0:	40003c00 	.word	0x40003c00
    87b4:	4101a000 	.word	0x4101a000
    87b8:	4101c000 	.word	0x4101c000
    87bc:	20000998 	.word	0x20000998
    87c0:	e000e100 	.word	0xe000e100

000087c4 <_tc_timer_deinit>:
{
    87c4:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    87c6:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    87c8:	4620      	mov	r0, r4
    87ca:	4b18      	ldr	r3, [pc, #96]	; (882c <_tc_timer_deinit+0x68>)
    87cc:	4798      	blx	r3
    87ce:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    87d0:	22cd      	movs	r2, #205	; 0xcd
    87d2:	4917      	ldr	r1, [pc, #92]	; (8830 <_tc_timer_deinit+0x6c>)
    87d4:	2001      	movs	r0, #1
    87d6:	4b17      	ldr	r3, [pc, #92]	; (8834 <_tc_timer_deinit+0x70>)
    87d8:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    87da:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    87de:	4b16      	ldr	r3, [pc, #88]	; (8838 <_tc_timer_deinit+0x74>)
    87e0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    87e4:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    87e8:	2b00      	cmp	r3, #0
    87ea:	db0d      	blt.n	8808 <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    87ec:	095a      	lsrs	r2, r3, #5
    87ee:	f003 031f 	and.w	r3, r3, #31
    87f2:	2101      	movs	r1, #1
    87f4:	fa01 f303 	lsl.w	r3, r1, r3
    87f8:	3220      	adds	r2, #32
    87fa:	4910      	ldr	r1, [pc, #64]	; (883c <_tc_timer_deinit+0x78>)
    87fc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    8800:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    8804:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    8808:	6823      	ldr	r3, [r4, #0]
    880a:	f023 0302 	bic.w	r3, r3, #2
    880e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8810:	6923      	ldr	r3, [r4, #16]
    8812:	f013 0f03 	tst.w	r3, #3
    8816:	d1fb      	bne.n	8810 <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    8818:	6823      	ldr	r3, [r4, #0]
    881a:	f043 0301 	orr.w	r3, r3, #1
    881e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    8820:	6923      	ldr	r3, [r4, #16]
    8822:	f013 0f01 	tst.w	r3, #1
    8826:	d1fb      	bne.n	8820 <_tc_timer_deinit+0x5c>
}
    8828:	bd38      	pop	{r3, r4, r5, pc}
    882a:	bf00      	nop
    882c:	00008551 	.word	0x00008551
    8830:	0000e4ec 	.word	0x0000e4ec
    8834:	00005f69 	.word	0x00005f69
    8838:	0000e47c 	.word	0x0000e47c
    883c:	e000e100 	.word	0xe000e100

00008840 <_tc_timer_set_irq>:
{
    8840:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    8842:	68c0      	ldr	r0, [r0, #12]
    8844:	4b09      	ldr	r3, [pc, #36]	; (886c <_tc_timer_set_irq+0x2c>)
    8846:	4798      	blx	r3
    8848:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    884a:	f44f 7291 	mov.w	r2, #290	; 0x122
    884e:	4908      	ldr	r1, [pc, #32]	; (8870 <_tc_timer_set_irq+0x30>)
    8850:	2001      	movs	r0, #1
    8852:	4b08      	ldr	r3, [pc, #32]	; (8874 <_tc_timer_set_irq+0x34>)
    8854:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    8856:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    885a:	4b07      	ldr	r3, [pc, #28]	; (8878 <_tc_timer_set_irq+0x38>)
    885c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    8860:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    8864:	4b05      	ldr	r3, [pc, #20]	; (887c <_tc_timer_set_irq+0x3c>)
    8866:	4798      	blx	r3
    8868:	bd10      	pop	{r4, pc}
    886a:	bf00      	nop
    886c:	00008551 	.word	0x00008551
    8870:	0000e4ec 	.word	0x0000e4ec
    8874:	00005f69 	.word	0x00005f69
    8878:	0000e47c 	.word	0x0000e47c
    887c:	000064fd 	.word	0x000064fd

00008880 <_tc_get_timer>:
}
    8880:	4800      	ldr	r0, [pc, #0]	; (8884 <_tc_get_timer+0x4>)
    8882:	4770      	bx	lr
    8884:	20000378 	.word	0x20000378

00008888 <TC0_Handler>:
{
    8888:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    888a:	4b02      	ldr	r3, [pc, #8]	; (8894 <TC0_Handler+0xc>)
    888c:	6818      	ldr	r0, [r3, #0]
    888e:	4b02      	ldr	r3, [pc, #8]	; (8898 <TC0_Handler+0x10>)
    8890:	4798      	blx	r3
    8892:	bd08      	pop	{r3, pc}
    8894:	20000998 	.word	0x20000998
    8898:	00008539 	.word	0x00008539

0000889c <TC1_Handler>:
{
    889c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    889e:	4b02      	ldr	r3, [pc, #8]	; (88a8 <TC1_Handler+0xc>)
    88a0:	6858      	ldr	r0, [r3, #4]
    88a2:	4b02      	ldr	r3, [pc, #8]	; (88ac <TC1_Handler+0x10>)
    88a4:	4798      	blx	r3
    88a6:	bd08      	pop	{r3, pc}
    88a8:	20000998 	.word	0x20000998
    88ac:	00008539 	.word	0x00008539

000088b0 <TC2_Handler>:
{
    88b0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    88b2:	4b02      	ldr	r3, [pc, #8]	; (88bc <TC2_Handler+0xc>)
    88b4:	6898      	ldr	r0, [r3, #8]
    88b6:	4b02      	ldr	r3, [pc, #8]	; (88c0 <TC2_Handler+0x10>)
    88b8:	4798      	blx	r3
    88ba:	bd08      	pop	{r3, pc}
    88bc:	20000998 	.word	0x20000998
    88c0:	00008539 	.word	0x00008539

000088c4 <TC3_Handler>:
{
    88c4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    88c6:	4b02      	ldr	r3, [pc, #8]	; (88d0 <TC3_Handler+0xc>)
    88c8:	68d8      	ldr	r0, [r3, #12]
    88ca:	4b02      	ldr	r3, [pc, #8]	; (88d4 <TC3_Handler+0x10>)
    88cc:	4798      	blx	r3
    88ce:	bd08      	pop	{r3, pc}
    88d0:	20000998 	.word	0x20000998
    88d4:	00008539 	.word	0x00008539

000088d8 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    88d8:	2000      	movs	r0, #0
    88da:	4770      	bx	lr

000088dc <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    88dc:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    88de:	7c83      	ldrb	r3, [r0, #18]
    88e0:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    88e4:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    88e6:	f002 0107 	and.w	r1, r2, #7
    88ea:	2901      	cmp	r1, #1
    88ec:	d00b      	beq.n	8906 <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    88ee:	015a      	lsls	r2, r3, #5
    88f0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    88f4:	2110      	movs	r1, #16
    88f6:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    88fa:	015b      	lsls	r3, r3, #5
    88fc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8900:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    8904:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    8906:	f012 0f40 	tst.w	r2, #64	; 0x40
    890a:	d00c      	beq.n	8926 <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    890c:	7cc2      	ldrb	r2, [r0, #19]
    890e:	f36f 1286 	bfc	r2, #6, #1
    8912:	74c2      	strb	r2, [r0, #19]
    8914:	015a      	lsls	r2, r3, #5
    8916:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    891a:	2180      	movs	r1, #128	; 0x80
    891c:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8920:	2140      	movs	r1, #64	; 0x40
    8922:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    8926:	7cc2      	ldrb	r2, [r0, #19]
    8928:	f36f 02c3 	bfc	r2, #3, #1
    892c:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    892e:	490a      	ldr	r1, [pc, #40]	; (8958 <_usb_d_dev_handle_setup+0x7c>)
    8930:	015a      	lsls	r2, r3, #5
    8932:	188c      	adds	r4, r1, r2
    8934:	2500      	movs	r5, #0
    8936:	72a5      	strb	r5, [r4, #10]
    8938:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    893a:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    893e:	246f      	movs	r4, #111	; 0x6f
    8940:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8944:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8948:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    894c:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    8950:	7c80      	ldrb	r0, [r0, #18]
    8952:	4798      	blx	r3
    8954:	bd38      	pop	{r3, r4, r5, pc}
    8956:	bf00      	nop
    8958:	200009a8 	.word	0x200009a8

0000895c <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    895c:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    895e:	2320      	movs	r3, #32
    8960:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    8964:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8966:	7c83      	ldrb	r3, [r0, #18]
    8968:	f003 030f 	and.w	r3, r3, #15
    896c:	015b      	lsls	r3, r3, #5
    896e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8972:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    8976:	4b04      	ldr	r3, [pc, #16]	; (8988 <_usb_d_dev_handle_stall+0x2c>)
    8978:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    897c:	6882      	ldr	r2, [r0, #8]
    897e:	2101      	movs	r1, #1
    8980:	7c80      	ldrb	r0, [r0, #18]
    8982:	4798      	blx	r3
    8984:	bd08      	pop	{r3, pc}
    8986:	bf00      	nop
    8988:	200009a8 	.word	0x200009a8

0000898c <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    898c:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    898e:	7c84      	ldrb	r4, [r0, #18]
    8990:	2cff      	cmp	r4, #255	; 0xff
    8992:	d003      	beq.n	899c <_usb_d_dev_trans_done+0x10>
    8994:	7cc3      	ldrb	r3, [r0, #19]
    8996:	f013 0f40 	tst.w	r3, #64	; 0x40
    899a:	d100      	bne.n	899e <_usb_d_dev_trans_done+0x12>
    899c:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    899e:	7cc2      	ldrb	r2, [r0, #19]
    89a0:	f36f 1286 	bfc	r2, #6, #1
    89a4:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    89a6:	4a03      	ldr	r2, [pc, #12]	; (89b4 <_usb_d_dev_trans_done+0x28>)
    89a8:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    89ac:	6882      	ldr	r2, [r0, #8]
    89ae:	4620      	mov	r0, r4
    89b0:	47a8      	blx	r5
    89b2:	e7f3      	b.n	899c <_usb_d_dev_trans_done+0x10>
    89b4:	200009a8 	.word	0x200009a8

000089b8 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    89b8:	b530      	push	{r4, r5, lr}
    89ba:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    89bc:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    89be:	2425      	movs	r4, #37	; 0x25
    89c0:	f88d 4004 	strb.w	r4, [sp, #4]
    89c4:	244a      	movs	r4, #74	; 0x4a
    89c6:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    89ca:	2bff      	cmp	r3, #255	; 0xff
    89cc:	d01e      	beq.n	8a0c <_usb_d_dev_trans_stop+0x54>
    89ce:	7cc4      	ldrb	r4, [r0, #19]
    89d0:	f014 0f40 	tst.w	r4, #64	; 0x40
    89d4:	d01a      	beq.n	8a0c <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    89d6:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    89da:	b1c9      	cbz	r1, 8a10 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    89dc:	0163      	lsls	r3, r4, #5
    89de:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    89e2:	2580      	movs	r5, #128	; 0x80
    89e4:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    89e8:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    89ea:	a902      	add	r1, sp, #8
    89ec:	440b      	add	r3, r1
    89ee:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    89f2:	0163      	lsls	r3, r4, #5
    89f4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    89f8:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    89fc:	0163      	lsls	r3, r4, #5
    89fe:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8a02:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    8a06:	4611      	mov	r1, r2
    8a08:	4b05      	ldr	r3, [pc, #20]	; (8a20 <_usb_d_dev_trans_stop+0x68>)
    8a0a:	4798      	blx	r3
}
    8a0c:	b003      	add	sp, #12
    8a0e:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8a10:	0163      	lsls	r3, r4, #5
    8a12:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8a16:	2540      	movs	r5, #64	; 0x40
    8a18:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    8a1c:	e7e4      	b.n	89e8 <_usb_d_dev_trans_stop+0x30>
    8a1e:	bf00      	nop
    8a20:	0000898d 	.word	0x0000898d

00008a24 <_usb_d_dev_handle_trfail>:
{
    8a24:	b530      	push	{r4, r5, lr}
    8a26:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    8a28:	7c83      	ldrb	r3, [r0, #18]
    8a2a:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    8a2e:	2204      	movs	r2, #4
    8a30:	f88d 2004 	strb.w	r2, [sp, #4]
    8a34:	2208      	movs	r2, #8
    8a36:	f88d 2005 	strb.w	r2, [sp, #5]
    8a3a:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    8a3c:	460c      	mov	r4, r1
    8a3e:	b391      	cbz	r1, 8aa6 <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8a40:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    8a44:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    8a48:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    8a4c:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    8a50:	4a32      	ldr	r2, [pc, #200]	; (8b1c <_usb_d_dev_handle_trfail+0xf8>)
    8a52:	440a      	add	r2, r1
    8a54:	7a91      	ldrb	r1, [r2, #10]
    8a56:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    8a58:	2d02      	cmp	r5, #2
    8a5a:	d02c      	beq.n	8ab6 <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    8a5c:	f011 0f02 	tst.w	r1, #2
    8a60:	d045      	beq.n	8aee <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8a62:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    8a64:	7a91      	ldrb	r1, [r2, #10]
    8a66:	f36f 0141 	bfc	r1, #1, #1
    8a6a:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8a6c:	aa02      	add	r2, sp, #8
    8a6e:	4422      	add	r2, r4
    8a70:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8a74:	015a      	lsls	r2, r3, #5
    8a76:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8a7a:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8a7e:	015b      	lsls	r3, r3, #5
    8a80:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8a84:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    8a88:	f005 0307 	and.w	r3, r5, #7
    8a8c:	2b01      	cmp	r3, #1
    8a8e:	d143      	bne.n	8b18 <_usb_d_dev_handle_trfail+0xf4>
    8a90:	7cc3      	ldrb	r3, [r0, #19]
    8a92:	f013 0f40 	tst.w	r3, #64	; 0x40
    8a96:	d03f      	beq.n	8b18 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    8a98:	09d9      	lsrs	r1, r3, #7
    8a9a:	428c      	cmp	r4, r1
    8a9c:	d03c      	beq.n	8b18 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    8a9e:	2200      	movs	r2, #0
    8aa0:	4b1f      	ldr	r3, [pc, #124]	; (8b20 <_usb_d_dev_handle_trfail+0xfc>)
    8aa2:	4798      	blx	r3
    8aa4:	e038      	b.n	8b18 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8aa6:	0159      	lsls	r1, r3, #5
    8aa8:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    8aac:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    8ab0:	f005 0507 	and.w	r5, r5, #7
    8ab4:	e7ca      	b.n	8a4c <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    8ab6:	f011 0f01 	tst.w	r1, #1
    8aba:	d0cf      	beq.n	8a5c <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    8abc:	7a91      	ldrb	r1, [r2, #10]
    8abe:	f36f 0100 	bfc	r1, #0, #1
    8ac2:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8ac4:	aa02      	add	r2, sp, #8
    8ac6:	4422      	add	r2, r4
    8ac8:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8acc:	015a      	lsls	r2, r3, #5
    8ace:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8ad2:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8ad6:	015b      	lsls	r3, r3, #5
    8ad8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8adc:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    8ae0:	2204      	movs	r2, #4
    8ae2:	1c21      	adds	r1, r4, #0
    8ae4:	bf18      	it	ne
    8ae6:	2101      	movne	r1, #1
    8ae8:	4b0d      	ldr	r3, [pc, #52]	; (8b20 <_usb_d_dev_handle_trfail+0xfc>)
    8aea:	4798      	blx	r3
    8aec:	e014      	b.n	8b18 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    8aee:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    8af2:	4a0a      	ldr	r2, [pc, #40]	; (8b1c <_usb_d_dev_handle_trfail+0xf8>)
    8af4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    8af8:	2100      	movs	r1, #0
    8afa:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8afc:	aa02      	add	r2, sp, #8
    8afe:	4414      	add	r4, r2
    8b00:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8b04:	015a      	lsls	r2, r3, #5
    8b06:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8b0a:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8b0e:	015b      	lsls	r3, r3, #5
    8b10:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8b14:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    8b18:	b003      	add	sp, #12
    8b1a:	bd30      	pop	{r4, r5, pc}
    8b1c:	200009a8 	.word	0x200009a8
    8b20:	000089b9 	.word	0x000089b9

00008b24 <_usb_d_dev_reset_epts>:
{
    8b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8b28:	4d0c      	ldr	r5, [pc, #48]	; (8b5c <_usb_d_dev_reset_epts+0x38>)
    8b2a:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    8b2e:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    8b32:	f04f 0803 	mov.w	r8, #3
    8b36:	4f0a      	ldr	r7, [pc, #40]	; (8b60 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    8b38:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    8b3a:	4641      	mov	r1, r8
    8b3c:	4620      	mov	r0, r4
    8b3e:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    8b40:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    8b42:	2300      	movs	r3, #0
    8b44:	74e3      	strb	r3, [r4, #19]
    8b46:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    8b48:	42ac      	cmp	r4, r5
    8b4a:	d1f6      	bne.n	8b3a <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    8b4c:	22c0      	movs	r2, #192	; 0xc0
    8b4e:	4619      	mov	r1, r3
    8b50:	4802      	ldr	r0, [pc, #8]	; (8b5c <_usb_d_dev_reset_epts+0x38>)
    8b52:	4b04      	ldr	r3, [pc, #16]	; (8b64 <_usb_d_dev_reset_epts+0x40>)
    8b54:	4798      	blx	r3
    8b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8b5a:	bf00      	nop
    8b5c:	200009a8 	.word	0x200009a8
    8b60:	0000898d 	.word	0x0000898d
    8b64:	0000c867 	.word	0x0000c867

00008b68 <_usb_d_dev_in_next>:
{
    8b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8b6c:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    8b6e:	7c84      	ldrb	r4, [r0, #18]
    8b70:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    8b74:	4688      	mov	r8, r1
    8b76:	2900      	cmp	r1, #0
    8b78:	f000 80a0 	beq.w	8cbc <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    8b7c:	4b58      	ldr	r3, [pc, #352]	; (8ce0 <_usb_d_dev_in_next+0x178>)
    8b7e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    8b82:	6958      	ldr	r0, [r3, #20]
    8b84:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8b88:	8a2b      	ldrh	r3, [r5, #16]
    8b8a:	f240 32ff 	movw	r2, #1023	; 0x3ff
    8b8e:	4293      	cmp	r3, r2
    8b90:	f000 808e 	beq.w	8cb0 <_usb_d_dev_in_next+0x148>
    8b94:	3b01      	subs	r3, #1
    8b96:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    8b98:	7cef      	ldrb	r7, [r5, #19]
    8b9a:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    8b9e:	f1b8 0f00 	cmp.w	r8, #0
    8ba2:	d005      	beq.n	8bb0 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8ba4:	0162      	lsls	r2, r4, #5
    8ba6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8baa:	2302      	movs	r3, #2
    8bac:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    8bb0:	68a9      	ldr	r1, [r5, #8]
    8bb2:	eb0e 0301 	add.w	r3, lr, r1
    8bb6:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    8bb8:	686e      	ldr	r6, [r5, #4]
    8bba:	42b3      	cmp	r3, r6
    8bbc:	d23f      	bcs.n	8c3e <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    8bbe:	1af6      	subs	r6, r6, r3
    8bc0:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    8bc2:	7cea      	ldrb	r2, [r5, #19]
    8bc4:	f012 0f20 	tst.w	r2, #32
    8bc8:	d02d      	beq.n	8c26 <_usb_d_dev_in_next+0xbe>
    8bca:	8a2a      	ldrh	r2, [r5, #16]
    8bcc:	4296      	cmp	r6, r2
    8bce:	bf28      	it	cs
    8bd0:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    8bd2:	6829      	ldr	r1, [r5, #0]
    8bd4:	4632      	mov	r2, r6
    8bd6:	4419      	add	r1, r3
    8bd8:	68e8      	ldr	r0, [r5, #12]
    8bda:	4b42      	ldr	r3, [pc, #264]	; (8ce4 <_usb_d_dev_in_next+0x17c>)
    8bdc:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    8bde:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    8be0:	4b3f      	ldr	r3, [pc, #252]	; (8ce0 <_usb_d_dev_in_next+0x178>)
    8be2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8be6:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    8be8:	4b3d      	ldr	r3, [pc, #244]	; (8ce0 <_usb_d_dev_in_next+0x178>)
    8bea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8bee:	695a      	ldr	r2, [r3, #20]
    8bf0:	f366 020d 	bfi	r2, r6, #0, #14
    8bf4:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    8bf6:	695a      	ldr	r2, [r3, #20]
    8bf8:	f36f 329b 	bfc	r2, #14, #14
    8bfc:	615a      	str	r2, [r3, #20]
	if (!isr) {
    8bfe:	f1b8 0f00 	cmp.w	r8, #0
    8c02:	d108      	bne.n	8c16 <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    8c04:	2f01      	cmp	r7, #1
    8c06:	bf0c      	ite	eq
    8c08:	224e      	moveq	r2, #78	; 0x4e
    8c0a:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8c0c:	0163      	lsls	r3, r4, #5
    8c0e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8c12:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8c16:	0164      	lsls	r4, r4, #5
    8c18:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    8c1c:	2380      	movs	r3, #128	; 0x80
    8c1e:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    8c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8c26:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    8c2a:	bf28      	it	cs
    8c2c:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    8c30:	6829      	ldr	r1, [r5, #0]
    8c32:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    8c34:	4a2a      	ldr	r2, [pc, #168]	; (8ce0 <_usb_d_dev_in_next+0x178>)
    8c36:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    8c3a:	6113      	str	r3, [r2, #16]
    8c3c:	e7d4      	b.n	8be8 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    8c3e:	7ceb      	ldrb	r3, [r5, #19]
    8c40:	f013 0f10 	tst.w	r3, #16
    8c44:	d00f      	beq.n	8c66 <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    8c46:	7ceb      	ldrb	r3, [r5, #19]
    8c48:	f36f 1304 	bfc	r3, #4, #1
    8c4c:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    8c4e:	4b24      	ldr	r3, [pc, #144]	; (8ce0 <_usb_d_dev_in_next+0x178>)
    8c50:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8c54:	695a      	ldr	r2, [r3, #20]
    8c56:	f36f 020d 	bfc	r2, #0, #14
    8c5a:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    8c5c:	695a      	ldr	r2, [r3, #20]
    8c5e:	f36f 329b 	bfc	r2, #14, #14
    8c62:	615a      	str	r2, [r3, #20]
    8c64:	e7cb      	b.n	8bfe <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    8c66:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8c68:	ea4f 1444 	mov.w	r4, r4, lsl #5
    8c6c:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    8c70:	bf0c      	ite	eq
    8c72:	234b      	moveq	r3, #75	; 0x4b
    8c74:	234a      	movne	r3, #74	; 0x4a
    8c76:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    8c7a:	8a2a      	ldrh	r2, [r5, #16]
    8c7c:	ea00 030e 	and.w	r3, r0, lr
    8c80:	429a      	cmp	r2, r3
    8c82:	d005      	beq.n	8c90 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    8c84:	2100      	movs	r1, #0
    8c86:	4628      	mov	r0, r5
    8c88:	4b17      	ldr	r3, [pc, #92]	; (8ce8 <_usb_d_dev_in_next+0x180>)
    8c8a:	4798      	blx	r3
	return;
    8c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    8c90:	7ceb      	ldrb	r3, [r5, #19]
    8c92:	f36f 1386 	bfc	r3, #6, #1
    8c96:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    8c98:	4b11      	ldr	r3, [pc, #68]	; (8ce0 <_usb_d_dev_in_next+0x178>)
    8c9a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    8c9e:	68a9      	ldr	r1, [r5, #8]
    8ca0:	7ca8      	ldrb	r0, [r5, #18]
    8ca2:	4798      	blx	r3
    8ca4:	b9d0      	cbnz	r0, 8cdc <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    8ca6:	7ceb      	ldrb	r3, [r5, #19]
    8ca8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8cac:	74eb      	strb	r3, [r5, #19]
    8cae:	e7e9      	b.n	8c84 <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    8cb0:	7cef      	ldrb	r7, [r5, #19]
    8cb2:	f007 0707 	and.w	r7, r7, #7
    8cb6:	f240 30ff 	movw	r0, #1023	; 0x3ff
    8cba:	e773      	b.n	8ba4 <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8cbc:	8a03      	ldrh	r3, [r0, #16]
    8cbe:	f240 32ff 	movw	r2, #1023	; 0x3ff
    8cc2:	4293      	cmp	r3, r2
    8cc4:	d107      	bne.n	8cd6 <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    8cc6:	7cef      	ldrb	r7, [r5, #19]
    8cc8:	f007 0707 	and.w	r7, r7, #7
    8ccc:	f04f 0e00 	mov.w	lr, #0
    8cd0:	f240 30ff 	movw	r0, #1023	; 0x3ff
    8cd4:	e76c      	b.n	8bb0 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8cd6:	f04f 0e00 	mov.w	lr, #0
    8cda:	e75b      	b.n	8b94 <_usb_d_dev_in_next+0x2c>
    8cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8ce0:	200009a8 	.word	0x200009a8
    8ce4:	0000c851 	.word	0x0000c851
    8ce8:	0000898d 	.word	0x0000898d

00008cec <_usb_d_dev_out_next>:
{
    8cec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8cf0:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    8cf2:	7c85      	ldrb	r5, [r0, #18]
    8cf4:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    8cf8:	4689      	mov	r9, r1
    8cfa:	2900      	cmp	r1, #0
    8cfc:	d056      	beq.n	8dac <_usb_d_dev_out_next+0xc0>
    8cfe:	4b74      	ldr	r3, [pc, #464]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8d00:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    8d04:	685a      	ldr	r2, [r3, #4]
    8d06:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    8d0a:	685f      	ldr	r7, [r3, #4]
    8d0c:	f3c7 070d 	ubfx	r7, r7, #0, #14
    8d10:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8d12:	8a06      	ldrh	r6, [r0, #16]
    8d14:	f240 33ff 	movw	r3, #1023	; 0x3ff
    8d18:	429e      	cmp	r6, r3
    8d1a:	f000 80ba 	beq.w	8e92 <_usb_d_dev_out_next+0x1a6>
    8d1e:	3e01      	subs	r6, #1
    8d20:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    8d22:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8d26:	f894 8013 	ldrb.w	r8, [r4, #19]
    8d2a:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    8d2e:	f1b9 0f00 	cmp.w	r9, #0
    8d32:	d005      	beq.n	8d40 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8d34:	016b      	lsls	r3, r5, #5
    8d36:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8d3a:	2201      	movs	r2, #1
    8d3c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    8d40:	7ce3      	ldrb	r3, [r4, #19]
    8d42:	f013 0f20 	tst.w	r3, #32
    8d46:	d00d      	beq.n	8d64 <_usb_d_dev_out_next+0x78>
    8d48:	6862      	ldr	r2, [r4, #4]
    8d4a:	2a00      	cmp	r2, #0
    8d4c:	d037      	beq.n	8dbe <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    8d4e:	68a0      	ldr	r0, [r4, #8]
    8d50:	1a12      	subs	r2, r2, r0
    8d52:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    8d54:	6823      	ldr	r3, [r4, #0]
    8d56:	42ba      	cmp	r2, r7
    8d58:	bf28      	it	cs
    8d5a:	463a      	movcs	r2, r7
    8d5c:	68e1      	ldr	r1, [r4, #12]
    8d5e:	4418      	add	r0, r3
    8d60:	4b5c      	ldr	r3, [pc, #368]	; (8ed4 <_usb_d_dev_out_next+0x1e8>)
    8d62:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    8d64:	6863      	ldr	r3, [r4, #4]
    8d66:	b353      	cbz	r3, 8dbe <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    8d68:	f1b9 0f00 	cmp.w	r9, #0
    8d6c:	d040      	beq.n	8df0 <_usb_d_dev_out_next+0x104>
    8d6e:	8a22      	ldrh	r2, [r4, #16]
    8d70:	42ba      	cmp	r2, r7
    8d72:	d93d      	bls.n	8df0 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    8d74:	7ce3      	ldrb	r3, [r4, #19]
    8d76:	f36f 1304 	bfc	r3, #4, #1
    8d7a:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    8d7c:	68a3      	ldr	r3, [r4, #8]
    8d7e:	445b      	add	r3, fp
    8d80:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    8d82:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8d86:	ea4f 1345 	mov.w	r3, r5, lsl #5
    8d8a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8d8e:	bf0c      	ite	eq
    8d90:	222d      	moveq	r2, #45	; 0x2d
    8d92:	2225      	movne	r2, #37	; 0x25
    8d94:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    8d98:	b915      	cbnz	r5, 8da0 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8d9a:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    8d9c:	4b4c      	ldr	r3, [pc, #304]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8d9e:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    8da0:	2100      	movs	r1, #0
    8da2:	4620      	mov	r0, r4
    8da4:	4b4c      	ldr	r3, [pc, #304]	; (8ed8 <_usb_d_dev_out_next+0x1ec>)
    8da6:	4798      	blx	r3
	return;
    8da8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8dac:	8a06      	ldrh	r6, [r0, #16]
    8dae:	f240 33ff 	movw	r3, #1023	; 0x3ff
    8db2:	429e      	cmp	r6, r3
    8db4:	d07b      	beq.n	8eae <_usb_d_dev_out_next+0x1c2>
    8db6:	f04f 0b00 	mov.w	fp, #0
    8dba:	46da      	mov	sl, fp
    8dbc:	e7af      	b.n	8d1e <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    8dbe:	7ce3      	ldrb	r3, [r4, #19]
    8dc0:	f013 0f10 	tst.w	r3, #16
    8dc4:	d06c      	beq.n	8ea0 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    8dc6:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    8dc8:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    8dcc:	f043 0320 	orr.w	r3, r3, #32
    8dd0:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8dd2:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8dd4:	493e      	ldr	r1, [pc, #248]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8dd6:	016a      	lsls	r2, r5, #5
    8dd8:	188b      	adds	r3, r1, r2
    8dda:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8ddc:	8a21      	ldrh	r1, [r4, #16]
    8dde:	685a      	ldr	r2, [r3, #4]
    8de0:	f361 329b 	bfi	r2, r1, #14, #14
    8de4:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8de6:	685a      	ldr	r2, [r3, #4]
    8de8:	f36f 020d 	bfc	r2, #0, #14
    8dec:	605a      	str	r2, [r3, #4]
    8dee:	e01d      	b.n	8e2c <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    8df0:	68a2      	ldr	r2, [r4, #8]
    8df2:	4452      	add	r2, sl
    8df4:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    8df6:	4293      	cmp	r3, r2
    8df8:	d9c3      	bls.n	8d82 <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    8dfa:	1a9b      	subs	r3, r3, r2
    8dfc:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    8dfe:	7ce1      	ldrb	r1, [r4, #19]
    8e00:	f011 0f20 	tst.w	r1, #32
    8e04:	d026      	beq.n	8e54 <_usb_d_dev_out_next+0x168>
    8e06:	8a22      	ldrh	r2, [r4, #16]
    8e08:	4293      	cmp	r3, r2
    8e0a:	bf28      	it	cs
    8e0c:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8e0e:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8e10:	016a      	lsls	r2, r5, #5
    8e12:	492f      	ldr	r1, [pc, #188]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8e14:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8e16:	4a2e      	ldr	r2, [pc, #184]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8e18:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    8e1c:	6851      	ldr	r1, [r2, #4]
    8e1e:	f363 319b 	bfi	r1, r3, #14, #14
    8e22:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8e24:	6853      	ldr	r3, [r2, #4]
    8e26:	f36f 030d 	bfc	r3, #0, #14
    8e2a:	6053      	str	r3, [r2, #4]
	if (!isr) {
    8e2c:	f1b9 0f00 	cmp.w	r9, #0
    8e30:	d108      	bne.n	8e44 <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    8e32:	f1b8 0f01 	cmp.w	r8, #1
    8e36:	d025      	beq.n	8e84 <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    8e38:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8e3a:	016b      	lsls	r3, r5, #5
    8e3c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8e40:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8e44:	016d      	lsls	r5, r5, #5
    8e46:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    8e4a:	2340      	movs	r3, #64	; 0x40
    8e4c:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    8e50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    8e54:	8a21      	ldrh	r1, [r4, #16]
    8e56:	428b      	cmp	r3, r1
    8e58:	d90a      	bls.n	8e70 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    8e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8e5e:	d80e      	bhi.n	8e7e <_usb_d_dev_out_next+0x192>
    8e60:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    8e64:	6821      	ldr	r1, [r4, #0]
    8e66:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    8e68:	0169      	lsls	r1, r5, #5
    8e6a:	4819      	ldr	r0, [pc, #100]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8e6c:	5042      	str	r2, [r0, r1]
    8e6e:	e7d2      	b.n	8e16 <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    8e70:	428b      	cmp	r3, r1
    8e72:	d2f7      	bcs.n	8e64 <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    8e74:	7ce1      	ldrb	r1, [r4, #19]
    8e76:	f041 0120 	orr.w	r1, r1, #32
    8e7a:	74e1      	strb	r1, [r4, #19]
    8e7c:	e7f2      	b.n	8e64 <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    8e7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    8e82:	e7ef      	b.n	8e64 <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    8e84:	4b12      	ldr	r3, [pc, #72]	; (8ed0 <_usb_d_dev_out_next+0x1e4>)
    8e86:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    8e8a:	2200      	movs	r2, #0
    8e8c:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    8e8e:	222d      	movs	r2, #45	; 0x2d
    8e90:	e7d3      	b.n	8e3a <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    8e92:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8e96:	f890 8013 	ldrb.w	r8, [r0, #19]
    8e9a:	f008 0807 	and.w	r8, r8, #7
    8e9e:	e749      	b.n	8d34 <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    8ea0:	f1b9 0f00 	cmp.w	r9, #0
    8ea4:	d10b      	bne.n	8ebe <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    8ea6:	68a3      	ldr	r3, [r4, #8]
    8ea8:	4453      	add	r3, sl
    8eaa:	60a3      	str	r3, [r4, #8]
    8eac:	e769      	b.n	8d82 <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8eae:	f890 8013 	ldrb.w	r8, [r0, #19]
    8eb2:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    8eb6:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8eb8:	46bb      	mov	fp, r7
    8eba:	46ba      	mov	sl, r7
    8ebc:	e740      	b.n	8d40 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    8ebe:	8a23      	ldrh	r3, [r4, #16]
    8ec0:	42bb      	cmp	r3, r7
    8ec2:	f63f af57 	bhi.w	8d74 <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    8ec6:	68a3      	ldr	r3, [r4, #8]
    8ec8:	4453      	add	r3, sl
    8eca:	60a3      	str	r3, [r4, #8]
    8ecc:	e759      	b.n	8d82 <_usb_d_dev_out_next+0x96>
    8ece:	bf00      	nop
    8ed0:	200009a8 	.word	0x200009a8
    8ed4:	0000c851 	.word	0x0000c851
    8ed8:	0000898d 	.word	0x0000898d

00008edc <_usb_d_dev_handler>:
{
    8edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    8ee0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8ee4:	8c1e      	ldrh	r6, [r3, #32]
    8ee6:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    8ee8:	b146      	cbz	r6, 8efc <_usb_d_dev_handler+0x20>
    8eea:	4d96      	ldr	r5, [pc, #600]	; (9144 <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    8eec:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    8eee:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    8ef2:	f8df 926c 	ldr.w	r9, [pc, #620]	; 9160 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    8ef6:	f8df 826c 	ldr.w	r8, [pc, #620]	; 9164 <_usb_d_dev_handler+0x288>
    8efa:	e0de      	b.n	90ba <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    8efc:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    8efe:	8b1b      	ldrh	r3, [r3, #24]
    8f00:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    8f02:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    8f04:	f013 0f04 	tst.w	r3, #4
    8f08:	d11e      	bne.n	8f48 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    8f0a:	f413 7f00 	tst.w	r3, #512	; 0x200
    8f0e:	d125      	bne.n	8f5c <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    8f10:	f013 0f80 	tst.w	r3, #128	; 0x80
    8f14:	d14f      	bne.n	8fb6 <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    8f16:	f013 0f70 	tst.w	r3, #112	; 0x70
    8f1a:	d158      	bne.n	8fce <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    8f1c:	f013 0f08 	tst.w	r3, #8
    8f20:	d178      	bne.n	9014 <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    8f22:	f013 0f01 	tst.w	r3, #1
    8f26:	d0e0      	beq.n	8eea <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8f28:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f2c:	f240 2201 	movw	r2, #513	; 0x201
    8f30:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8f32:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8f34:	2270      	movs	r2, #112	; 0x70
    8f36:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    8f38:	4b83      	ldr	r3, [pc, #524]	; (9148 <_usb_d_dev_handler+0x26c>)
    8f3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8f3e:	2100      	movs	r1, #0
    8f40:	2004      	movs	r0, #4
    8f42:	4798      	blx	r3
    8f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8f48:	2204      	movs	r2, #4
    8f4a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f4e:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    8f50:	4b7d      	ldr	r3, [pc, #500]	; (9148 <_usb_d_dev_handler+0x26c>)
    8f52:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    8f56:	4798      	blx	r3
    8f58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8f5c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8f60:	f240 2201 	movw	r2, #513	; 0x201
    8f64:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8f66:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8f68:	2270      	movs	r2, #112	; 0x70
    8f6a:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    8f6c:	4b76      	ldr	r3, [pc, #472]	; (9148 <_usb_d_dev_handler+0x26c>)
    8f6e:	891b      	ldrh	r3, [r3, #8]
    8f70:	f003 030f 	and.w	r3, r3, #15
    8f74:	2b03      	cmp	r3, #3
    8f76:	d014      	beq.n	8fa2 <_usb_d_dev_handler+0xc6>
    8f78:	2301      	movs	r3, #1
    8f7a:	4873      	ldr	r0, [pc, #460]	; (9148 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    8f7c:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    8f7e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    8f82:	8912      	ldrh	r2, [r2, #8]
    8f84:	f002 020f 	and.w	r2, r2, #15
    8f88:	2a03      	cmp	r2, #3
    8f8a:	d00b      	beq.n	8fa4 <_usb_d_dev_handler+0xc8>
    8f8c:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    8f8e:	2b05      	cmp	r3, #5
    8f90:	d1f4      	bne.n	8f7c <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    8f92:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    8f94:	4b6c      	ldr	r3, [pc, #432]	; (9148 <_usb_d_dev_handler+0x26c>)
    8f96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8f9a:	2003      	movs	r0, #3
    8f9c:	4798      	blx	r3
    8f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    8fa2:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    8fa4:	4b68      	ldr	r3, [pc, #416]	; (9148 <_usb_d_dev_handler+0x26c>)
    8fa6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    8faa:	8919      	ldrh	r1, [r3, #8]
    8fac:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    8fb0:	2200      	movs	r2, #0
    8fb2:	811a      	strh	r2, [r3, #8]
    8fb4:	e7ee      	b.n	8f94 <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8fb6:	2280      	movs	r2, #128	; 0x80
    8fb8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8fbc:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    8fbe:	4b62      	ldr	r3, [pc, #392]	; (9148 <_usb_d_dev_handler+0x26c>)
    8fc0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8fc4:	2100      	movs	r1, #0
    8fc6:	2005      	movs	r0, #5
    8fc8:	4798      	blx	r3
    8fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8fce:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8fd2:	2270      	movs	r2, #112	; 0x70
    8fd4:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8fd6:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8fd8:	f240 2201 	movw	r2, #513	; 0x201
    8fdc:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    8fde:	4b5b      	ldr	r3, [pc, #364]	; (914c <_usb_d_dev_handler+0x270>)
    8fe0:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    8fe4:	f013 0f01 	tst.w	r3, #1
    8fe8:	d00e      	beq.n	9008 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    8fea:	4a58      	ldr	r2, [pc, #352]	; (914c <_usb_d_dev_handler+0x270>)
    8fec:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    8fee:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    8ff2:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    8ff6:	d1f9      	bne.n	8fec <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    8ff8:	4b53      	ldr	r3, [pc, #332]	; (9148 <_usb_d_dev_handler+0x26c>)
    8ffa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8ffe:	2100      	movs	r1, #0
    9000:	2002      	movs	r0, #2
    9002:	4798      	blx	r3
    9004:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    9008:	4a50      	ldr	r2, [pc, #320]	; (914c <_usb_d_dev_handler+0x270>)
    900a:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    900c:	f413 7f80 	tst.w	r3, #256	; 0x100
    9010:	d0fb      	beq.n	900a <_usb_d_dev_handler+0x12e>
    9012:	e7f1      	b.n	8ff8 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    9014:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    9018:	2400      	movs	r4, #0
    901a:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    901e:	2208      	movs	r2, #8
    9020:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    9022:	2270      	movs	r2, #112	; 0x70
    9024:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    9026:	f240 2201 	movw	r2, #513	; 0x201
    902a:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    902c:	4b48      	ldr	r3, [pc, #288]	; (9150 <_usb_d_dev_handler+0x274>)
    902e:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    9030:	4b45      	ldr	r3, [pc, #276]	; (9148 <_usb_d_dev_handler+0x26c>)
    9032:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    9036:	4621      	mov	r1, r4
    9038:	2001      	movs	r0, #1
    903a:	4798      	blx	r3
    903c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    9040:	f011 0f10 	tst.w	r1, #16
    9044:	d109      	bne.n	905a <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    9046:	f011 0f40 	tst.w	r1, #64	; 0x40
    904a:	d108      	bne.n	905e <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    904c:	f011 0f20 	tst.w	r1, #32
    9050:	d02f      	beq.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    9052:	2100      	movs	r1, #0
    9054:	4b3f      	ldr	r3, [pc, #252]	; (9154 <_usb_d_dev_handler+0x278>)
    9056:	4798      	blx	r3
    9058:	e02b      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    905a:	47c8      	blx	r9
    905c:	e029      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    905e:	2101      	movs	r1, #1
    9060:	4b3c      	ldr	r3, [pc, #240]	; (9154 <_usb_d_dev_handler+0x278>)
    9062:	4798      	blx	r3
    9064:	e025      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    9066:	f011 0f40 	tst.w	r1, #64	; 0x40
    906a:	d111      	bne.n	9090 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    906c:	f011 0f08 	tst.w	r1, #8
    9070:	d112      	bne.n	9098 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    9072:	f011 0f02 	tst.w	r1, #2
    9076:	d112      	bne.n	909e <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    9078:	f003 0307 	and.w	r3, r3, #7
    907c:	2b01      	cmp	r3, #1
    907e:	d118      	bne.n	90b2 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    9080:	f011 0f04 	tst.w	r1, #4
    9084:	d10f      	bne.n	90a6 <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    9086:	f011 0f10 	tst.w	r1, #16
    908a:	d012      	beq.n	90b2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    908c:	47c8      	blx	r9
    908e:	e010      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    9090:	2101      	movs	r1, #1
    9092:	4b30      	ldr	r3, [pc, #192]	; (9154 <_usb_d_dev_handler+0x278>)
    9094:	4798      	blx	r3
    9096:	e00c      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    9098:	2101      	movs	r1, #1
    909a:	47c0      	blx	r8
    909c:	e009      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    909e:	2101      	movs	r1, #1
    90a0:	4b2d      	ldr	r3, [pc, #180]	; (9158 <_usb_d_dev_handler+0x27c>)
    90a2:	4798      	blx	r3
    90a4:	e005      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    90a6:	2100      	movs	r1, #0
    90a8:	47c0      	blx	r8
    90aa:	e002      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    90ac:	2100      	movs	r1, #0
    90ae:	4b29      	ldr	r3, [pc, #164]	; (9154 <_usb_d_dev_handler+0x278>)
    90b0:	4798      	blx	r3
    90b2:	3401      	adds	r4, #1
    90b4:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    90b6:	2c1b      	cmp	r4, #27
    90b8:	d042      	beq.n	9140 <_usb_d_dev_handler+0x264>
    90ba:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    90bc:	7cab      	ldrb	r3, [r5, #18]
    90be:	2bff      	cmp	r3, #255	; 0xff
    90c0:	d0f7      	beq.n	90b2 <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    90c2:	f003 030f 	and.w	r3, r3, #15
    90c6:	2101      	movs	r1, #1
    90c8:	4099      	lsls	r1, r3
    90ca:	4231      	tst	r1, r6
    90cc:	d0f1      	beq.n	90b2 <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    90ce:	0159      	lsls	r1, r3, #5
    90d0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    90d4:	f501 7180 	add.w	r1, r1, #256	; 0x100
    90d8:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    90da:	015b      	lsls	r3, r3, #5
    90dc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    90e0:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    90e4:	4019      	ands	r1, r3
    90e6:	d0e4      	beq.n	90b2 <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    90e8:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    90ec:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    90f0:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    90f4:	f003 0247 	and.w	r2, r3, #71	; 0x47
    90f8:	2a01      	cmp	r2, #1
    90fa:	d0a1      	beq.n	9040 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    90fc:	f013 0f80 	tst.w	r3, #128	; 0x80
    9100:	d1b1      	bne.n	9066 <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    9102:	f011 0f20 	tst.w	r1, #32
    9106:	d1d1      	bne.n	90ac <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    9108:	f011 0f04 	tst.w	r1, #4
    910c:	d10e      	bne.n	912c <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    910e:	f011 0f01 	tst.w	r1, #1
    9112:	d10e      	bne.n	9132 <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    9114:	f003 0307 	and.w	r3, r3, #7
    9118:	2b01      	cmp	r3, #1
    911a:	d1ca      	bne.n	90b2 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    911c:	f011 0f08 	tst.w	r1, #8
    9120:	d10b      	bne.n	913a <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    9122:	f011 0f10 	tst.w	r1, #16
    9126:	d0c4      	beq.n	90b2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    9128:	47c8      	blx	r9
    912a:	e7c2      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    912c:	2100      	movs	r1, #0
    912e:	47c0      	blx	r8
    9130:	e7bf      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    9132:	2101      	movs	r1, #1
    9134:	4b09      	ldr	r3, [pc, #36]	; (915c <_usb_d_dev_handler+0x280>)
    9136:	4798      	blx	r3
    9138:	e7bb      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    913a:	2101      	movs	r1, #1
    913c:	47c0      	blx	r8
    913e:	e7b8      	b.n	90b2 <_usb_d_dev_handler+0x1d6>
    9140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9144:	20000a7c 	.word	0x20000a7c
    9148:	200009a8 	.word	0x200009a8
    914c:	40001000 	.word	0x40001000
    9150:	00008b25 	.word	0x00008b25
    9154:	0000895d 	.word	0x0000895d
    9158:	00008b69 	.word	0x00008b69
    915c:	00008ced 	.word	0x00008ced
    9160:	000088dd 	.word	0x000088dd
    9164:	00008a25 	.word	0x00008a25

00009168 <_usb_d_dev_init>:
{
    9168:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    916a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    916e:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    9170:	f013 0f01 	tst.w	r3, #1
    9174:	d124      	bne.n	91c0 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    9176:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    917a:	7893      	ldrb	r3, [r2, #2]
    917c:	f013 0f03 	tst.w	r3, #3
    9180:	d1fb      	bne.n	917a <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    9182:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    9186:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    9188:	f013 0f02 	tst.w	r3, #2
    918c:	d00f      	beq.n	91ae <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    918e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    9192:	7813      	ldrb	r3, [r2, #0]
    9194:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    9198:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    919a:	7893      	ldrb	r3, [r2, #2]
    919c:	f013 0f03 	tst.w	r3, #3
    91a0:	d1fb      	bne.n	919a <_usb_d_dev_init+0x32>
    91a2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    91a6:	7893      	ldrb	r3, [r2, #2]
    91a8:	f013 0f02 	tst.w	r3, #2
    91ac:	d1fb      	bne.n	91a6 <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    91ae:	2201      	movs	r2, #1
    91b0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    91b4:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    91b6:	461a      	mov	r2, r3
    91b8:	7893      	ldrb	r3, [r2, #2]
    91ba:	f013 0f03 	tst.w	r3, #3
    91be:	d1fb      	bne.n	91b8 <_usb_d_dev_init+0x50>
    91c0:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    91c4:	7893      	ldrb	r3, [r2, #2]
    91c6:	f013 0f01 	tst.w	r3, #1
    91ca:	d1fb      	bne.n	91c4 <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    91cc:	4b24      	ldr	r3, [pc, #144]	; (9260 <_usb_d_dev_init+0xf8>)
    91ce:	4a25      	ldr	r2, [pc, #148]	; (9264 <_usb_d_dev_init+0xfc>)
    91d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    91d4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    91d8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    91dc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    91e0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    91e4:	4b20      	ldr	r3, [pc, #128]	; (9268 <_usb_d_dev_init+0x100>)
    91e6:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    91e8:	4b20      	ldr	r3, [pc, #128]	; (926c <_usb_d_dev_init+0x104>)
    91ea:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    91ec:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    91f0:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    91f4:	f011 011f 	ands.w	r1, r1, #31
    91f8:	d02b      	beq.n	9252 <_usb_d_dev_init+0xea>
		pad_transn = 9;
    91fa:	291f      	cmp	r1, #31
    91fc:	bf08      	it	eq
    91fe:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    9200:	b34b      	cbz	r3, 9256 <_usb_d_dev_init+0xee>
		pad_transp = 25;
    9202:	2b1f      	cmp	r3, #31
    9204:	bf08      	it	eq
    9206:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    9208:	b33a      	cbz	r2, 925a <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    920a:	2a07      	cmp	r2, #7
    920c:	bf08      	it	eq
    920e:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    9210:	f003 031f 	and.w	r3, r3, #31
    9214:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    9218:	0312      	lsls	r2, r2, #12
    921a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    921e:	4313      	orrs	r3, r2
    9220:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    9224:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    9226:	78d3      	ldrb	r3, [r2, #3]
    9228:	f043 0303 	orr.w	r3, r3, #3
    922c:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    922e:	78d3      	ldrb	r3, [r2, #3]
    9230:	f043 030c 	orr.w	r3, r3, #12
    9234:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    9236:	2304      	movs	r3, #4
    9238:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    923a:	7893      	ldrb	r3, [r2, #2]
    923c:	f013 0f03 	tst.w	r3, #3
    9240:	d1fb      	bne.n	923a <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    9242:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    9246:	4a06      	ldr	r2, [pc, #24]	; (9260 <_usb_d_dev_init+0xf8>)
    9248:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    924a:	2201      	movs	r2, #1
    924c:	811a      	strh	r2, [r3, #8]
}
    924e:	2000      	movs	r0, #0
    9250:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    9252:	2109      	movs	r1, #9
    9254:	e7d4      	b.n	9200 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    9256:	2319      	movs	r3, #25
    9258:	e7d6      	b.n	9208 <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    925a:	2206      	movs	r2, #6
    925c:	e7d8      	b.n	9210 <_usb_d_dev_init+0xa8>
    925e:	bf00      	nop
    9260:	200009a8 	.word	0x200009a8
    9264:	000088d9 	.word	0x000088d9
    9268:	00008b25 	.word	0x00008b25
    926c:	00800084 	.word	0x00800084

00009270 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    9270:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    9274:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    9276:	f013 0f03 	tst.w	r3, #3
    927a:	d129      	bne.n	92d0 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    927c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    9280:	7893      	ldrb	r3, [r2, #2]
    9282:	f013 0f03 	tst.w	r3, #3
    9286:	d1fb      	bne.n	9280 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    9288:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    928c:	781b      	ldrb	r3, [r3, #0]
    928e:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    9290:	f013 0f02 	tst.w	r3, #2
    9294:	d108      	bne.n	92a8 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    9296:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    929a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    929e:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    92a0:	7893      	ldrb	r3, [r2, #2]
    92a2:	f013 0f03 	tst.w	r3, #3
    92a6:	d1fb      	bne.n	92a0 <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    92a8:	4b0b      	ldr	r3, [pc, #44]	; (92d8 <_usb_d_dev_enable+0x68>)
    92aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    92ae:	609a      	str	r2, [r3, #8]
    92b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    92b4:	609a      	str	r2, [r3, #8]
    92b6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    92ba:	609a      	str	r2, [r3, #8]
    92bc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    92c0:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    92c2:	f240 228d 	movw	r2, #653	; 0x28d
    92c6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    92ca:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    92cc:	2000      	movs	r0, #0
    92ce:	4770      	bx	lr
		return -USB_ERR_DENIED;
    92d0:	f06f 0010 	mvn.w	r0, #16
}
    92d4:	4770      	bx	lr
    92d6:	bf00      	nop
    92d8:	e000e100 	.word	0xe000e100

000092dc <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    92dc:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    92e0:	8913      	ldrh	r3, [r2, #8]
    92e2:	f023 0301 	bic.w	r3, r3, #1
    92e6:	041b      	lsls	r3, r3, #16
    92e8:	0c1b      	lsrs	r3, r3, #16
    92ea:	8113      	strh	r3, [r2, #8]
    92ec:	4770      	bx	lr

000092ee <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    92ee:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    92f2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    92f6:	7298      	strb	r0, [r3, #10]
    92f8:	4770      	bx	lr

000092fa <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    92fa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    92fe:	8a18      	ldrh	r0, [r3, #16]
}
    9300:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    9304:	4770      	bx	lr
	...

00009308 <_usb_d_dev_ep_init>:
{
    9308:	b5f0      	push	{r4, r5, r6, r7, lr}
    930a:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    930e:	f010 050f 	ands.w	r5, r0, #15
    9312:	d04d      	beq.n	93b0 <_usb_d_dev_ep_init+0xa8>
    9314:	f1be 0f00 	cmp.w	lr, #0
    9318:	bfb4      	ite	lt
    931a:	1d6c      	addlt	r4, r5, #5
    931c:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    931e:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    9322:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    9324:	2d05      	cmp	r5, #5
    9326:	d947      	bls.n	93b8 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    9328:	f06f 0011 	mvn.w	r0, #17
    932c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    932e:	f1be 0f00 	cmp.w	lr, #0
    9332:	db1b      	blt.n	936c <_usb_d_dev_ep_init+0x64>
    9334:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    9338:	4e37      	ldr	r6, [pc, #220]	; (9418 <_usb_d_dev_ep_init+0x110>)
    933a:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    933e:	2d00      	cmp	r5, #0
    9340:	d15e      	bne.n	9400 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    9342:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9346:	4d34      	ldr	r5, [pc, #208]	; (9418 <_usb_d_dev_ep_init+0x110>)
    9348:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    934c:	4d33      	ldr	r5, [pc, #204]	; (941c <_usb_d_dev_ep_init+0x114>)
    934e:	00a6      	lsls	r6, r4, #2
    9350:	1933      	adds	r3, r6, r4
    9352:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    9356:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    935a:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    935e:	3101      	adds	r1, #1
    9360:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    9364:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    9368:	2000      	movs	r0, #0
    936a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    936c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    9370:	4e29      	ldr	r6, [pc, #164]	; (9418 <_usb_d_dev_ep_init+0x110>)
    9372:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    9376:	686d      	ldr	r5, [r5, #4]
    9378:	b935      	cbnz	r5, 9388 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    937a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    937e:	4d26      	ldr	r5, [pc, #152]	; (9418 <_usb_d_dev_ep_init+0x110>)
    9380:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    9384:	685f      	ldr	r7, [r3, #4]
    9386:	e7e1      	b.n	934c <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    9388:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    938c:	4e22      	ldr	r6, [pc, #136]	; (9418 <_usb_d_dev_ep_init+0x110>)
    938e:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    9392:	896d      	ldrh	r5, [r5, #10]
    9394:	4295      	cmp	r5, r2
    9396:	daf0      	bge.n	937a <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    9398:	f06f 0012 	mvn.w	r0, #18
    939c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    939e:	f06f 0013 	mvn.w	r0, #19
    93a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    93a4:	f06f 0013 	mvn.w	r0, #19
    93a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    93aa:	f06f 0012 	mvn.w	r0, #18
    93ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    93b0:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    93b4:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    93b6:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    93b8:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    93bc:	4f17      	ldr	r7, [pc, #92]	; (941c <_usb_d_dev_ep_init+0x114>)
    93be:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    93c2:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    93c6:	2eff      	cmp	r6, #255	; 0xff
    93c8:	d1e9      	bne.n	939e <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    93ca:	2900      	cmp	r1, #0
    93cc:	d1af      	bne.n	932e <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    93ce:	b125      	cbz	r5, 93da <_usb_d_dev_ep_init+0xd2>
    93d0:	f1be 0f00 	cmp.w	lr, #0
    93d4:	bfa4      	itt	ge
    93d6:	3505      	addge	r5, #5
    93d8:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    93da:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    93de:	4e0f      	ldr	r6, [pc, #60]	; (941c <_usb_d_dev_ep_init+0x114>)
    93e0:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    93e4:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    93e8:	2dff      	cmp	r5, #255	; 0xff
    93ea:	d1db      	bne.n	93a4 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    93ec:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    93f0:	4e09      	ldr	r6, [pc, #36]	; (9418 <_usb_d_dev_ep_init+0x110>)
    93f2:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    93f6:	2d00      	cmp	r5, #0
    93f8:	d0d7      	beq.n	93aa <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    93fa:	f1be 0f00 	cmp.w	lr, #0
    93fe:	dbb5      	blt.n	936c <_usb_d_dev_ep_init+0x64>
    9400:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    9404:	4e04      	ldr	r6, [pc, #16]	; (9418 <_usb_d_dev_ep_init+0x110>)
    9406:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    940a:	892d      	ldrh	r5, [r5, #8]
    940c:	4295      	cmp	r5, r2
    940e:	da98      	bge.n	9342 <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    9410:	f06f 0012 	mvn.w	r0, #18
    9414:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9416:	bf00      	nop
    9418:	0000e500 	.word	0x0000e500
    941c:	200009a8 	.word	0x200009a8

00009420 <_usb_d_dev_ep_deinit>:
{
    9420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9422:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    9424:	f010 060f 	ands.w	r6, r0, #15
    9428:	d00e      	beq.n	9448 <_usb_d_dev_ep_deinit+0x28>
    942a:	2f00      	cmp	r7, #0
    942c:	bfb4      	ite	lt
    942e:	1d73      	addlt	r3, r6, #5
    9430:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    9432:	2e05      	cmp	r6, #5
    9434:	d900      	bls.n	9438 <_usb_d_dev_ep_deinit+0x18>
    9436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    9438:	461d      	mov	r5, r3
    943a:	3301      	adds	r3, #1
    943c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    9440:	4a24      	ldr	r2, [pc, #144]	; (94d4 <_usb_d_dev_ep_deinit+0xb4>)
    9442:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    9446:	e002      	b.n	944e <_usb_d_dev_ep_deinit+0x2e>
    9448:	f8df e094 	ldr.w	lr, [pc, #148]	; 94e0 <_usb_d_dev_ep_deinit+0xc0>
    944c:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    944e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    9452:	4a21      	ldr	r2, [pc, #132]	; (94d8 <_usb_d_dev_ep_deinit+0xb8>)
    9454:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9458:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    945c:	2aff      	cmp	r2, #255	; 0xff
    945e:	d0ea      	beq.n	9436 <_usb_d_dev_ep_deinit+0x16>
    9460:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    9462:	2203      	movs	r2, #3
    9464:	0ff9      	lsrs	r1, r7, #31
    9466:	4670      	mov	r0, lr
    9468:	4b1c      	ldr	r3, [pc, #112]	; (94dc <_usb_d_dev_ep_deinit+0xbc>)
    946a:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    946c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    9470:	4a19      	ldr	r2, [pc, #100]	; (94d8 <_usb_d_dev_ep_deinit+0xb8>)
    9472:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9476:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    947a:	f003 0307 	and.w	r3, r3, #7
    947e:	2b01      	cmp	r3, #1
    9480:	d016      	beq.n	94b0 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    9482:	2f00      	cmp	r7, #0
    9484:	db1b      	blt.n	94be <_usb_d_dev_ep_deinit+0x9e>
    9486:	0160      	lsls	r0, r4, #5
    9488:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    948c:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    9490:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    9494:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    9498:	4b0f      	ldr	r3, [pc, #60]	; (94d8 <_usb_d_dev_ep_deinit+0xb8>)
    949a:	00aa      	lsls	r2, r5, #2
    949c:	1951      	adds	r1, r2, r5
    949e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    94a2:	2000      	movs	r0, #0
    94a4:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    94a8:	22ff      	movs	r2, #255	; 0xff
    94aa:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    94ae:	e7c2      	b.n	9436 <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    94b0:	0160      	lsls	r0, r4, #5
    94b2:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    94b6:	2300      	movs	r3, #0
    94b8:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    94bc:	e7ec      	b.n	9498 <_usb_d_dev_ep_deinit+0x78>
    94be:	0176      	lsls	r6, r6, #5
    94c0:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    94c4:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    94c8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    94cc:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    94d0:	e7e2      	b.n	9498 <_usb_d_dev_ep_deinit+0x78>
    94d2:	bf00      	nop
    94d4:	20000a68 	.word	0x20000a68
    94d8:	200009a8 	.word	0x200009a8
    94dc:	000089b9 	.word	0x000089b9
    94e0:	20000a7c 	.word	0x20000a7c

000094e4 <_usb_d_dev_ep_enable>:
{
    94e4:	b4f0      	push	{r4, r5, r6, r7}
    94e6:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    94e8:	f010 000f 	ands.w	r0, r0, #15
    94ec:	f000 80a7 	beq.w	963e <_usb_d_dev_ep_enable+0x15a>
    94f0:	2e00      	cmp	r6, #0
    94f2:	bfb4      	ite	lt
    94f4:	1d43      	addlt	r3, r0, #5
    94f6:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    94f8:	4605      	mov	r5, r0
    94fa:	0142      	lsls	r2, r0, #5
    94fc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9500:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    9504:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    9506:	2805      	cmp	r0, #5
    9508:	f240 80a0 	bls.w	964c <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    950c:	f06f 0011 	mvn.w	r0, #17
    9510:	e07d      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    9512:	f014 0f77 	tst.w	r4, #119	; 0x77
    9516:	f040 8089 	bne.w	962c <_usb_d_dev_ep_enable+0x148>
    951a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    951e:	2111      	movs	r1, #17
    9520:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9524:	4c9b      	ldr	r4, [pc, #620]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    9526:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    952a:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    952e:	4c9a      	ldr	r4, [pc, #616]	; (9798 <_usb_d_dev_ep_enable+0x2b4>)
    9530:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9534:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    9538:	f200 80cd 	bhi.w	96d6 <_usb_d_dev_ep_enable+0x1f2>
    953c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    9540:	f200 8112 	bhi.w	9768 <_usb_d_dev_ep_enable+0x284>
    9544:	2980      	cmp	r1, #128	; 0x80
    9546:	f200 8101 	bhi.w	974c <_usb_d_dev_ep_enable+0x268>
    954a:	2940      	cmp	r1, #64	; 0x40
    954c:	f200 8113 	bhi.w	9776 <_usb_d_dev_ep_enable+0x292>
    9550:	2920      	cmp	r1, #32
    9552:	f200 8102 	bhi.w	975a <_usb_d_dev_ep_enable+0x276>
    9556:	2910      	cmp	r1, #16
    9558:	f200 8114 	bhi.w	9784 <_usb_d_dev_ep_enable+0x2a0>
    955c:	2908      	cmp	r1, #8
    955e:	bf94      	ite	ls
    9560:	2600      	movls	r6, #0
    9562:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9564:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9568:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    956a:	f3c1 010d 	ubfx	r1, r1, #0, #14
    956e:	e0b8      	b.n	96e2 <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    9570:	f014 0f70 	tst.w	r4, #112	; 0x70
    9574:	d15d      	bne.n	9632 <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    9576:	4e87      	ldr	r6, [pc, #540]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    9578:	009f      	lsls	r7, r3, #2
    957a:	18f9      	adds	r1, r7, r3
    957c:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    9580:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    9584:	0109      	lsls	r1, r1, #4
    9586:	f001 0170 	and.w	r1, r1, #112	; 0x70
    958a:	430c      	orrs	r4, r1
    958c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9590:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9594:	443b      	add	r3, r7
    9596:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    959a:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    959e:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    95a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    95a6:	d80f      	bhi.n	95c8 <_usb_d_dev_ep_enable+0xe4>
    95a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    95ac:	d819      	bhi.n	95e2 <_usb_d_dev_ep_enable+0xfe>
    95ae:	2b80      	cmp	r3, #128	; 0x80
    95b0:	d819      	bhi.n	95e6 <_usb_d_dev_ep_enable+0x102>
    95b2:	2b40      	cmp	r3, #64	; 0x40
    95b4:	d819      	bhi.n	95ea <_usb_d_dev_ep_enable+0x106>
    95b6:	2b20      	cmp	r3, #32
    95b8:	d819      	bhi.n	95ee <_usb_d_dev_ep_enable+0x10a>
    95ba:	2b10      	cmp	r3, #16
    95bc:	d819      	bhi.n	95f2 <_usb_d_dev_ep_enable+0x10e>
    95be:	2b08      	cmp	r3, #8
    95c0:	bf94      	ite	ls
    95c2:	2300      	movls	r3, #0
    95c4:	2301      	movhi	r3, #1
    95c6:	e000      	b.n	95ca <_usb_d_dev_ep_enable+0xe6>
    95c8:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    95ca:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    95ce:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    95d0:	2380      	movs	r3, #128	; 0x80
    95d2:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    95d6:	4b6f      	ldr	r3, [pc, #444]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    95d8:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    95dc:	2000      	movs	r0, #0
    95de:	76a8      	strb	r0, [r5, #26]
    95e0:	e015      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    95e2:	2306      	movs	r3, #6
    95e4:	e7f1      	b.n	95ca <_usb_d_dev_ep_enable+0xe6>
    95e6:	2305      	movs	r3, #5
    95e8:	e7ef      	b.n	95ca <_usb_d_dev_ep_enable+0xe6>
    95ea:	2304      	movs	r3, #4
    95ec:	e7ed      	b.n	95ca <_usb_d_dev_ep_enable+0xe6>
    95ee:	2303      	movs	r3, #3
    95f0:	e7eb      	b.n	95ca <_usb_d_dev_ep_enable+0xe6>
    95f2:	2302      	movs	r3, #2
    95f4:	e7e9      	b.n	95ca <_usb_d_dev_ep_enable+0xe6>
    95f6:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    95f8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    95fc:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    95fe:	2340      	movs	r3, #64	; 0x40
    9600:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    9604:	4b63      	ldr	r3, [pc, #396]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    9606:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    960a:	2000      	movs	r0, #0
    960c:	72a8      	strb	r0, [r5, #10]
}
    960e:	bcf0      	pop	{r4, r5, r6, r7}
    9610:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9612:	2106      	movs	r1, #6
    9614:	e7f0      	b.n	95f8 <_usb_d_dev_ep_enable+0x114>
    9616:	2105      	movs	r1, #5
    9618:	e7ee      	b.n	95f8 <_usb_d_dev_ep_enable+0x114>
    961a:	2104      	movs	r1, #4
    961c:	e7ec      	b.n	95f8 <_usb_d_dev_ep_enable+0x114>
    961e:	2103      	movs	r1, #3
    9620:	e7ea      	b.n	95f8 <_usb_d_dev_ep_enable+0x114>
    9622:	2102      	movs	r1, #2
    9624:	e7e8      	b.n	95f8 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    9626:	f06f 0011 	mvn.w	r0, #17
    962a:	e7f0      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    962c:	f06f 0013 	mvn.w	r0, #19
    9630:	e7ed      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    9632:	f06f 0013 	mvn.w	r0, #19
    9636:	e7ea      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    9638:	f06f 0013 	mvn.w	r0, #19
    963c:	e7e7      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    963e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    9642:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    9646:	b2e4      	uxtb	r4, r4
    9648:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    964a:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    964c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    9650:	4950      	ldr	r1, [pc, #320]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    9652:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    9656:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    965a:	2aff      	cmp	r2, #255	; 0xff
    965c:	d0e3      	beq.n	9626 <_usb_d_dev_ep_enable+0x142>
    965e:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    9660:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    9662:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    9666:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    966a:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    966e:	f001 0107 	and.w	r1, r1, #7
    9672:	2901      	cmp	r1, #1
    9674:	f43f af4d 	beq.w	9512 <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    9678:	2e00      	cmp	r6, #0
    967a:	f6ff af79 	blt.w	9570 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    967e:	f014 0f07 	tst.w	r4, #7
    9682:	d1d9      	bne.n	9638 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    9684:	4e43      	ldr	r6, [pc, #268]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    9686:	009f      	lsls	r7, r3, #2
    9688:	18f9      	adds	r1, r7, r3
    968a:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    968e:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    9692:	f001 0107 	and.w	r1, r1, #7
    9696:	430c      	orrs	r4, r1
    9698:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    969c:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    96a0:	443b      	add	r3, r7
    96a2:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    96a6:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    96aa:	4b3b      	ldr	r3, [pc, #236]	; (9798 <_usb_d_dev_ep_enable+0x2b4>)
    96ac:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    96b0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    96b4:	d89f      	bhi.n	95f6 <_usb_d_dev_ep_enable+0x112>
    96b6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    96ba:	d8aa      	bhi.n	9612 <_usb_d_dev_ep_enable+0x12e>
    96bc:	2980      	cmp	r1, #128	; 0x80
    96be:	d8aa      	bhi.n	9616 <_usb_d_dev_ep_enable+0x132>
    96c0:	2940      	cmp	r1, #64	; 0x40
    96c2:	d8aa      	bhi.n	961a <_usb_d_dev_ep_enable+0x136>
    96c4:	2920      	cmp	r1, #32
    96c6:	d8aa      	bhi.n	961e <_usb_d_dev_ep_enable+0x13a>
    96c8:	2910      	cmp	r1, #16
    96ca:	d8aa      	bhi.n	9622 <_usb_d_dev_ep_enable+0x13e>
    96cc:	2908      	cmp	r1, #8
    96ce:	bf94      	ite	ls
    96d0:	2100      	movls	r1, #0
    96d2:	2101      	movhi	r1, #1
    96d4:	e790      	b.n	95f8 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    96d6:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    96da:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    96dc:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    96e0:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    96e2:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    96e6:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    96e8:	2640      	movs	r6, #64	; 0x40
    96ea:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    96ee:	2180      	movs	r1, #128	; 0x80
    96f0:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    96f4:	4f27      	ldr	r7, [pc, #156]	; (9794 <_usb_d_dev_ep_enable+0x2b0>)
    96f6:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    96fa:	2000      	movs	r0, #0
    96fc:	72a8      	strb	r0, [r5, #10]
    96fe:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    9700:	009c      	lsls	r4, r3, #2
    9702:	18e1      	adds	r1, r4, r3
    9704:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    9708:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    970c:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    9710:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    9714:	0152      	lsls	r2, r2, #5
    9716:	18b9      	adds	r1, r7, r2
    9718:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    971a:	4423      	add	r3, r4
    971c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    9720:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    9724:	684b      	ldr	r3, [r1, #4]
    9726:	f364 339b 	bfi	r3, r4, #14, #14
    972a:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    972c:	684b      	ldr	r3, [r1, #4]
    972e:	f360 030d 	bfi	r3, r0, #0, #14
    9732:	604b      	str	r3, [r1, #4]
    9734:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    9738:	21b0      	movs	r1, #176	; 0xb0
    973a:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    973e:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    9742:	461a      	mov	r2, r3
    9744:	2310      	movs	r3, #16
    9746:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    974a:	e760      	b.n	960e <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    974c:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9750:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9752:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9756:	2605      	movs	r6, #5
    9758:	e7c3      	b.n	96e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    975a:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    975e:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9760:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9764:	2603      	movs	r6, #3
    9766:	e7bc      	b.n	96e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9768:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    976c:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    976e:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9772:	2606      	movs	r6, #6
    9774:	e7b5      	b.n	96e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9776:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    977a:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    977c:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    9780:	2604      	movs	r6, #4
    9782:	e7ae      	b.n	96e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    9784:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    9788:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    978a:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    978e:	2602      	movs	r6, #2
    9790:	e7a7      	b.n	96e2 <_usb_d_dev_ep_enable+0x1fe>
    9792:	bf00      	nop
    9794:	200009a8 	.word	0x200009a8
    9798:	0fffc000 	.word	0x0fffc000

0000979c <_usb_d_dev_ep_stall>:
{
    979c:	b470      	push	{r4, r5, r6}
    979e:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    97a0:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    97a2:	f010 000f 	ands.w	r0, r0, #15
    97a6:	d008      	beq.n	97ba <_usb_d_dev_ep_stall+0x1e>
    97a8:	2b00      	cmp	r3, #0
    97aa:	bfb4      	ite	lt
    97ac:	1d43      	addlt	r3, r0, #5
    97ae:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    97b0:	2805      	cmp	r0, #5
    97b2:	d903      	bls.n	97bc <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    97b4:	f06f 0011 	mvn.w	r0, #17
    97b8:	e018      	b.n	97ec <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    97ba:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    97bc:	2901      	cmp	r1, #1
    97be:	d017      	beq.n	97f0 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    97c0:	2900      	cmp	r1, #0
    97c2:	d03a      	beq.n	983a <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    97c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    97c8:	4a45      	ldr	r2, [pc, #276]	; (98e0 <_usb_d_dev_ep_stall+0x144>)
    97ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    97ce:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    97d2:	f003 030f 	and.w	r3, r3, #15
    97d6:	015b      	lsls	r3, r3, #5
    97d8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    97dc:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    97e0:	2310      	movs	r3, #16
    97e2:	40a3      	lsls	r3, r4
    97e4:	421a      	tst	r2, r3
    97e6:	bf14      	ite	ne
    97e8:	2001      	movne	r0, #1
    97ea:	2000      	moveq	r0, #0
}
    97ec:	bc70      	pop	{r4, r5, r6}
    97ee:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    97f0:	2510      	movs	r5, #16
    97f2:	40a5      	lsls	r5, r4
    97f4:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    97f6:	493a      	ldr	r1, [pc, #232]	; (98e0 <_usb_d_dev_ep_stall+0x144>)
    97f8:	009e      	lsls	r6, r3, #2
    97fa:	18f2      	adds	r2, r6, r3
    97fc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    9800:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    9804:	f002 020f 	and.w	r2, r2, #15
    9808:	0150      	lsls	r0, r2, #5
    980a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    980e:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    9812:	2020      	movs	r0, #32
    9814:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    9818:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    981a:	0152      	lsls	r2, r2, #5
    981c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9820:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    9824:	4433      	add	r3, r6
    9826:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    982a:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    982e:	f042 0208 	orr.w	r2, r2, #8
    9832:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    9836:	2000      	movs	r0, #0
    9838:	e7d8      	b.n	97ec <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    983a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    983e:	4928      	ldr	r1, [pc, #160]	; (98e0 <_usb_d_dev_ep_stall+0x144>)
    9840:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    9844:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    9848:	f002 020f 	and.w	r2, r2, #15
    984c:	0151      	lsls	r1, r2, #5
    984e:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    9852:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    9856:	2010      	movs	r0, #16
    9858:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    985a:	4205      	tst	r5, r0
    985c:	d03c      	beq.n	98d8 <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    985e:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    9860:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    9864:	2020      	movs	r0, #32
    9866:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    9868:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    986a:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    986e:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    9872:	4202      	tst	r2, r0
    9874:	d007      	beq.n	9886 <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    9876:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    987a:	2201      	movs	r2, #1
    987c:	fa02 f404 	lsl.w	r4, r2, r4
    9880:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    9882:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    9886:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    988a:	4815      	ldr	r0, [pc, #84]	; (98e0 <_usb_d_dev_ep_stall+0x144>)
    988c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    9890:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    9894:	f002 0207 	and.w	r2, r2, #7
    9898:	2a01      	cmp	r2, #1
    989a:	d00c      	beq.n	98b6 <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    989c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    98a0:	4a0f      	ldr	r2, [pc, #60]	; (98e0 <_usb_d_dev_ep_stall+0x144>)
    98a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    98a6:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    98aa:	f36f 02c3 	bfc	r2, #3, #1
    98ae:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    98b2:	2000      	movs	r0, #0
    98b4:	e79a      	b.n	97ec <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    98b6:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    98ba:	f012 0f30 	tst.w	r2, #48	; 0x30
    98be:	d10d      	bne.n	98dc <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    98c0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    98c4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    98c8:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    98cc:	f36f 02c3 	bfc	r2, #3, #1
    98d0:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    98d4:	2000      	movs	r0, #0
    98d6:	e789      	b.n	97ec <_usb_d_dev_ep_stall+0x50>
    98d8:	2000      	movs	r0, #0
    98da:	e787      	b.n	97ec <_usb_d_dev_ep_stall+0x50>
    98dc:	2000      	movs	r0, #0
    98de:	e785      	b.n	97ec <_usb_d_dev_ep_stall+0x50>
    98e0:	200009a8 	.word	0x200009a8

000098e4 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    98e4:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    98e6:	f000 040f 	and.w	r4, r0, #15
    98ea:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    98ec:	4a14      	ldr	r2, [pc, #80]	; (9940 <_usb_d_dev_ep_read_req+0x5c>)
    98ee:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    98f0:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    98f2:	6840      	ldr	r0, [r0, #4]
    98f4:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    98f8:	2c05      	cmp	r4, #5
    98fa:	d817      	bhi.n	992c <_usb_d_dev_ep_read_req+0x48>
    98fc:	b1c9      	cbz	r1, 9932 <_usb_d_dev_ep_read_req+0x4e>
    98fe:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    9902:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    9906:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    9908:	2a11      	cmp	r2, #17
    990a:	d115      	bne.n	9938 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    990c:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    9910:	f012 0f10 	tst.w	r2, #16
    9914:	d102      	bne.n	991c <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    9916:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    9918:	bc30      	pop	{r4, r5}
    991a:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    991c:	682c      	ldr	r4, [r5, #0]
    991e:	686a      	ldr	r2, [r5, #4]
    9920:	600c      	str	r4, [r1, #0]
    9922:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    9924:	2210      	movs	r2, #16
    9926:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    992a:	e7f5      	b.n	9918 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    992c:	f06f 0011 	mvn.w	r0, #17
    9930:	e7f2      	b.n	9918 <_usb_d_dev_ep_read_req+0x34>
    9932:	f06f 0011 	mvn.w	r0, #17
    9936:	e7ef      	b.n	9918 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    9938:	f06f 0012 	mvn.w	r0, #18
    993c:	e7ec      	b.n	9918 <_usb_d_dev_ep_read_req+0x34>
    993e:	bf00      	nop
    9940:	200009a8 	.word	0x200009a8

00009944 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    9944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9948:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    994a:	7a03      	ldrb	r3, [r0, #8]
    994c:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    994e:	f013 030f 	ands.w	r3, r3, #15
    9952:	f000 80c2 	beq.w	9ada <_usb_d_dev_ep_trans+0x196>
    9956:	2e00      	cmp	r6, #0
    9958:	bfb4      	ite	lt
    995a:	1d5a      	addlt	r2, r3, #5
    995c:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    995e:	4614      	mov	r4, r2
    9960:	4969      	ldr	r1, [pc, #420]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    9962:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    9966:	1c55      	adds	r5, r2, #1
    9968:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    996c:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    9970:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    9974:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    9978:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    997c:	f240 31ff 	movw	r1, #1023	; 0x3ff
    9980:	428a      	cmp	r2, r1
    9982:	d025      	beq.n	99d0 <_usb_d_dev_ep_trans+0x8c>
    9984:	1e55      	subs	r5, r2, #1
    9986:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    9988:	6841      	ldr	r1, [r0, #4]
    998a:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    998c:	2b05      	cmp	r3, #5
    998e:	f200 8092 	bhi.w	9ab6 <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    9992:	6803      	ldr	r3, [r0, #0]
    9994:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    9998:	d31c      	bcc.n	99d4 <_usb_d_dev_ep_trans+0x90>
    999a:	eb03 0c01 	add.w	ip, r3, r1
    999e:	f8df e180 	ldr.w	lr, [pc, #384]	; 9b20 <_usb_d_dev_ep_trans+0x1dc>
    99a2:	45f4      	cmp	ip, lr
    99a4:	d816      	bhi.n	99d4 <_usb_d_dev_ep_trans+0x90>
    99a6:	f013 0f03 	tst.w	r3, #3
    99aa:	d113      	bne.n	99d4 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    99ac:	2e00      	cmp	r6, #0
    99ae:	db2a      	blt.n	9a06 <_usb_d_dev_ep_trans+0xc2>
    99b0:	428a      	cmp	r2, r1
    99b2:	f200 809c 	bhi.w	9aee <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    99b6:	b34d      	cbz	r5, 9a0c <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    99b8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    99bc:	4a52      	ldr	r2, [pc, #328]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    99be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    99c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    99c6:	2b00      	cmp	r3, #0
    99c8:	d07b      	beq.n	9ac2 <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    99ca:	f04f 0800 	mov.w	r8, #0
    99ce:	e00c      	b.n	99ea <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    99d0:	4615      	mov	r5, r2
    99d2:	e7d9      	b.n	9988 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    99d4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    99d8:	4a4b      	ldr	r2, [pc, #300]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    99da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    99de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    99e2:	2b00      	cmp	r3, #0
    99e4:	d06a      	beq.n	9abc <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    99e6:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    99ea:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    99ee:	4a46      	ldr	r2, [pc, #280]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    99f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    99f4:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    99f8:	f013 0f08 	tst.w	r3, #8
    99fc:	d009      	beq.n	9a12 <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    99fe:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    9a00:	b003      	add	sp, #12
    9a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    9a06:	f04f 0800 	mov.w	r8, #0
    9a0a:	e7ee      	b.n	99ea <_usb_d_dev_ep_trans+0xa6>
    9a0c:	f04f 0800 	mov.w	r8, #0
    9a10:	e7eb      	b.n	99ea <_usb_d_dev_ep_trans+0xa6>
    9a12:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    9a14:	a801      	add	r0, sp, #4
    9a16:	4b3d      	ldr	r3, [pc, #244]	; (9b0c <_usb_d_dev_ep_trans+0x1c8>)
    9a18:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    9a1a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9a1e:	4a3a      	ldr	r2, [pc, #232]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    9a20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9a24:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    9a28:	f013 0f40 	tst.w	r3, #64	; 0x40
    9a2c:	d13c      	bne.n	9aa8 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    9a2e:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    9a32:	4b35      	ldr	r3, [pc, #212]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    9a34:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    9a38:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    9a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9a40:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    9a44:	a801      	add	r0, sp, #4
    9a46:	4b32      	ldr	r3, [pc, #200]	; (9b10 <_usb_d_dev_ep_trans+0x1cc>)
    9a48:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    9a4a:	f8da 3000 	ldr.w	r3, [sl]
    9a4e:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    9a52:	f8da 3004 	ldr.w	r3, [sl, #4]
    9a56:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    9a5a:	2300      	movs	r3, #0
    9a5c:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    9a60:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    9a62:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    9a66:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    9a6a:	f368 1345 	bfi	r3, r8, #5, #1
    9a6e:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    9a72:	f89a 3009 	ldrb.w	r3, [sl, #9]
    9a76:	b1e3      	cbz	r3, 9ab2 <_usb_d_dev_ep_trans+0x16e>
    9a78:	fab5 f585 	clz	r5, r5
    9a7c:	096d      	lsrs	r5, r5, #5
    9a7e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    9a82:	4b21      	ldr	r3, [pc, #132]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    9a84:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    9a88:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    9a8c:	f365 1304 	bfi	r3, r5, #4, #1
    9a90:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    9a94:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    9a96:	f04f 0100 	mov.w	r1, #0
    9a9a:	4638      	mov	r0, r7
    9a9c:	bfb4      	ite	lt
    9a9e:	4b1d      	ldrlt	r3, [pc, #116]	; (9b14 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    9aa0:	4b1d      	ldrge	r3, [pc, #116]	; (9b18 <_usb_d_dev_ep_trans+0x1d4>)
    9aa2:	4798      	blx	r3
	return ERR_NONE;
    9aa4:	2000      	movs	r0, #0
    9aa6:	e7ab      	b.n	9a00 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    9aa8:	a801      	add	r0, sp, #4
    9aaa:	4b19      	ldr	r3, [pc, #100]	; (9b10 <_usb_d_dev_ep_trans+0x1cc>)
    9aac:	4798      	blx	r3
		return USB_BUSY;
    9aae:	2001      	movs	r0, #1
    9ab0:	e7a6      	b.n	9a00 <_usb_d_dev_ep_trans+0xbc>
    9ab2:	2500      	movs	r5, #0
    9ab4:	e7e3      	b.n	9a7e <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    9ab6:	f06f 0011 	mvn.w	r0, #17
    9aba:	e7a1      	b.n	9a00 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    9abc:	f06f 0012 	mvn.w	r0, #18
    9ac0:	e79e      	b.n	9a00 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    9ac2:	f06f 0011 	mvn.w	r0, #17
    9ac6:	e79b      	b.n	9a00 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    9ac8:	f06f 0012 	mvn.w	r0, #18
    9acc:	e798      	b.n	9a00 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    9ace:	6841      	ldr	r1, [r0, #4]
    9ad0:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    9ad4:	4f11      	ldr	r7, [pc, #68]	; (9b1c <_usb_d_dev_ep_trans+0x1d8>)
    9ad6:	2400      	movs	r4, #0
    9ad8:	e75b      	b.n	9992 <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    9ada:	4a0b      	ldr	r2, [pc, #44]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    9adc:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    9ae0:	f240 31ff 	movw	r1, #1023	; 0x3ff
    9ae4:	428a      	cmp	r2, r1
    9ae6:	d0f2      	beq.n	9ace <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    9ae8:	4f0c      	ldr	r7, [pc, #48]	; (9b1c <_usb_d_dev_ep_trans+0x1d8>)
    9aea:	2400      	movs	r4, #0
    9aec:	e74a      	b.n	9984 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    9aee:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9af2:	4a05      	ldr	r2, [pc, #20]	; (9b08 <_usb_d_dev_ep_trans+0x1c4>)
    9af4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    9afc:	2b00      	cmp	r3, #0
    9afe:	d0e3      	beq.n	9ac8 <_usb_d_dev_ep_trans+0x184>
    9b00:	f04f 0801 	mov.w	r8, #1
    9b04:	e771      	b.n	99ea <_usb_d_dev_ep_trans+0xa6>
    9b06:	bf00      	nop
    9b08:	200009a8 	.word	0x200009a8
    9b0c:	00004b75 	.word	0x00004b75
    9b10:	00004b83 	.word	0x00004b83
    9b14:	00008b69 	.word	0x00008b69
    9b18:	00008ced 	.word	0x00008ced
    9b1c:	20000a7c 	.word	0x20000a7c
    9b20:	20041fff 	.word	0x20041fff

00009b24 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    9b24:	4b07      	ldr	r3, [pc, #28]	; (9b44 <_usb_d_dev_register_callback+0x20>)
    9b26:	2900      	cmp	r1, #0
    9b28:	bf08      	it	eq
    9b2a:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    9b2c:	2801      	cmp	r0, #1
    9b2e:	d004      	beq.n	9b3a <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    9b30:	b910      	cbnz	r0, 9b38 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    9b32:	4b05      	ldr	r3, [pc, #20]	; (9b48 <_usb_d_dev_register_callback+0x24>)
    9b34:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    9b38:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    9b3a:	4b03      	ldr	r3, [pc, #12]	; (9b48 <_usb_d_dev_register_callback+0x24>)
    9b3c:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    9b40:	4770      	bx	lr
    9b42:	bf00      	nop
    9b44:	000088d9 	.word	0x000088d9
    9b48:	200009a8 	.word	0x200009a8

00009b4c <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    9b4c:	4b0a      	ldr	r3, [pc, #40]	; (9b78 <_usb_d_dev_register_ep_callback+0x2c>)
    9b4e:	2900      	cmp	r1, #0
    9b50:	bf08      	it	eq
    9b52:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    9b54:	4603      	mov	r3, r0
    9b56:	b138      	cbz	r0, 9b68 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    9b58:	2801      	cmp	r0, #1
    9b5a:	d009      	beq.n	9b70 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    9b5c:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    9b5e:	bf04      	itt	eq
    9b60:	4b06      	ldreq	r3, [pc, #24]	; (9b7c <_usb_d_dev_register_ep_callback+0x30>)
    9b62:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    9b66:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    9b68:	4b04      	ldr	r3, [pc, #16]	; (9b7c <_usb_d_dev_register_ep_callback+0x30>)
    9b6a:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    9b6e:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    9b70:	4b02      	ldr	r3, [pc, #8]	; (9b7c <_usb_d_dev_register_ep_callback+0x30>)
    9b72:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    9b76:	4770      	bx	lr
    9b78:	000088d9 	.word	0x000088d9
    9b7c:	200009a8 	.word	0x200009a8

00009b80 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    9b80:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9b82:	4b01      	ldr	r3, [pc, #4]	; (9b88 <USB_0_Handler+0x8>)
    9b84:	4798      	blx	r3
    9b86:	bd08      	pop	{r3, pc}
    9b88:	00008edd 	.word	0x00008edd

00009b8c <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    9b8c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9b8e:	4b01      	ldr	r3, [pc, #4]	; (9b94 <USB_1_Handler+0x8>)
    9b90:	4798      	blx	r3
    9b92:	bd08      	pop	{r3, pc}
    9b94:	00008edd 	.word	0x00008edd

00009b98 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    9b98:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9b9a:	4b01      	ldr	r3, [pc, #4]	; (9ba0 <USB_2_Handler+0x8>)
    9b9c:	4798      	blx	r3
    9b9e:	bd08      	pop	{r3, pc}
    9ba0:	00008edd 	.word	0x00008edd

00009ba4 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    9ba4:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9ba6:	4b01      	ldr	r3, [pc, #4]	; (9bac <USB_3_Handler+0x8>)
    9ba8:	4798      	blx	r3
    9baa:	bd08      	pop	{r3, pc}
    9bac:	00008edd 	.word	0x00008edd

00009bb0 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    9bb0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    9bb2:	4604      	mov	r4, r0
    9bb4:	b340      	cbz	r0, 9c08 <_wdt_init+0x58>
    9bb6:	6800      	ldr	r0, [r0, #0]
    9bb8:	3000      	adds	r0, #0
    9bba:	bf18      	it	ne
    9bbc:	2001      	movne	r0, #1
    9bbe:	2250      	movs	r2, #80	; 0x50
    9bc0:	4915      	ldr	r1, [pc, #84]	; (9c18 <_wdt_init+0x68>)
    9bc2:	4b16      	ldr	r3, [pc, #88]	; (9c1c <_wdt_init+0x6c>)
    9bc4:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    9bc6:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    9bc8:	689a      	ldr	r2, [r3, #8]
    9bca:	f012 0f0e 	tst.w	r2, #14
    9bce:	d1fb      	bne.n	9bc8 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    9bd0:	781a      	ldrb	r2, [r3, #0]
    9bd2:	09d2      	lsrs	r2, r2, #7
    9bd4:	d11a      	bne.n	9c0c <_wdt_init+0x5c>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    9bd6:	689a      	ldr	r2, [r3, #8]
    9bd8:	f012 0f0e 	tst.w	r2, #14
    9bdc:	d1fb      	bne.n	9bd6 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    9bde:	781a      	ldrb	r2, [r3, #0]
    9be0:	f012 0f02 	tst.w	r2, #2
    9be4:	d115      	bne.n	9c12 <_wdt_init+0x62>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    9be6:	781a      	ldrb	r2, [r3, #0]
    9be8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    9bec:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    9bee:	689a      	ldr	r2, [r3, #8]
    9bf0:	f012 0f0e 	tst.w	r2, #14
    9bf4:	d1fb      	bne.n	9bee <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    9bf6:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    9bf8:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    9bfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    9bfe:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    9c02:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    9c04:	2000      	movs	r0, #0
    9c06:	bd10      	pop	{r4, pc}
    9c08:	2000      	movs	r0, #0
    9c0a:	e7d8      	b.n	9bbe <_wdt_init+0xe>
		return ERR_DENIED;
    9c0c:	f06f 0010 	mvn.w	r0, #16
    9c10:	bd10      	pop	{r4, pc}
    9c12:	f06f 0010 	mvn.w	r0, #16
}
    9c16:	bd10      	pop	{r4, pc}
    9c18:	0000e548 	.word	0x0000e548
    9c1c:	00005f69 	.word	0x00005f69

00009c20 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
    9c20:	2201      	movs	r2, #1
    9c22:	4b01      	ldr	r3, [pc, #4]	; (9c28 <RTC_Scheduler_report_cb+0x8>)
    9c24:	701a      	strb	r2, [r3, #0]
    9c26:	4770      	bx	lr
    9c28:	20000d68 	.word	0x20000d68

00009c2c <RTC_Scheduler_heartbeat_cb>:
{
    9c2c:	b508      	push	{r3, lr}
	grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_HEARTBEAT);
    9c2e:	2100      	movs	r1, #0
    9c30:	4801      	ldr	r0, [pc, #4]	; (9c38 <RTC_Scheduler_heartbeat_cb+0xc>)
    9c32:	4b02      	ldr	r3, [pc, #8]	; (9c3c <RTC_Scheduler_heartbeat_cb+0x10>)
    9c34:	4798      	blx	r3
    9c36:	bd08      	pop	{r3, pc}
    9c38:	20003300 	.word	0x20003300
    9c3c:	00004345 	.word	0x00004345

00009c40 <RTC_Scheduler_ping_cb>:
{
    9c40:	b508      	push	{r3, lr}
	pingflag++;
    9c42:	4a11      	ldr	r2, [pc, #68]	; (9c88 <RTC_Scheduler_ping_cb+0x48>)
    9c44:	7853      	ldrb	r3, [r2, #1]
    9c46:	3301      	adds	r3, #1
    9c48:	b2db      	uxtb	r3, r3
    9c4a:	7053      	strb	r3, [r2, #1]
	switch (pingflag%4)
    9c4c:	7853      	ldrb	r3, [r2, #1]
    9c4e:	f003 0303 	and.w	r3, r3, #3
    9c52:	2b03      	cmp	r3, #3
    9c54:	d816      	bhi.n	9c84 <RTC_Scheduler_ping_cb+0x44>
    9c56:	e8df f003 	tbb	[pc, r3]
    9c5a:	0702      	.short	0x0702
    9c5c:	110c      	.short	0x110c
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_NORTH);
    9c5e:	2101      	movs	r1, #1
    9c60:	480a      	ldr	r0, [pc, #40]	; (9c8c <RTC_Scheduler_ping_cb+0x4c>)
    9c62:	4b0b      	ldr	r3, [pc, #44]	; (9c90 <RTC_Scheduler_ping_cb+0x50>)
    9c64:	4798      	blx	r3
			break;
    9c66:	bd08      	pop	{r3, pc}
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_EAST);
    9c68:	2102      	movs	r1, #2
    9c6a:	4808      	ldr	r0, [pc, #32]	; (9c8c <RTC_Scheduler_ping_cb+0x4c>)
    9c6c:	4b08      	ldr	r3, [pc, #32]	; (9c90 <RTC_Scheduler_ping_cb+0x50>)
    9c6e:	4798      	blx	r3
			break;
    9c70:	bd08      	pop	{r3, pc}
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_SOUTH);
    9c72:	2103      	movs	r1, #3
    9c74:	4805      	ldr	r0, [pc, #20]	; (9c8c <RTC_Scheduler_ping_cb+0x4c>)
    9c76:	4b06      	ldr	r3, [pc, #24]	; (9c90 <RTC_Scheduler_ping_cb+0x50>)
    9c78:	4798      	blx	r3
			break;
    9c7a:	bd08      	pop	{r3, pc}
			grid_report_sys_set_changed_flag(&grid_ui_state, GRID_REPORT_INDEX_PING_WEST);
    9c7c:	2104      	movs	r1, #4
    9c7e:	4803      	ldr	r0, [pc, #12]	; (9c8c <RTC_Scheduler_ping_cb+0x4c>)
    9c80:	4b03      	ldr	r3, [pc, #12]	; (9c90 <RTC_Scheduler_ping_cb+0x50>)
    9c82:	4798      	blx	r3
    9c84:	bd08      	pop	{r3, pc}
    9c86:	bf00      	nop
    9c88:	20000d68 	.word	0x20000d68
    9c8c:	20003300 	.word	0x20003300
    9c90:	00004345 	.word	0x00004345

00009c94 <grid_task_timer_tick>:
void grid_task_timer_tick(struct grid_task_model* mod){
    9c94:	7843      	ldrb	r3, [r0, #1]
    9c96:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	mod->timer[mod->current_task]++;
    9c9a:	6843      	ldr	r3, [r0, #4]
    9c9c:	3301      	adds	r3, #1
    9c9e:	6043      	str	r3, [r0, #4]
    9ca0:	4770      	bx	lr
	...

00009ca4 <RTC_Scheduler_realtime_cb>:
{
    9ca4:	b510      	push	{r4, lr}
    9ca6:	b082      	sub	sp, #8
	grid_sys_rtc_tick_time(&grid_sys_state);	
    9ca8:	481b      	ldr	r0, [pc, #108]	; (9d18 <RTC_Scheduler_realtime_cb+0x74>)
    9caa:	4b1c      	ldr	r3, [pc, #112]	; (9d1c <RTC_Scheduler_realtime_cb+0x78>)
    9cac:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
    9cae:	481c      	ldr	r0, [pc, #112]	; (9d20 <RTC_Scheduler_realtime_cb+0x7c>)
    9cb0:	4b1c      	ldr	r3, [pc, #112]	; (9d24 <RTC_Scheduler_realtime_cb+0x80>)
    9cb2:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    9cb4:	a801      	add	r0, sp, #4
    9cb6:	4b1c      	ldr	r3, [pc, #112]	; (9d28 <RTC_Scheduler_realtime_cb+0x84>)
    9cb8:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    9cba:	4b1c      	ldr	r3, [pc, #112]	; (9d2c <RTC_Scheduler_realtime_cb+0x88>)
    9cbc:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    9cc0:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    9cc4:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    9cc8:	4054      	eors	r4, r2
    9cca:	400c      	ands	r4, r1
    9ccc:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    9cce:	a801      	add	r0, sp, #4
    9cd0:	4b17      	ldr	r3, [pc, #92]	; (9d30 <RTC_Scheduler_realtime_cb+0x8c>)
    9cd2:	4798      	blx	r3
	if (mapmode_value != mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0]){
    9cd4:	4b17      	ldr	r3, [pc, #92]	; (9d34 <RTC_Scheduler_realtime_cb+0x90>)
    9cd6:	685b      	ldr	r3, [r3, #4]
    9cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    9cda:	781a      	ldrb	r2, [r3, #0]
    9cdc:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    9ce0:	4294      	cmp	r4, r2
    9ce2:	d002      	beq.n	9cea <RTC_Scheduler_realtime_cb+0x46>
		if (mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0] == 0){
    9ce4:	b91a      	cbnz	r2, 9cee <RTC_Scheduler_realtime_cb+0x4a>
			mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0] = 1;
    9ce6:	2201      	movs	r2, #1
    9ce8:	701a      	strb	r2, [r3, #0]
}
    9cea:	b002      	add	sp, #8
    9cec:	bd10      	pop	{r4, pc}
			mod->report_array[GRID_REPORT_INDEX_MAPMODE].helper[0] = 0;
    9cee:	2200      	movs	r2, #0
    9cf0:	701a      	strb	r2, [r3, #0]
 			grid_sys_write_hex_string_value(&mod->report_array[GRID_REPORT_INDEX_MAPMODE].payload[7], 2, (grid_sys_state.bank_select + 1)%2);
    9cf2:	4b09      	ldr	r3, [pc, #36]	; (9d18 <RTC_Scheduler_realtime_cb+0x74>)
    9cf4:	7a5a      	ldrb	r2, [r3, #9]
    9cf6:	3201      	adds	r2, #1
    9cf8:	f002 0201 	and.w	r2, r2, #1
    9cfc:	4c0d      	ldr	r4, [pc, #52]	; (9d34 <RTC_Scheduler_realtime_cb+0x90>)
    9cfe:	6863      	ldr	r3, [r4, #4]
    9d00:	6d58      	ldr	r0, [r3, #84]	; 0x54
    9d02:	bf48      	it	mi
    9d04:	4252      	negmi	r2, r2
    9d06:	2102      	movs	r1, #2
    9d08:	3007      	adds	r0, #7
    9d0a:	4b0b      	ldr	r3, [pc, #44]	; (9d38 <RTC_Scheduler_realtime_cb+0x94>)
    9d0c:	4798      	blx	r3
 			grid_report_sys_set_changed_flag(mod, GRID_REPORT_INDEX_MAPMODE);
    9d0e:	2105      	movs	r1, #5
    9d10:	4620      	mov	r0, r4
    9d12:	4b0a      	ldr	r3, [pc, #40]	; (9d3c <RTC_Scheduler_realtime_cb+0x98>)
    9d14:	4798      	blx	r3
}
    9d16:	e7e8      	b.n	9cea <RTC_Scheduler_realtime_cb+0x46>
    9d18:	20003310 	.word	0x20003310
    9d1c:	00003b0b 	.word	0x00003b0b
    9d20:	20007db8 	.word	0x20007db8
    9d24:	00009c95 	.word	0x00009c95
    9d28:	00004b75 	.word	0x00004b75
    9d2c:	41008000 	.word	0x41008000
    9d30:	00004b83 	.word	0x00004b83
    9d34:	20003300 	.word	0x20003300
    9d38:	00003bf9 	.word	0x00003bf9
    9d3c:	00004345 	.word	0x00004345

00009d40 <grid_task_timer_reset>:
void grid_task_timer_reset(struct grid_task_model* mod){
    9d40:	1d03      	adds	r3, r0, #4
    9d42:	3024      	adds	r0, #36	; 0x24
		mod->timer[i] = 0;
    9d44:	2200      	movs	r2, #0
    9d46:	f843 2b04 	str.w	r2, [r3], #4
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
    9d4a:	4283      	cmp	r3, r0
    9d4c:	d1fb      	bne.n	9d46 <grid_task_timer_reset+0x6>
}
    9d4e:	4770      	bx	lr

00009d50 <grid_port_reset_receiver>:
void grid_port_reset_receiver(struct grid_port* por){
    9d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d52:	4604      	mov	r4, r0
	usart_async_disable(por->usart);
    9d54:	6880      	ldr	r0, [r0, #8]
    9d56:	4b19      	ldr	r3, [pc, #100]	; (9dbc <grid_port_reset_receiver+0x6c>)
    9d58:	4798      	blx	r3
	por->rx_double_buffer_seek_start_index = 0;
    9d5a:	2500      	movs	r5, #0
    9d5c:	62a5      	str	r5, [r4, #40]	; 0x28
	por->rx_double_buffer_read_start_index = 0;
    9d5e:	62e5      	str	r5, [r4, #44]	; 0x2c
	por->partner_status = 0;
    9d60:	f241 0307 	movw	r3, #4103	; 0x1007
    9d64:	54e5      	strb	r5, [r4, r3]
	struct grid_ui_report* stored_report = por->ping_report;
    9d66:	6866      	ldr	r6, [r4, #4]
	grid_sys_write_hex_string_value(&stored_report->payload[8], 2, 255);
    9d68:	6870      	ldr	r0, [r6, #4]
    9d6a:	22ff      	movs	r2, #255	; 0xff
    9d6c:	2102      	movs	r1, #2
    9d6e:	3008      	adds	r0, #8
    9d70:	4f13      	ldr	r7, [pc, #76]	; (9dc0 <grid_port_reset_receiver+0x70>)
    9d72:	47b8      	blx	r7
	grid_sys_write_hex_string_value(&stored_report->payload[6], 2, 255);
    9d74:	6870      	ldr	r0, [r6, #4]
    9d76:	22ff      	movs	r2, #255	; 0xff
    9d78:	2102      	movs	r1, #2
    9d7a:	3006      	adds	r0, #6
    9d7c:	47b8      	blx	r7
	grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));
    9d7e:	6877      	ldr	r7, [r6, #4]
    9d80:	78b6      	ldrb	r6, [r6, #2]
    9d82:	4631      	mov	r1, r6
    9d84:	4638      	mov	r0, r7
    9d86:	4b0f      	ldr	r3, [pc, #60]	; (9dc4 <grid_port_reset_receiver+0x74>)
    9d88:	4798      	blx	r3
    9d8a:	4602      	mov	r2, r0
    9d8c:	4631      	mov	r1, r6
    9d8e:	4638      	mov	r0, r7
    9d90:	4b0d      	ldr	r3, [pc, #52]	; (9dc8 <grid_port_reset_receiver+0x78>)
    9d92:	4798      	blx	r3
	por->rx_double_buffer_timeout = 0;
    9d94:	6225      	str	r5, [r4, #32]
	grid_sys_port_reset_dma(por);
    9d96:	4620      	mov	r0, r4
    9d98:	4b0c      	ldr	r3, [pc, #48]	; (9dcc <grid_port_reset_receiver+0x7c>)
    9d9a:	4798      	blx	r3
		por->rx_double_buffer[por->rx_double_buffer_seek_start_index] = 0;
    9d9c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    9d9e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
    9da2:	3b01      	subs	r3, #1
    9da4:	b29b      	uxth	r3, r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    9da6:	2b00      	cmp	r3, #0
    9da8:	d1fb      	bne.n	9da2 <grid_port_reset_receiver+0x52>
    9daa:	18a3      	adds	r3, r4, r2
    9dac:	2200      	movs	r2, #0
    9dae:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
	usart_async_enable(por->usart);
    9db2:	68a0      	ldr	r0, [r4, #8]
    9db4:	4b06      	ldr	r3, [pc, #24]	; (9dd0 <grid_port_reset_receiver+0x80>)
    9db6:	4798      	blx	r3
    9db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9dba:	bf00      	nop
    9dbc:	0000577d 	.word	0x0000577d
    9dc0:	00003bf9 	.word	0x00003bf9
    9dc4:	00003ecd 	.word	0x00003ecd
    9dc8:	00003f09 	.word	0x00003f09
    9dcc:	00003869 	.word	0x00003869
    9dd0:	00005751 	.word	0x00005751

00009dd4 <grid_port_receive_task>:
	if	(por->rx_double_buffer_status != 0){
    9dd4:	6a43      	ldr	r3, [r0, #36]	; 0x24
    9dd6:	2b00      	cmp	r3, #0
    9dd8:	f040 80bc 	bne.w	9f54 <grid_port_receive_task+0x180>
void grid_port_receive_task(struct grid_port* por){
    9ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9de0:	b082      	sub	sp, #8
    9de2:	4604      	mov	r4, r0
	if (por->rx_double_buffer_timeout > 1000){
    9de4:	6a03      	ldr	r3, [r0, #32]
    9de6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    9dea:	d92c      	bls.n	9e46 <grid_port_receive_task+0x72>
		if (por->partner_status == 1){
    9dec:	f241 0307 	movw	r3, #4103	; 0x1007
    9df0:	5cc3      	ldrb	r3, [r0, r3]
    9df2:	2b01      	cmp	r3, #1
    9df4:	d015      	beq.n	9e22 <grid_port_receive_task+0x4e>
			if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    9df6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    9df8:	b90b      	cbnz	r3, 9dfe <grid_port_receive_task+0x2a>
    9dfa:	6a83      	ldr	r3, [r0, #40]	; 0x28
    9dfc:	b32b      	cbz	r3, 9e4a <grid_port_receive_task+0x76>
				GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    9dfe:	4956      	ldr	r1, [pc, #344]	; (9f58 <grid_port_receive_task+0x184>)
    9e00:	4856      	ldr	r0, [pc, #344]	; (9f5c <grid_port_receive_task+0x188>)
    9e02:	4b57      	ldr	r3, [pc, #348]	; (9f60 <grid_port_receive_task+0x18c>)
    9e04:	4798      	blx	r3
				grid_port_reset_receiver(por);
    9e06:	4620      	mov	r0, r4
    9e08:	4b56      	ldr	r3, [pc, #344]	; (9f64 <grid_port_receive_task+0x190>)
    9e0a:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    9e0c:	23c8      	movs	r3, #200	; 0xc8
    9e0e:	9301      	str	r3, [sp, #4]
    9e10:	2302      	movs	r3, #2
    9e12:	9300      	str	r3, [sp, #0]
    9e14:	23ff      	movs	r3, #255	; 0xff
    9e16:	461a      	mov	r2, r3
    9e18:	4619      	mov	r1, r3
    9e1a:	4853      	ldr	r0, [pc, #332]	; (9f68 <grid_port_receive_task+0x194>)
    9e1c:	4d53      	ldr	r5, [pc, #332]	; (9f6c <grid_port_receive_task+0x198>)
    9e1e:	47a8      	blx	r5
    9e20:	e013      	b.n	9e4a <grid_port_receive_task+0x76>
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    9e22:	4953      	ldr	r1, [pc, #332]	; (9f70 <grid_port_receive_task+0x19c>)
    9e24:	484d      	ldr	r0, [pc, #308]	; (9f5c <grid_port_receive_task+0x188>)
    9e26:	4b4e      	ldr	r3, [pc, #312]	; (9f60 <grid_port_receive_task+0x18c>)
    9e28:	4798      	blx	r3
			grid_port_reset_receiver(por);	
    9e2a:	4620      	mov	r0, r4
    9e2c:	4b4d      	ldr	r3, [pc, #308]	; (9f64 <grid_port_receive_task+0x190>)
    9e2e:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    9e30:	23c8      	movs	r3, #200	; 0xc8
    9e32:	9301      	str	r3, [sp, #4]
    9e34:	2302      	movs	r3, #2
    9e36:	9300      	str	r3, [sp, #0]
    9e38:	23ff      	movs	r3, #255	; 0xff
    9e3a:	461a      	mov	r2, r3
    9e3c:	4619      	mov	r1, r3
    9e3e:	484a      	ldr	r0, [pc, #296]	; (9f68 <grid_port_receive_task+0x194>)
    9e40:	4d4a      	ldr	r5, [pc, #296]	; (9f6c <grid_port_receive_task+0x198>)
    9e42:	47a8      	blx	r5
    9e44:	e001      	b.n	9e4a <grid_port_receive_task+0x76>
		por->rx_double_buffer_timeout++;
    9e46:	3301      	adds	r3, #1
    9e48:	6203      	str	r3, [r0, #32]
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    9e4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    9e4c:	18e2      	adds	r2, r4, r3
    9e4e:	f892 2800 	ldrb.w	r2, [r2, #2048]	; 0x800
    9e52:	2a0a      	cmp	r2, #10
    9e54:	d010      	beq.n	9e78 <grid_port_receive_task+0xa4>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    9e56:	b19a      	cbz	r2, 9e80 <grid_port_receive_task+0xac>
		if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1){
    9e58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9e5a:	1e51      	subs	r1, r2, #1
    9e5c:	428b      	cmp	r3, r1
    9e5e:	d012      	beq.n	9e86 <grid_port_receive_task+0xb2>
    9e60:	f44f 70f5 	mov.w	r0, #490	; 0x1ea
		if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0){			
    9e64:	f240 76cf 	movw	r6, #1999	; 0x7cf
			por->rx_double_buffer_timeout = 0;
    9e68:	2500      	movs	r5, #0
		if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0){	
    9e6a:	f8df e114 	ldr.w	lr, [pc, #276]	; 9f80 <grid_port_receive_task+0x1ac>
    9e6e:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    9e72:	f240 7cce 	movw	ip, #1998	; 0x7ce
    9e76:	e05c      	b.n	9f32 <grid_port_receive_task+0x15e>
			por->rx_double_buffer_status = 1;
    9e78:	2301      	movs	r3, #1
    9e7a:	6263      	str	r3, [r4, #36]	; 0x24
			por->rx_double_buffer_timeout = 0;
    9e7c:	2300      	movs	r3, #0
    9e7e:	6223      	str	r3, [r4, #32]
}
    9e80:	b002      	add	sp, #8
    9e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun 1");
    9e86:	493b      	ldr	r1, [pc, #236]	; (9f74 <grid_port_receive_task+0x1a0>)
    9e88:	4834      	ldr	r0, [pc, #208]	; (9f5c <grid_port_receive_task+0x188>)
    9e8a:	4b35      	ldr	r3, [pc, #212]	; (9f60 <grid_port_receive_task+0x18c>)
    9e8c:	4798      	blx	r3
			grid_port_reset_receiver(por);
    9e8e:	4620      	mov	r0, r4
    9e90:	4b34      	ldr	r3, [pc, #208]	; (9f64 <grid_port_receive_task+0x190>)
    9e92:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200);
    9e94:	23c8      	movs	r3, #200	; 0xc8
    9e96:	9301      	str	r3, [sp, #4]
    9e98:	2302      	movs	r3, #2
    9e9a:	9300      	str	r3, [sp, #0]
    9e9c:	2300      	movs	r3, #0
    9e9e:	461a      	mov	r2, r3
    9ea0:	21ff      	movs	r1, #255	; 0xff
    9ea2:	4831      	ldr	r0, [pc, #196]	; (9f68 <grid_port_receive_task+0x194>)
    9ea4:	4c31      	ldr	r4, [pc, #196]	; (9f6c <grid_port_receive_task+0x198>)
    9ea6:	47a0      	blx	r4
			return;	
    9ea8:	e7ea      	b.n	9e80 <grid_port_receive_task+0xac>
		if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0){			
    9eaa:	b16a      	cbz	r2, 9ec8 <grid_port_receive_task+0xf4>
		if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0){	
    9eac:	f202 72cf 	addw	r2, r2, #1999	; 0x7cf
    9eb0:	fbae 1302 	umull	r1, r3, lr, r2
    9eb4:	09db      	lsrs	r3, r3, #7
    9eb6:	fb07 2213 	mls	r2, r7, r3, r2
    9eba:	4422      	add	r2, r4
    9ebc:	f892 3800 	ldrb.w	r3, [r2, #2048]	; 0x800
    9ec0:	b9a3      	cbnz	r3, 9eec <grid_port_receive_task+0x118>
			por->rx_double_buffer_timeout = 0;
    9ec2:	6225      	str	r5, [r4, #32]
			por->rx_double_buffer_seek_start_index=0;
    9ec4:	62a5      	str	r5, [r4, #40]	; 0x28
    9ec6:	e026      	b.n	9f16 <grid_port_receive_task+0x142>
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun 2");
    9ec8:	492b      	ldr	r1, [pc, #172]	; (9f78 <grid_port_receive_task+0x1a4>)
    9eca:	4824      	ldr	r0, [pc, #144]	; (9f5c <grid_port_receive_task+0x188>)
    9ecc:	4b24      	ldr	r3, [pc, #144]	; (9f60 <grid_port_receive_task+0x18c>)
    9ece:	4798      	blx	r3
			grid_port_reset_receiver(por);
    9ed0:	4620      	mov	r0, r4
    9ed2:	4b24      	ldr	r3, [pc, #144]	; (9f64 <grid_port_receive_task+0x190>)
    9ed4:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200);
    9ed6:	23c8      	movs	r3, #200	; 0xc8
    9ed8:	9301      	str	r3, [sp, #4]
    9eda:	2302      	movs	r3, #2
    9edc:	9300      	str	r3, [sp, #0]
    9ede:	2300      	movs	r3, #0
    9ee0:	461a      	mov	r2, r3
    9ee2:	21ff      	movs	r1, #255	; 0xff
    9ee4:	4820      	ldr	r0, [pc, #128]	; (9f68 <grid_port_receive_task+0x194>)
    9ee6:	4c21      	ldr	r4, [pc, #132]	; (9f6c <grid_port_receive_task+0x198>)
    9ee8:	47a0      	blx	r4
			return;
    9eea:	e7c9      	b.n	9e80 <grid_port_receive_task+0xac>
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun 3");
    9eec:	4923      	ldr	r1, [pc, #140]	; (9f7c <grid_port_receive_task+0x1a8>)
    9eee:	481b      	ldr	r0, [pc, #108]	; (9f5c <grid_port_receive_task+0x188>)
    9ef0:	4b1b      	ldr	r3, [pc, #108]	; (9f60 <grid_port_receive_task+0x18c>)
    9ef2:	4798      	blx	r3
			grid_port_reset_receiver(por);	
    9ef4:	4620      	mov	r0, r4
    9ef6:	4b1b      	ldr	r3, [pc, #108]	; (9f64 <grid_port_receive_task+0x190>)
    9ef8:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200);
    9efa:	23c8      	movs	r3, #200	; 0xc8
    9efc:	9301      	str	r3, [sp, #4]
    9efe:	2302      	movs	r3, #2
    9f00:	9300      	str	r3, [sp, #0]
    9f02:	2300      	movs	r3, #0
    9f04:	461a      	mov	r2, r3
    9f06:	21ff      	movs	r1, #255	; 0xff
    9f08:	4817      	ldr	r0, [pc, #92]	; (9f68 <grid_port_receive_task+0x194>)
    9f0a:	4c18      	ldr	r4, [pc, #96]	; (9f6c <grid_port_receive_task+0x198>)
    9f0c:	47a0      	blx	r4
			return;
    9f0e:	e7b7      	b.n	9e80 <grid_port_receive_task+0xac>
			por->rx_double_buffer_timeout = 0;
    9f10:	6225      	str	r5, [r4, #32]
			por->rx_double_buffer_seek_start_index++;			
    9f12:	3301      	adds	r3, #1
    9f14:	62a3      	str	r3, [r4, #40]	; 0x28
	for(uint32_t i = 0; i<490; i++){
    9f16:	3801      	subs	r0, #1
    9f18:	d0b2      	beq.n	9e80 <grid_port_receive_task+0xac>
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    9f1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    9f1c:	18e2      	adds	r2, r4, r3
    9f1e:	f892 2800 	ldrb.w	r2, [r2, #2048]	; 0x800
    9f22:	2a0a      	cmp	r2, #10
    9f24:	d0a8      	beq.n	9e78 <grid_port_receive_task+0xa4>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    9f26:	2a00      	cmp	r2, #0
    9f28:	d0aa      	beq.n	9e80 <grid_port_receive_task+0xac>
		if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1){
    9f2a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9f2c:	1e51      	subs	r1, r2, #1
    9f2e:	428b      	cmp	r3, r1
    9f30:	d0a9      	beq.n	9e86 <grid_port_receive_task+0xb2>
		if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0){			
    9f32:	42b3      	cmp	r3, r6
    9f34:	d0b9      	beq.n	9eaa <grid_port_receive_task+0xd6>
		if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0){	
    9f36:	f202 72cf 	addw	r2, r2, #1999	; 0x7cf
    9f3a:	fbae 8102 	umull	r8, r1, lr, r2
    9f3e:	09c9      	lsrs	r1, r1, #7
    9f40:	fb07 2211 	mls	r2, r7, r1, r2
    9f44:	4422      	add	r2, r4
    9f46:	f892 2800 	ldrb.w	r2, [r2, #2048]	; 0x800
    9f4a:	2a00      	cmp	r2, #0
    9f4c:	d1ce      	bne.n	9eec <grid_port_receive_task+0x118>
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    9f4e:	4563      	cmp	r3, ip
    9f50:	d9de      	bls.n	9f10 <grid_port_receive_task+0x13c>
    9f52:	e7b6      	b.n	9ec2 <grid_port_receive_task+0xee>
    9f54:	4770      	bx	lr
    9f56:	bf00      	nop
    9f58:	0000e5ac 	.word	0x0000e5ac
    9f5c:	0000e584 	.word	0x0000e584
    9f60:	0000c9d1 	.word	0x0000c9d1
    9f64:	00009d51 	.word	0x00009d51
    9f68:	20003310 	.word	0x20003310
    9f6c:	00003b65 	.word	0x00003b65
    9f70:	0000e560 	.word	0x0000e560
    9f74:	0000e5c8 	.word	0x0000e5c8
    9f78:	0000e5e4 	.word	0x0000e5e4
    9f7c:	0000e600 	.word	0x0000e600
    9f80:	10624dd3 	.word	0x10624dd3

00009f84 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint32_t startcommand, uint32_t len){
    9f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9f88:	b087      	sub	sp, #28
    9f8a:	af02      	add	r7, sp, #8
    9f8c:	4606      	mov	r6, r0
    9f8e:	4690      	mov	r8, r2
	uint8_t buffer[length];			
    9f90:	1dd3      	adds	r3, r2, #7
    9f92:	f023 0307 	bic.w	r3, r3, #7
    9f96:	ebad 0d03 	sub.w	sp, sp, r3
    9f9a:	ad02      	add	r5, sp, #8
	for (uint32_t i = 0; i<length; i++){
    9f9c:	2a00      	cmp	r2, #0
    9f9e:	f000 8239 	beq.w	a414 <grid_port_receive_decode+0x490>
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    9fa2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    9fa4:	eb05 0908 	add.w	r9, r5, r8
    9fa8:	4629      	mov	r1, r5
    9faa:	eba2 0c05 	sub.w	ip, r2, r5
    9fae:	f8df e2ec 	ldr.w	lr, [pc, #748]	; a29c <grid_port_receive_decode+0x318>
    9fb2:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    9fb6:	2000      	movs	r0, #0
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    9fb8:	eb0c 0a01 	add.w	sl, ip, r1
    9fbc:	fbae b30a 	umull	fp, r3, lr, sl
    9fc0:	09db      	lsrs	r3, r3, #7
    9fc2:	fb04 a313 	mls	r3, r4, r3, sl
    9fc6:	4433      	add	r3, r6
    9fc8:	f893 a800 	ldrb.w	sl, [r3, #2048]	; 0x800
    9fcc:	f801 ab01 	strb.w	sl, [r1], #1
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    9fd0:	f883 0800 	strb.w	r0, [r3, #2048]	; 0x800
	for (uint32_t i = 0; i<length; i++){
    9fd4:	4549      	cmp	r1, r9
    9fd6:	d1ef      	bne.n	9fb8 <grid_port_receive_decode+0x34>
	message = &buffer[0];
    9fd8:	46aa      	mov	sl, r5
    9fda:	eb08 0e02 	add.w	lr, r8, r2
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    9fde:	4caf      	ldr	r4, [pc, #700]	; (a29c <grid_port_receive_decode+0x318>)
    9fe0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    9fe4:	2100      	movs	r1, #0
    9fe6:	fba4 c302 	umull	ip, r3, r4, r2
    9fea:	09db      	lsrs	r3, r3, #7
    9fec:	fb00 2313 	mls	r3, r0, r3, r2
    9ff0:	4433      	add	r3, r6
    9ff2:	f883 1800 	strb.w	r1, [r3, #2048]	; 0x800
    9ff6:	3201      	adds	r2, #1
	for (uint32_t i = 0; i<length; i++){
    9ff8:	4572      	cmp	r2, lr
    9ffa:	d1f4      	bne.n	9fe6 <grid_port_receive_decode+0x62>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    9ffc:	6af2      	ldr	r2, [r6, #44]	; 0x2c
    9ffe:	4442      	add	r2, r8
    a000:	4ba6      	ldr	r3, [pc, #664]	; (a29c <grid_port_receive_decode+0x318>)
    a002:	fba3 1302 	umull	r1, r3, r3, r2
    a006:	09db      	lsrs	r3, r3, #7
    a008:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    a00c:	fb01 2313 	mls	r3, r1, r3, r2
    a010:	62f3      	str	r3, [r6, #44]	; 0x2c
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    a012:	62b3      	str	r3, [r6, #40]	; 0x28
	por->rx_double_buffer_status = 0;
    a014:	2300      	movs	r3, #0
    a016:	6273      	str	r3, [r6, #36]	; 0x24
 	for (uint32_t i = 1; i<length; i++){
    a018:	f1b8 0f01 	cmp.w	r8, #1
    a01c:	f240 8209 	bls.w	a432 <grid_port_receive_decode+0x4ae>
    a020:	2401      	movs	r4, #1
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    a022:	f8df b2e0 	ldr.w	fp, [pc, #736]	; a304 <grid_port_receive_decode+0x380>
    a026:	f8df 929c 	ldr.w	r9, [pc, #668]	; a2c4 <grid_port_receive_decode+0x340>
    a02a:	e003      	b.n	a034 <grid_port_receive_decode+0xb0>
 	for (uint32_t i = 1; i<length; i++){
    a02c:	3401      	adds	r4, #1
    a02e:	45a0      	cmp	r8, r4
    a030:	f240 81ff 	bls.w	a432 <grid_port_receive_decode+0x4ae>
 		if (buffer[i] == GRID_MSG_START_OF_HEADING){
    a034:	f815 3f01 	ldrb.w	r3, [r5, #1]!
    a038:	2b01      	cmp	r3, #1
    a03a:	d1f7      	bne.n	a02c <grid_port_receive_decode+0xa8>
 			length -= i;
    a03c:	eba8 0804 	sub.w	r8, r8, r4
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    a040:	4659      	mov	r1, fp
    a042:	4897      	ldr	r0, [pc, #604]	; (a2a0 <grid_port_receive_decode+0x31c>)
    a044:	47c8      	blx	r9
 			message = &buffer[i];
    a046:	46aa      	mov	sl, r5
    a048:	e7f0      	b.n	a02c <grid_port_receive_decode+0xa8>
	if (message[0] == 1 && message [length-1] == 10){
    a04a:	eb0a 0308 	add.w	r3, sl, r8
    a04e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    a052:	2b0a      	cmp	r3, #10
    a054:	f040 81f2 	bne.w	a43c <grid_port_receive_decode+0x4b8>
		checksum_received = grid_msg_checksum_read(message, length);
    a058:	4641      	mov	r1, r8
    a05a:	4650      	mov	r0, sl
    a05c:	4b91      	ldr	r3, [pc, #580]	; (a2a4 <grid_port_receive_decode+0x320>)
    a05e:	4798      	blx	r3
    a060:	4604      	mov	r4, r0
		checksum_calculated = grid_msg_checksum_calculate(message, length);
    a062:	4641      	mov	r1, r8
    a064:	4650      	mov	r0, sl
    a066:	4b90      	ldr	r3, [pc, #576]	; (a2a8 <grid_port_receive_decode+0x324>)
    a068:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    a06a:	4284      	cmp	r4, r0
    a06c:	f040 81c4 	bne.w	a3f8 <grid_port_receive_decode+0x474>
			if (message[1] == GRID_MSG_BROADCAST){ // Broadcast message
    a070:	f89a 3001 	ldrb.w	r3, [sl, #1]
    a074:	2b0f      	cmp	r3, #15
    a076:	f000 808b 	beq.w	a190 <grid_port_receive_decode+0x20c>
			else if (message[1] == GRID_MSG_DIRECT){ // Direct Message
    a07a:	2b0e      	cmp	r3, #14
    a07c:	f040 81ae 	bne.w	a3dc <grid_port_receive_decode+0x458>
				if (message[2] == GRID_MSG_ACKNOWLEDGE){				
    a080:	f89a 3002 	ldrb.w	r3, [sl, #2]
    a084:	2b07      	cmp	r3, #7
    a086:	f040 81e6 	bne.w	a456 <grid_port_receive_decode+0x4d2>
					struct grid_ui_report* stored_report = por->ping_report;
    a08a:	6874      	ldr	r4, [r6, #4]
					local_stored = grid_sys_read_hex_string_value(&stored_report->payload[6], 2, error_flag);
    a08c:	6860      	ldr	r0, [r4, #4]
    a08e:	2200      	movs	r2, #0
    a090:	2102      	movs	r1, #2
    a092:	3006      	adds	r0, #6
    a094:	f8df 921c 	ldr.w	r9, [pc, #540]	; a2b4 <grid_port_receive_decode+0x330>
    a098:	47c8      	blx	r9
    a09a:	b2c5      	uxtb	r5, r0
					remote_stored = grid_sys_read_hex_string_value(&stored_report->payload[8], 2, error_flag);
    a09c:	6860      	ldr	r0, [r4, #4]
    a09e:	2200      	movs	r2, #0
    a0a0:	2102      	movs	r1, #2
    a0a2:	3008      	adds	r0, #8
    a0a4:	47c8      	blx	r9
    a0a6:	b2c3      	uxtb	r3, r0
    a0a8:	60fb      	str	r3, [r7, #12]
					local_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    a0aa:	2200      	movs	r2, #0
    a0ac:	2102      	movs	r1, #2
    a0ae:	f10a 0008 	add.w	r0, sl, #8
    a0b2:	47c8      	blx	r9
    a0b4:	fa5f fb80 	uxtb.w	fp, r0
					remote_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    a0b8:	2200      	movs	r2, #0
    a0ba:	2102      	movs	r1, #2
    a0bc:	f10a 0006 	add.w	r0, sl, #6
    a0c0:	47c8      	blx	r9
    a0c2:	60b8      	str	r0, [r7, #8]
    a0c4:	fa5f f980 	uxtb.w	r9, r0
					if (por->partner_status == 0){
    a0c8:	f241 0307 	movw	r3, #4103	; 0x1007
    a0cc:	5cf3      	ldrb	r3, [r6, r3]
    a0ce:	2b00      	cmp	r3, #0
    a0d0:	f040 8135 	bne.w	a33e <grid_port_receive_decode+0x3ba>
						if (local_stored == 255){ // I have no clue				
    a0d4:	2dff      	cmp	r5, #255	; 0xff
    a0d6:	f000 8119 	beq.w	a30c <grid_port_receive_decode+0x388>
						if (remote_received != remote_stored){
    a0da:	68fb      	ldr	r3, [r7, #12]
    a0dc:	454b      	cmp	r3, r9
    a0de:	d011      	beq.n	a104 <grid_port_receive_decode+0x180>
							grid_sys_write_hex_string_value(&stored_report->payload[8], 2, remote_received);
    a0e0:	6860      	ldr	r0, [r4, #4]
    a0e2:	7a3a      	ldrb	r2, [r7, #8]
    a0e4:	2102      	movs	r1, #2
    a0e6:	3008      	adds	r0, #8
    a0e8:	4b70      	ldr	r3, [pc, #448]	; (a2ac <grid_port_receive_decode+0x328>)
    a0ea:	4798      	blx	r3
							grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));
    a0ec:	f8d4 9004 	ldr.w	r9, [r4, #4]
    a0f0:	78a4      	ldrb	r4, [r4, #2]
    a0f2:	4621      	mov	r1, r4
    a0f4:	4648      	mov	r0, r9
    a0f6:	4b6c      	ldr	r3, [pc, #432]	; (a2a8 <grid_port_receive_decode+0x324>)
    a0f8:	4798      	blx	r3
    a0fa:	4602      	mov	r2, r0
    a0fc:	4621      	mov	r1, r4
    a0fe:	4648      	mov	r0, r9
    a100:	4b6b      	ldr	r3, [pc, #428]	; (a2b0 <grid_port_receive_decode+0x32c>)
    a102:	4798      	blx	r3
						if (local_stored != local_received){
    a104:	455d      	cmp	r5, fp
    a106:	f040 81a6 	bne.w	a456 <grid_port_receive_decode+0x4d2>
							por->partner_fi = (message[3] - por->direction + 6)%4;
    a10a:	f89a 3003 	ldrb.w	r3, [sl, #3]
    a10e:	7b72      	ldrb	r2, [r6, #13]
    a110:	1a9b      	subs	r3, r3, r2
    a112:	3306      	adds	r3, #6
    a114:	425a      	negs	r2, r3
    a116:	f003 0303 	and.w	r3, r3, #3
    a11a:	f002 0203 	and.w	r2, r2, #3
    a11e:	bf58      	it	pl
    a120:	4253      	negpl	r3, r2
    a122:	f241 0204 	movw	r2, #4100	; 0x1004
    a126:	54b3      	strb	r3, [r6, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    a128:	f1a8 000a 	sub.w	r0, r8, #10
    a12c:	2200      	movs	r2, #0
    a12e:	2102      	movs	r1, #2
    a130:	4450      	add	r0, sl
    a132:	4b60      	ldr	r3, [pc, #384]	; (a2b4 <grid_port_receive_decode+0x330>)
    a134:	4798      	blx	r3
    a136:	f506 5380 	add.w	r3, r6, #4096	; 0x1000
    a13a:	6018      	str	r0, [r3, #0]
							por->partner_status = 1;
    a13c:	2201      	movs	r2, #1
    a13e:	f241 0307 	movw	r3, #4103	; 0x1007
    a142:	54f2      	strb	r2, [r6, r3]
							grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    a144:	4c5c      	ldr	r4, [pc, #368]	; (a2b8 <grid_port_receive_decode+0x334>)
    a146:	4620      	mov	r0, r4
    a148:	4b5c      	ldr	r3, [pc, #368]	; (a2bc <grid_port_receive_decode+0x338>)
    a14a:	4798      	blx	r3
    a14c:	b2c0      	uxtb	r0, r0
    a14e:	7020      	strb	r0, [r4, #0]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    a150:	495b      	ldr	r1, [pc, #364]	; (a2c0 <grid_port_receive_decode+0x33c>)
    a152:	4853      	ldr	r0, [pc, #332]	; (a2a0 <grid_port_receive_decode+0x31c>)
    a154:	4b5b      	ldr	r3, [pc, #364]	; (a2c4 <grid_port_receive_decode+0x340>)
    a156:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // GREEN
    a158:	23c8      	movs	r3, #200	; 0xc8
    a15a:	9301      	str	r3, [sp, #4]
    a15c:	2302      	movs	r3, #2
    a15e:	9300      	str	r3, [sp, #0]
    a160:	2300      	movs	r3, #0
    a162:	22ff      	movs	r2, #255	; 0xff
    a164:	4619      	mov	r1, r3
    a166:	4620      	mov	r0, r4
    a168:	4d57      	ldr	r5, [pc, #348]	; (a2c8 <grid_port_receive_decode+0x344>)
    a16a:	47a8      	blx	r5
							if (grid_sys_state.bank_select!=255){
    a16c:	7a63      	ldrb	r3, [r4, #9]
    a16e:	b2db      	uxtb	r3, r3
    a170:	2bff      	cmp	r3, #255	; 0xff
    a172:	f000 8170 	beq.w	a456 <grid_port_receive_decode+0x4d2>
								grid_sys_write_hex_string_value(&mod->report_array[GRID_REPORT_INDEX_MAPMODE].payload[7], 2, grid_sys_state.bank_select);
    a176:	7a62      	ldrb	r2, [r4, #9]
    a178:	4c54      	ldr	r4, [pc, #336]	; (a2cc <grid_port_receive_decode+0x348>)
    a17a:	6863      	ldr	r3, [r4, #4]
    a17c:	6d58      	ldr	r0, [r3, #84]	; 0x54
    a17e:	2102      	movs	r1, #2
    a180:	3007      	adds	r0, #7
    a182:	4b4a      	ldr	r3, [pc, #296]	; (a2ac <grid_port_receive_decode+0x328>)
    a184:	4798      	blx	r3
								grid_report_sys_set_changed_flag(mod, GRID_REPORT_INDEX_MAPMODE);
    a186:	2105      	movs	r1, #5
    a188:	4620      	mov	r0, r4
    a18a:	4b51      	ldr	r3, [pc, #324]	; (a2d0 <grid_port_receive_decode+0x34c>)
    a18c:	4798      	blx	r3
    a18e:	e162      	b.n	a456 <grid_port_receive_decode+0x4d2>
				uint8_t received_id  = grid_msg_get_id(message);;			
    a190:	4650      	mov	r0, sl
    a192:	4b50      	ldr	r3, [pc, #320]	; (a2d4 <grid_port_receive_decode+0x350>)
    a194:	4798      	blx	r3
    a196:	4683      	mov	fp, r0
				uint8_t received_age = grid_msg_get_age(message);
    a198:	4650      	mov	r0, sl
    a19a:	4b4f      	ldr	r3, [pc, #316]	; (a2d8 <grid_port_receive_decode+0x354>)
    a19c:	4798      	blx	r3
    a19e:	4681      	mov	r9, r0
				int8_t received_dx  = grid_msg_get_dx(message) - GRID_SYS_DEFAULT_POSITION;
    a1a0:	4650      	mov	r0, sl
    a1a2:	4b4e      	ldr	r3, [pc, #312]	; (a2dc <grid_port_receive_decode+0x358>)
    a1a4:	4798      	blx	r3
    a1a6:	4605      	mov	r5, r0
    a1a8:	f1a0 047f 	sub.w	r4, r0, #127	; 0x7f
    a1ac:	b264      	sxtb	r4, r4
				int8_t received_dy  = grid_msg_get_dy(message) - GRID_SYS_DEFAULT_POSITION;
    a1ae:	4650      	mov	r0, sl
    a1b0:	4b4b      	ldr	r3, [pc, #300]	; (a2e0 <grid_port_receive_decode+0x35c>)
    a1b2:	4798      	blx	r3
    a1b4:	f1a0 037f 	sub.w	r3, r0, #127	; 0x7f
    a1b8:	b25b      	sxtb	r3, r3
				if (por->partner_fi == 0){ // 0 deg		
    a1ba:	f241 0204 	movw	r2, #4100	; 0x1004
    a1be:	5cb2      	ldrb	r2, [r6, r2]
    a1c0:	b12a      	cbz	r2, a1ce <grid_port_receive_decode+0x24a>
				else if(por->partner_fi == 1){ // 90 deg
    a1c2:	2a01      	cmp	r2, #1
    a1c4:	d157      	bne.n	a276 <grid_port_receive_decode+0x2f2>
					rotated_dx  -= received_dy;
    a1c6:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
					rotated_dy  += received_dx;
    a1ca:	4623      	mov	r3, r4
					rotated_dx  -= received_dy;
    a1cc:	b244      	sxtb	r4, r0
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    a1ce:	f241 0205 	movw	r2, #4101	; 0x1005
    a1d2:	5cb5      	ldrb	r5, [r6, r2]
    a1d4:	357f      	adds	r5, #127	; 0x7f
    a1d6:	442c      	add	r4, r5
    a1d8:	b2e5      	uxtb	r5, r4
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    a1da:	f241 0206 	movw	r2, #4102	; 0x1006
    a1de:	5cb4      	ldrb	r4, [r6, r2]
    a1e0:	347f      	adds	r4, #127	; 0x7f
    a1e2:	441c      	add	r4, r3
    a1e4:	b2e4      	uxtb	r4, r4
				grid_msg_set_id(message, updated_id);
    a1e6:	4659      	mov	r1, fp
    a1e8:	4650      	mov	r0, sl
    a1ea:	4b3e      	ldr	r3, [pc, #248]	; (a2e4 <grid_port_receive_decode+0x360>)
    a1ec:	4798      	blx	r3
				grid_msg_set_dx(message, updated_dx);
    a1ee:	4629      	mov	r1, r5
    a1f0:	4650      	mov	r0, sl
    a1f2:	4b3d      	ldr	r3, [pc, #244]	; (a2e8 <grid_port_receive_decode+0x364>)
    a1f4:	4798      	blx	r3
				grid_msg_set_dy(message, updated_dy);
    a1f6:	4621      	mov	r1, r4
    a1f8:	4650      	mov	r0, sl
    a1fa:	4b3c      	ldr	r3, [pc, #240]	; (a2ec <grid_port_receive_decode+0x368>)
    a1fc:	4798      	blx	r3
				grid_msg_set_age(message, updated_age);
    a1fe:	4649      	mov	r1, r9
    a200:	4650      	mov	r0, sl
    a202:	4b3b      	ldr	r3, [pc, #236]	; (a2f0 <grid_port_receive_decode+0x36c>)
    a204:	4798      	blx	r3
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    a206:	eb05 250b 	add.w	r5, r5, fp, lsl #8
    a20a:	eb04 2405 	add.w	r4, r4, r5, lsl #8
    a20e:	eb09 2404 	add.w	r4, r9, r4, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    a212:	4621      	mov	r1, r4
    a214:	4828      	ldr	r0, [pc, #160]	; (a2b8 <grid_port_receive_decode+0x334>)
    a216:	4b37      	ldr	r3, [pc, #220]	; (a2f4 <grid_port_receive_decode+0x370>)
    a218:	4798      	blx	r3
    a21a:	2800      	cmp	r0, #0
    a21c:	f040 811b 	bne.w	a456 <grid_port_receive_decode+0x4d2>
					grid_msg_checksum_write(message, length, grid_msg_checksum_calculate(message, length));
    a220:	4641      	mov	r1, r8
    a222:	4650      	mov	r0, sl
    a224:	4b20      	ldr	r3, [pc, #128]	; (a2a8 <grid_port_receive_decode+0x324>)
    a226:	4798      	blx	r3
    a228:	4602      	mov	r2, r0
    a22a:	4641      	mov	r1, r8
    a22c:	4650      	mov	r0, sl
    a22e:	4b20      	ldr	r3, [pc, #128]	; (a2b0 <grid_port_receive_decode+0x32c>)
    a230:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    a232:	f606 76e8 	addw	r6, r6, #4072	; 0xfe8
    a236:	fa1f f188 	uxth.w	r1, r8
    a23a:	4630      	mov	r0, r6
    a23c:	4b2e      	ldr	r3, [pc, #184]	; (a2f8 <grid_port_receive_decode+0x374>)
    a23e:	4798      	blx	r3
    a240:	2800      	cmp	r0, #0
    a242:	f000 8108 	beq.w	a456 <grid_port_receive_decode+0x4d2>
						for (uint8_t i=0; i<length; i++){
    a246:	f1b8 0f00 	cmp.w	r8, #0
    a24a:	d00c      	beq.n	a266 <grid_port_receive_decode+0x2e2>
    a24c:	2300      	movs	r3, #0
    a24e:	461d      	mov	r5, r3
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    a250:	f8df 90b4 	ldr.w	r9, [pc, #180]	; a308 <grid_port_receive_decode+0x384>
    a254:	f81a 1003 	ldrb.w	r1, [sl, r3]
    a258:	4630      	mov	r0, r6
    a25a:	47c8      	blx	r9
						for (uint8_t i=0; i<length; i++){
    a25c:	3501      	adds	r5, #1
    a25e:	b2ed      	uxtb	r5, r5
    a260:	462b      	mov	r3, r5
    a262:	4545      	cmp	r5, r8
    a264:	d3f6      	bcc.n	a254 <grid_port_receive_decode+0x2d0>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    a266:	4630      	mov	r0, r6
    a268:	4b24      	ldr	r3, [pc, #144]	; (a2fc <grid_port_receive_decode+0x378>)
    a26a:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);										
    a26c:	4621      	mov	r1, r4
    a26e:	4812      	ldr	r0, [pc, #72]	; (a2b8 <grid_port_receive_decode+0x334>)
    a270:	4b23      	ldr	r3, [pc, #140]	; (a300 <grid_port_receive_decode+0x37c>)
    a272:	4798      	blx	r3
    a274:	e0ef      	b.n	a456 <grid_port_receive_decode+0x4d2>
				else if(por->partner_fi == 2){ // 180 deg
    a276:	2a02      	cmp	r2, #2
    a278:	d106      	bne.n	a288 <grid_port_receive_decode+0x304>
					rotated_dx  -= received_dx;
    a27a:	f1c5 047f 	rsb	r4, r5, #127	; 0x7f
    a27e:	b264      	sxtb	r4, r4
					rotated_dy  -= received_dy;
    a280:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
    a284:	b243      	sxtb	r3, r0
    a286:	e7a2      	b.n	a1ce <grid_port_receive_decode+0x24a>
				else if(por->partner_fi == 3){ // 270 deg
    a288:	2a03      	cmp	r2, #3
    a28a:	d002      	beq.n	a292 <grid_port_receive_decode+0x30e>
				int8_t rotated_dy = 0;
    a28c:	2300      	movs	r3, #0
				int8_t rotated_dx = 0;
    a28e:	461c      	mov	r4, r3
    a290:	e79d      	b.n	a1ce <grid_port_receive_decode+0x24a>
					rotated_dy  -= received_dx;
    a292:	f1c5 057f 	rsb	r5, r5, #127	; 0x7f
					rotated_dx  += received_dy;
    a296:	461c      	mov	r4, r3
					rotated_dy  -= received_dx;
    a298:	b26b      	sxtb	r3, r5
    a29a:	e798      	b.n	a1ce <grid_port_receive_decode+0x24a>
    a29c:	10624dd3 	.word	0x10624dd3
    a2a0:	0000e584 	.word	0x0000e584
    a2a4:	00003ee9 	.word	0x00003ee9
    a2a8:	00003ecd 	.word	0x00003ecd
    a2ac:	00003bf9 	.word	0x00003bf9
    a2b0:	00003f09 	.word	0x00003f09
    a2b4:	00003bb9 	.word	0x00003bb9
    a2b8:	20003310 	.word	0x20003310
    a2bc:	00003b01 	.word	0x00003b01
    a2c0:	0000e630 	.word	0x0000e630
    a2c4:	0000c9d1 	.word	0x0000c9d1
    a2c8:	00003b65 	.word	0x00003b65
    a2cc:	20003300 	.word	0x20003300
    a2d0:	00004345 	.word	0x00004345
    a2d4:	00003f1d 	.word	0x00003f1d
    a2d8:	00003f7d 	.word	0x00003f7d
    a2dc:	00003f3d 	.word	0x00003f3d
    a2e0:	00003f5d 	.word	0x00003f5d
    a2e4:	00003f9d 	.word	0x00003f9d
    a2e8:	00003fb1 	.word	0x00003fb1
    a2ec:	00003fc5 	.word	0x00003fc5
    a2f0:	00003fd9 	.word	0x00003fd9
    a2f4:	00003fed 	.word	0x00003fed
    a2f8:	00001375 	.word	0x00001375
    a2fc:	000013c1 	.word	0x000013c1
    a300:	00004017 	.word	0x00004017
    a304:	0000e61c 	.word	0x0000e61c
    a308:	000013a5 	.word	0x000013a5
							uint8_t new_local = grid_sys_rtc_get_time(&grid_sys_state)%128;
    a30c:	4854      	ldr	r0, [pc, #336]	; (a460 <grid_port_receive_decode+0x4dc>)
    a30e:	4b55      	ldr	r3, [pc, #340]	; (a464 <grid_port_receive_decode+0x4e0>)
    a310:	4798      	blx	r3
    a312:	f000 057f 	and.w	r5, r0, #127	; 0x7f
							grid_sys_write_hex_string_value(&stored_report->payload[6], 2, new_local);
    a316:	6860      	ldr	r0, [r4, #4]
    a318:	462a      	mov	r2, r5
    a31a:	2102      	movs	r1, #2
    a31c:	3006      	adds	r0, #6
    a31e:	4b52      	ldr	r3, [pc, #328]	; (a468 <grid_port_receive_decode+0x4e4>)
    a320:	4798      	blx	r3
							grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));
    a322:	6863      	ldr	r3, [r4, #4]
    a324:	78a2      	ldrb	r2, [r4, #2]
    a326:	603a      	str	r2, [r7, #0]
    a328:	4611      	mov	r1, r2
    a32a:	607b      	str	r3, [r7, #4]
    a32c:	4618      	mov	r0, r3
    a32e:	4b4f      	ldr	r3, [pc, #316]	; (a46c <grid_port_receive_decode+0x4e8>)
    a330:	4798      	blx	r3
    a332:	4602      	mov	r2, r0
    a334:	6839      	ldr	r1, [r7, #0]
    a336:	6878      	ldr	r0, [r7, #4]
    a338:	4b4d      	ldr	r3, [pc, #308]	; (a470 <grid_port_receive_decode+0x4ec>)
    a33a:	4798      	blx	r3
    a33c:	e6cd      	b.n	a0da <grid_port_receive_decode+0x156>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    a33e:	f89a 3003 	ldrb.w	r3, [sl, #3]
    a342:	7b72      	ldrb	r2, [r6, #13]
    a344:	1a9b      	subs	r3, r3, r2
    a346:	3306      	adds	r3, #6
    a348:	425a      	negs	r2, r3
    a34a:	f003 0303 	and.w	r3, r3, #3
    a34e:	f002 0203 	and.w	r2, r2, #3
    a352:	bf58      	it	pl
    a354:	4253      	negpl	r3, r2
    a356:	f241 0204 	movw	r2, #4100	; 0x1004
    a35a:	5cb2      	ldrb	r2, [r6, r2]
    a35c:	68f9      	ldr	r1, [r7, #12]
    a35e:	455d      	cmp	r5, fp
    a360:	bf08      	it	eq
    a362:	4549      	cmpeq	r1, r9
    a364:	bf0c      	ite	eq
    a366:	2501      	moveq	r5, #1
    a368:	2500      	movne	r5, #0
    a36a:	4293      	cmp	r3, r2
    a36c:	bf14      	ite	ne
    a36e:	2500      	movne	r5, #0
    a370:	f005 0501 	andeq.w	r5, r5, #1
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    a374:	f506 5380 	add.w	r3, r6, #4096	; 0x1000
    a378:	f8d3 9000 	ldr.w	r9, [r3]
    a37c:	f1a8 000a 	sub.w	r0, r8, #10
    a380:	2200      	movs	r2, #0
    a382:	2102      	movs	r1, #2
    a384:	4450      	add	r0, sl
    a386:	4b3b      	ldr	r3, [pc, #236]	; (a474 <grid_port_receive_decode+0x4f0>)
    a388:	4798      	blx	r3
						if (validator == 1){
    a38a:	4548      	cmp	r0, r9
    a38c:	d101      	bne.n	a392 <grid_port_receive_decode+0x40e>
    a38e:	2d00      	cmp	r5, #0
    a390:	d161      	bne.n	a456 <grid_port_receive_decode+0x4d2>
							por->partner_status = 0;
    a392:	2200      	movs	r2, #0
    a394:	f241 0307 	movw	r3, #4103	; 0x1007
    a398:	54f2      	strb	r2, [r6, r3]
							grid_sys_write_hex_string_value(&stored_report->payload[8], 2, 255);
    a39a:	6860      	ldr	r0, [r4, #4]
    a39c:	22ff      	movs	r2, #255	; 0xff
    a39e:	2102      	movs	r1, #2
    a3a0:	3008      	adds	r0, #8
    a3a2:	4d31      	ldr	r5, [pc, #196]	; (a468 <grid_port_receive_decode+0x4e4>)
    a3a4:	47a8      	blx	r5
							grid_sys_write_hex_string_value(&stored_report->payload[6], 2, 255);
    a3a6:	6860      	ldr	r0, [r4, #4]
    a3a8:	22ff      	movs	r2, #255	; 0xff
    a3aa:	2102      	movs	r1, #2
    a3ac:	3006      	adds	r0, #6
    a3ae:	47a8      	blx	r5
							grid_msg_checksum_write(stored_report->payload, stored_report->payload_length, grid_msg_checksum_calculate(stored_report->payload, stored_report->payload_length));														
    a3b0:	6865      	ldr	r5, [r4, #4]
    a3b2:	78a4      	ldrb	r4, [r4, #2]
    a3b4:	4621      	mov	r1, r4
    a3b6:	4628      	mov	r0, r5
    a3b8:	4b2c      	ldr	r3, [pc, #176]	; (a46c <grid_port_receive_decode+0x4e8>)
    a3ba:	4798      	blx	r3
    a3bc:	4602      	mov	r2, r0
    a3be:	4621      	mov	r1, r4
    a3c0:	4628      	mov	r0, r5
    a3c2:	4b2b      	ldr	r3, [pc, #172]	; (a470 <grid_port_receive_decode+0x4ec>)
    a3c4:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200); // WHITE
    a3c6:	23c8      	movs	r3, #200	; 0xc8
    a3c8:	9301      	str	r3, [sp, #4]
    a3ca:	2302      	movs	r3, #2
    a3cc:	9300      	str	r3, [sp, #0]
    a3ce:	23ff      	movs	r3, #255	; 0xff
    a3d0:	461a      	mov	r2, r3
    a3d2:	4619      	mov	r1, r3
    a3d4:	4822      	ldr	r0, [pc, #136]	; (a460 <grid_port_receive_decode+0x4dc>)
    a3d6:	4c28      	ldr	r4, [pc, #160]	; (a478 <grid_port_receive_decode+0x4f4>)
    a3d8:	47a0      	blx	r4
    a3da:	e03c      	b.n	a456 <grid_port_receive_decode+0x4d2>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED SHORT
    a3dc:	23c8      	movs	r3, #200	; 0xc8
    a3de:	9301      	str	r3, [sp, #4]
    a3e0:	2302      	movs	r3, #2
    a3e2:	9300      	str	r3, [sp, #0]
    a3e4:	2300      	movs	r3, #0
    a3e6:	461a      	mov	r2, r3
    a3e8:	21ff      	movs	r1, #255	; 0xff
    a3ea:	481d      	ldr	r0, [pc, #116]	; (a460 <grid_port_receive_decode+0x4dc>)
    a3ec:	4c22      	ldr	r4, [pc, #136]	; (a478 <grid_port_receive_decode+0x4f4>)
    a3ee:	47a0      	blx	r4
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    a3f0:	4822      	ldr	r0, [pc, #136]	; (a47c <grid_port_receive_decode+0x4f8>)
    a3f2:	4b23      	ldr	r3, [pc, #140]	; (a480 <grid_port_receive_decode+0x4fc>)
    a3f4:	4798      	blx	r3
    a3f6:	e02e      	b.n	a456 <grid_port_receive_decode+0x4d2>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    a3f8:	4822      	ldr	r0, [pc, #136]	; (a484 <grid_port_receive_decode+0x500>)
    a3fa:	4b21      	ldr	r3, [pc, #132]	; (a480 <grid_port_receive_decode+0x4fc>)
    a3fc:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 255, 1, 200); // BLUE BLINKY
    a3fe:	23c8      	movs	r3, #200	; 0xc8
    a400:	9301      	str	r3, [sp, #4]
    a402:	2301      	movs	r3, #1
    a404:	9300      	str	r3, [sp, #0]
    a406:	23ff      	movs	r3, #255	; 0xff
    a408:	2200      	movs	r2, #0
    a40a:	2114      	movs	r1, #20
    a40c:	4814      	ldr	r0, [pc, #80]	; (a460 <grid_port_receive_decode+0x4dc>)
    a40e:	4c1a      	ldr	r4, [pc, #104]	; (a478 <grid_port_receive_decode+0x4f4>)
    a410:	47a0      	blx	r4
    a412:	e020      	b.n	a456 <grid_port_receive_decode+0x4d2>
	message = &buffer[0];
    a414:	46aa      	mov	sl, r5
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    a416:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    a418:	4442      	add	r2, r8
    a41a:	4b1b      	ldr	r3, [pc, #108]	; (a488 <grid_port_receive_decode+0x504>)
    a41c:	fba3 1302 	umull	r1, r3, r3, r2
    a420:	09db      	lsrs	r3, r3, #7
    a422:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    a426:	fb01 2313 	mls	r3, r1, r3, r2
    a42a:	62c3      	str	r3, [r0, #44]	; 0x2c
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    a42c:	6283      	str	r3, [r0, #40]	; 0x28
	por->rx_double_buffer_status = 0;
    a42e:	2300      	movs	r3, #0
    a430:	6243      	str	r3, [r0, #36]	; 0x24
	if (message[0] == 1 && message [length-1] == 10){
    a432:	f89a 3000 	ldrb.w	r3, [sl]
    a436:	2b01      	cmp	r3, #1
    a438:	f43f ae07 	beq.w	a04a <grid_port_receive_decode+0xc6>
		grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 20, 2, 200); // BLUE BLINKY	
    a43c:	23c8      	movs	r3, #200	; 0xc8
    a43e:	9301      	str	r3, [sp, #4]
    a440:	2302      	movs	r3, #2
    a442:	9300      	str	r3, [sp, #0]
    a444:	2314      	movs	r3, #20
    a446:	2200      	movs	r2, #0
    a448:	4611      	mov	r1, r2
    a44a:	4805      	ldr	r0, [pc, #20]	; (a460 <grid_port_receive_decode+0x4dc>)
    a44c:	4c0a      	ldr	r4, [pc, #40]	; (a478 <grid_port_receive_decode+0x4f4>)
    a44e:	47a0      	blx	r4
		printf("{\"type\": \"ERROR\", \"data\": [\"Frame Error\"]}\r\n");
    a450:	480e      	ldr	r0, [pc, #56]	; (a48c <grid_port_receive_decode+0x508>)
    a452:	4b0b      	ldr	r3, [pc, #44]	; (a480 <grid_port_receive_decode+0x4fc>)
    a454:	4798      	blx	r3
}
    a456:	3714      	adds	r7, #20
    a458:	46bd      	mov	sp, r7
    a45a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a45e:	bf00      	nop
    a460:	20003310 	.word	0x20003310
    a464:	00003b01 	.word	0x00003b01
    a468:	00003bf9 	.word	0x00003bf9
    a46c:	00003ecd 	.word	0x00003ecd
    a470:	00003f09 	.word	0x00003f09
    a474:	00003bb9 	.word	0x00003bb9
    a478:	00003b65 	.word	0x00003b65
    a47c:	0000e638 	.word	0x0000e638
    a480:	0000cab9 	.word	0x0000cab9
    a484:	0000e670 	.word	0x0000e670
    a488:	10624dd3 	.word	0x10624dd3
    a48c:	0000e6a4 	.word	0x0000e6a4

0000a490 <grid_port_receive_complete_task>:
void grid_port_receive_complete_task(struct grid_port* por){
    a490:	b530      	push	{r4, r5, lr}
    a492:	b083      	sub	sp, #12
    a494:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    a496:	7f03      	ldrb	r3, [r0, #28]
    a498:	2b01      	cmp	r3, #1
    a49a:	d013      	beq.n	a4c4 <grid_port_receive_complete_task+0x34>
	grid_port_receive_task(por);	
    a49c:	4620      	mov	r0, r4
    a49e:	4b12      	ldr	r3, [pc, #72]	; (a4e8 <grid_port_receive_complete_task+0x58>)
    a4a0:	4798      	blx	r3
	if (por->rx_double_buffer_status == 0){
    a4a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a4a4:	b163      	cbz	r3, a4c0 <grid_port_receive_complete_task+0x30>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    a4a6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    a4a8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    a4aa:	4291      	cmp	r1, r2
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    a4ac:	bf34      	ite	cc
    a4ae:	3201      	addcc	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    a4b0:	f202 72d1 	addwcs	r2, r2, #2001	; 0x7d1
    a4b4:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    a4b6:	4620      	mov	r0, r4
    a4b8:	4b0c      	ldr	r3, [pc, #48]	; (a4ec <grid_port_receive_complete_task+0x5c>)
    a4ba:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    a4bc:	2300      	movs	r3, #0
    a4be:	6263      	str	r3, [r4, #36]	; 0x24
}
    a4c0:	b003      	add	sp, #12
    a4c2:	bd30      	pop	{r4, r5, pc}
		por->usart_error_flag = 0;
    a4c4:	2300      	movs	r3, #0
    a4c6:	7703      	strb	r3, [r0, #28]
		grid_port_reset_receiver(por);			
    a4c8:	4b09      	ldr	r3, [pc, #36]	; (a4f0 <grid_port_receive_complete_task+0x60>)
    a4ca:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    a4cc:	23c8      	movs	r3, #200	; 0xc8
    a4ce:	9301      	str	r3, [sp, #4]
    a4d0:	2302      	movs	r3, #2
    a4d2:	9300      	str	r3, [sp, #0]
    a4d4:	23ff      	movs	r3, #255	; 0xff
    a4d6:	461a      	mov	r2, r3
    a4d8:	4619      	mov	r1, r3
    a4da:	4806      	ldr	r0, [pc, #24]	; (a4f4 <grid_port_receive_complete_task+0x64>)
    a4dc:	4d06      	ldr	r5, [pc, #24]	; (a4f8 <grid_port_receive_complete_task+0x68>)
    a4de:	47a8      	blx	r5
		printf("{\"type\": \"ERROR\", \"data\": [\"Parity Error\"]}\r\n");
    a4e0:	4806      	ldr	r0, [pc, #24]	; (a4fc <grid_port_receive_complete_task+0x6c>)
    a4e2:	4b07      	ldr	r3, [pc, #28]	; (a500 <grid_port_receive_complete_task+0x70>)
    a4e4:	4798      	blx	r3
    a4e6:	e7d9      	b.n	a49c <grid_port_receive_complete_task+0xc>
    a4e8:	00009dd5 	.word	0x00009dd5
    a4ec:	00009f85 	.word	0x00009f85
    a4f0:	00009d51 	.word	0x00009d51
    a4f4:	20003310 	.word	0x20003310
    a4f8:	00003b65 	.word	0x00003b65
    a4fc:	0000e6d0 	.word	0x0000e6d0
    a500:	0000cab9 	.word	0x0000cab9

0000a504 <init_timer>:
#define RTC1SEC 16384

#define RTC1MS (RTC1SEC/1000)

void init_timer(void)
{
    a504:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1SEC/20;
    a506:	4c18      	ldr	r4, [pc, #96]	; (a568 <init_timer+0x64>)
    a508:	f240 3333 	movw	r3, #819	; 0x333
    a50c:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    a50e:	4b17      	ldr	r3, [pc, #92]	; (a56c <init_timer+0x68>)
    a510:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    a512:	2301      	movs	r3, #1
    a514:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1SEC;
    a516:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    a51a:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    a51c:	4a14      	ldr	r2, [pc, #80]	; (a570 <init_timer+0x6c>)
    a51e:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    a520:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_report.interval = RTC1SEC/10;
    a524:	f240 6266 	movw	r2, #1638	; 0x666
    a528:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    a52a:	4a12      	ldr	r2, [pc, #72]	; (a574 <init_timer+0x70>)
    a52c:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
    a52e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	
	RTC_Scheduler_realtime.interval = 1;
    a532:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    a534:	4a10      	ldr	r2, [pc, #64]	; (a578 <init_timer+0x74>)
    a536:	64e2      	str	r2, [r4, #76]	; 0x4c
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    a538:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    a53c:	4d0f      	ldr	r5, [pc, #60]	; (a57c <init_timer+0x78>)
    a53e:	1d21      	adds	r1, r4, #4
    a540:	4628      	mov	r0, r5
    a542:	4e0f      	ldr	r6, [pc, #60]	; (a580 <init_timer+0x7c>)
    a544:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    a546:	f104 0118 	add.w	r1, r4, #24
    a54a:	4628      	mov	r0, r5
    a54c:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
    a54e:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    a552:	4628      	mov	r0, r5
    a554:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    a556:	f104 0140 	add.w	r1, r4, #64	; 0x40
    a55a:	4628      	mov	r0, r5
    a55c:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    a55e:	4628      	mov	r0, r5
    a560:	4b08      	ldr	r3, [pc, #32]	; (a584 <init_timer+0x80>)
    a562:	4798      	blx	r3
    a564:	bd70      	pop	{r4, r5, r6, pc}
    a566:	bf00      	nop
    a568:	20000d68 	.word	0x20000d68
    a56c:	00009c41 	.word	0x00009c41
    a570:	00009c2d 	.word	0x00009c2d
    a574:	00009c21 	.word	0x00009c21
    a578:	00009ca5 	.word	0x00009ca5
    a57c:	20000f94 	.word	0x20000f94
    a580:	00005461 	.word	0x00005461
    a584:	00005421 	.word	0x00005421

0000a588 <grid_sys_userpage_set_bit>:
	

}


void grid_sys_userpage_set_bit(uint8_t* buffer, uint8_t offset, uint8_t value, uint8_t* changed){
    a588:	b430      	push	{r4, r5}
	
	uint8_t index = offset/8;
    a58a:	08cc      	lsrs	r4, r1, #3
	uint8_t bit = offset%8;
    a58c:	f001 0107 	and.w	r1, r1, #7
	
	if (value){ // SET BIT
    a590:	b162      	cbz	r2, a5ac <grid_sys_userpage_set_bit+0x24>

		if ((buffer[index] & (1<<bit)) == 0){
    a592:	5d02      	ldrb	r2, [r0, r4]
    a594:	fa42 f501 	asr.w	r5, r2, r1
    a598:	f015 0f01 	tst.w	r5, #1
    a59c:	d10d      	bne.n	a5ba <grid_sys_userpage_set_bit+0x32>
			
			buffer[index] |= (1<<bit);
    a59e:	2501      	movs	r5, #1
    a5a0:	fa05 f101 	lsl.w	r1, r5, r1
    a5a4:	4311      	orrs	r1, r2
    a5a6:	5501      	strb	r1, [r0, r4]
			*changed = 1;
    a5a8:	701d      	strb	r5, [r3, #0]
    a5aa:	e006      	b.n	a5ba <grid_sys_userpage_set_bit+0x32>
		}		
		
		
	}else{ // CLEAR BIT
						
		if ((buffer[index] & (1<<bit)) == (1<<bit)){
    a5ac:	5d05      	ldrb	r5, [r0, r4]
    a5ae:	2201      	movs	r2, #1
    a5b0:	fa02 f101 	lsl.w	r1, r2, r1
    a5b4:	ea31 0205 	bics.w	r2, r1, r5
    a5b8:	d001      	beq.n	a5be <grid_sys_userpage_set_bit+0x36>
		
				
	}
	
	
}
    a5ba:	bc30      	pop	{r4, r5}
    a5bc:	4770      	bx	lr
			buffer[index] &= ~(1<<bit);
    a5be:	ea25 0101 	bic.w	r1, r5, r1
    a5c2:	5501      	strb	r1, [r0, r4]
			*changed = 1;
    a5c4:	2201      	movs	r2, #1
    a5c6:	701a      	strb	r2, [r3, #0]
}
    a5c8:	e7f7      	b.n	a5ba <grid_sys_userpage_set_bit+0x32>
	...

0000a5cc <main>:


int main(void)
{
    a5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a5d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264

	atmel_start_init();	
    a5d4:	4b8b      	ldr	r3, [pc, #556]	; (a804 <main+0x238>)
    a5d6:	4798      	blx	r3
	// READ USER SPACE
	
	#include <hpl_user_area.h>
	
	volatile uint8_t user_area_buffer[512];
	volatile uint8_t user_area_changed_flag = 0;
    a5d8:	2500      	movs	r5, #0
    a5da:	f88d 505f 	strb.w	r5, [sp, #95]	; 0x5f
	
	#define  USER_ROW_BASE 0x804000
		
	_user_area_read(USER_ROW_BASE, 0, user_area_buffer, 512);	
    a5de:	f8df 82b8 	ldr.w	r8, [pc, #696]	; a898 <main+0x2cc>
    a5e2:	f44f 7300 	mov.w	r3, #512	; 0x200
    a5e6:	aa18      	add	r2, sp, #96	; 0x60
    a5e8:	4629      	mov	r1, r5
    a5ea:	4640      	mov	r0, r8
    a5ec:	4f86      	ldr	r7, [pc, #536]	; (a808 <main+0x23c>)
    a5ee:	47b8      	blx	r7
	


	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Reading User Row");
    a5f0:	4e86      	ldr	r6, [pc, #536]	; (a80c <main+0x240>)
    a5f2:	4987      	ldr	r1, [pc, #540]	; (a810 <main+0x244>)
    a5f4:	4630      	mov	r0, r6
    a5f6:	4c87      	ldr	r4, [pc, #540]	; (a814 <main+0x248>)
    a5f8:	47a0      	blx	r4
	_user_area_read(USER_ROW_BASE, 0, user_area_buffer, 512);	
    a5fa:	f44f 7300 	mov.w	r3, #512	; 0x200
    a5fe:	aa18      	add	r2, sp, #96	; 0x60
    a600:	4629      	mov	r1, r5
    a602:	4640      	mov	r0, r8
    a604:	47b8      	blx	r7


//BOD33 characteristics datasheet page 1796

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Verifying User Row");	
    a606:	4984      	ldr	r1, [pc, #528]	; (a818 <main+0x24c>)
    a608:	4630      	mov	r0, r6
    a60a:	47a0      	blx	r4
	
	// BOD33 Disable Bit => Set 0
	grid_sys_userpage_set_bit(user_area_buffer, 0, 0, &user_area_changed_flag);
    a60c:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a610:	462a      	mov	r2, r5
    a612:	4629      	mov	r1, r5
    a614:	a818      	add	r0, sp, #96	; 0x60
    a616:	4c81      	ldr	r4, [pc, #516]	; (a81c <main+0x250>)
    a618:	47a0      	blx	r4
	
	// BOD33 Level => Set 225 = b11100001
	grid_sys_userpage_set_bit(user_area_buffer, 1, 1, &user_area_changed_flag);
    a61a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a61e:	2201      	movs	r2, #1
    a620:	4611      	mov	r1, r2
    a622:	a818      	add	r0, sp, #96	; 0x60
    a624:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 2, 0, &user_area_changed_flag);
    a626:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a62a:	462a      	mov	r2, r5
    a62c:	2102      	movs	r1, #2
    a62e:	a818      	add	r0, sp, #96	; 0x60
    a630:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 3, 0, &user_area_changed_flag);
    a632:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a636:	462a      	mov	r2, r5
    a638:	2103      	movs	r1, #3
    a63a:	a818      	add	r0, sp, #96	; 0x60
    a63c:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 4, 0, &user_area_changed_flag);
    a63e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a642:	462a      	mov	r2, r5
    a644:	2104      	movs	r1, #4
    a646:	a818      	add	r0, sp, #96	; 0x60
    a648:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 5, 0, &user_area_changed_flag);
    a64a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a64e:	462a      	mov	r2, r5
    a650:	2105      	movs	r1, #5
    a652:	a818      	add	r0, sp, #96	; 0x60
    a654:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 6, 1, &user_area_changed_flag);
    a656:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a65a:	2201      	movs	r2, #1
    a65c:	2106      	movs	r1, #6
    a65e:	a818      	add	r0, sp, #96	; 0x60
    a660:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 7, 1, &user_area_changed_flag);
    a662:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a666:	2201      	movs	r2, #1
    a668:	2107      	movs	r1, #7
    a66a:	a818      	add	r0, sp, #96	; 0x60
    a66c:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 8, 1, &user_area_changed_flag);
    a66e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a672:	2201      	movs	r2, #1
    a674:	2108      	movs	r1, #8
    a676:	a818      	add	r0, sp, #96	; 0x60
    a678:	47a0      	blx	r4
	
	// BOD33 Action => Reset = b01
	grid_sys_userpage_set_bit(user_area_buffer, 9, 1, &user_area_changed_flag);
    a67a:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a67e:	2201      	movs	r2, #1
    a680:	2109      	movs	r1, #9
    a682:	a818      	add	r0, sp, #96	; 0x60
    a684:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 10, 0, &user_area_changed_flag);
    a686:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a68a:	462a      	mov	r2, r5
    a68c:	210a      	movs	r1, #10
    a68e:	a818      	add	r0, sp, #96	; 0x60
    a690:	47a0      	blx	r4

	// BOD33 Hysteresis => Set 15 = b1111
	grid_sys_userpage_set_bit(user_area_buffer, 11, 1, &user_area_changed_flag);
    a692:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a696:	2201      	movs	r2, #1
    a698:	210b      	movs	r1, #11
    a69a:	a818      	add	r0, sp, #96	; 0x60
    a69c:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 12, 1, &user_area_changed_flag);
    a69e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a6a2:	2201      	movs	r2, #1
    a6a4:	210c      	movs	r1, #12
    a6a6:	a818      	add	r0, sp, #96	; 0x60
    a6a8:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 13, 1, &user_area_changed_flag);
    a6aa:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a6ae:	2201      	movs	r2, #1
    a6b0:	210d      	movs	r1, #13
    a6b2:	a818      	add	r0, sp, #96	; 0x60
    a6b4:	47a0      	blx	r4
	grid_sys_userpage_set_bit(user_area_buffer, 14, 1, &user_area_changed_flag);	
    a6b6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
    a6ba:	2201      	movs	r2, #1
    a6bc:	210e      	movs	r1, #14
    a6be:	a818      	add	r0, sp, #96	; 0x60
    a6c0:	47a0      	blx	r4
	
		
		
	if (user_area_changed_flag == 1){
    a6c2:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
    a6c6:	b2db      	uxtb	r3, r3
    a6c8:	2b01      	cmp	r3, #1
    a6ca:	d117      	bne.n	a6fc <main+0x130>
			
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Updating User Row");	
    a6cc:	4954      	ldr	r1, [pc, #336]	; (a820 <main+0x254>)
    a6ce:	4630      	mov	r0, r6
    a6d0:	4b50      	ldr	r3, [pc, #320]	; (a814 <main+0x248>)
    a6d2:	4798      	blx	r3
		_user_area_write(USER_ROW_BASE, 0, user_area_buffer, 512);
    a6d4:	f44f 7300 	mov.w	r3, #512	; 0x200
    a6d8:	aa18      	add	r2, sp, #96	; 0x60
    a6da:	4629      	mov	r1, r5
    a6dc:	4640      	mov	r0, r8
    a6de:	4c51      	ldr	r4, [pc, #324]	; (a824 <main+0x258>)
    a6e0:	47a0      	blx	r4
  __ASM volatile ("dsb 0xF":::"memory");
    a6e2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    a6e6:	4950      	ldr	r1, [pc, #320]	; (a828 <main+0x25c>)
    a6e8:	68ca      	ldr	r2, [r1, #12]
    a6ea:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    a6ee:	4b4f      	ldr	r3, [pc, #316]	; (a82c <main+0x260>)
    a6f0:	4313      	orrs	r3, r2
    a6f2:	60cb      	str	r3, [r1, #12]
    a6f4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    a6f8:	bf00      	nop
    a6fa:	e7fd      	b.n	a6f8 <main+0x12c>
		
		
	}else{
	
		
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Unchanged User Row");
    a6fc:	4d43      	ldr	r5, [pc, #268]	; (a80c <main+0x240>)
    a6fe:	494c      	ldr	r1, [pc, #304]	; (a830 <main+0x264>)
    a700:	4628      	mov	r0, r5
    a702:	4c44      	ldr	r4, [pc, #272]	; (a814 <main+0x248>)
    a704:	47a0      	blx	r4
	}
		
			
		
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    a706:	494b      	ldr	r1, [pc, #300]	; (a834 <main+0x268>)
    a708:	4628      	mov	r0, r5
    a70a:	47a0      	blx	r4
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Unknown Reset Source");
    a70c:	494a      	ldr	r1, [pc, #296]	; (a838 <main+0x26c>)
    a70e:	4628      	mov	r0, r5
    a710:	47a0      	blx	r4
		{
		}
		
	#else	
	
		GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    a712:	4e4a      	ldr	r6, [pc, #296]	; (a83c <main+0x270>)
    a714:	494a      	ldr	r1, [pc, #296]	; (a840 <main+0x274>)
    a716:	4630      	mov	r0, r6
    a718:	47a0      	blx	r4
		while (1)
		{
		}
	#else
	
		GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    a71a:	494a      	ldr	r1, [pc, #296]	; (a844 <main+0x278>)
    a71c:	4630      	mov	r0, r6
    a71e:	47a0      	blx	r4
//	wdt_disable(&WDT_0);
	

	//TIMER_0_example2();
	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
    a720:	4b49      	ldr	r3, [pc, #292]	; (a848 <main+0x27c>)
    a722:	4798      	blx	r3


	composite_device_start();
    a724:	4b49      	ldr	r3, [pc, #292]	; (a84c <main+0x280>)
    a726:	4798      	blx	r3

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
    a728:	4949      	ldr	r1, [pc, #292]	; (a850 <main+0x284>)
    a72a:	4628      	mov	r0, r5
    a72c:	47a0      	blx	r4
		
	grid_module_common_init();
    a72e:	4b49      	ldr	r3, [pc, #292]	; (a854 <main+0x288>)
    a730:	4798      	blx	r3
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
    a732:	4949      	ldr	r1, [pc, #292]	; (a858 <main+0x28c>)
    a734:	4628      	mov	r0, r5
    a736:	47a0      	blx	r4
 	//qspi_dma_register_callback(&QSPI_INSTANCE, QSPI_DMA_CB_XFER_DONE, qspi_xfer_complete_cb);	
 	//spi_nor_flash_init();
 	//spi_nor_flash_test();
	

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
    a738:	4948      	ldr	r1, [pc, #288]	; (a85c <main+0x290>)
    a73a:	4628      	mov	r0, r5
    a73c:	47a0      	blx	r4

	init_timer();
    a73e:	4b48      	ldr	r3, [pc, #288]	; (a860 <main+0x294>)
    a740:	4798      	blx	r3
	
	uint32_t loopslow = 0;
	uint32_t loopfast = 0;
	uint32_t loopwarp = 0;
	
	uint8_t usb_init_variable = 0;
    a742:	2300      	movs	r3, #0
    a744:	930c      	str	r3, [sp, #48]	; 0x30
	uint32_t loopwarp = 0;
    a746:	9304      	str	r3, [sp, #16]
	uint32_t loopfast = 0;
    a748:	9307      	str	r3, [sp, #28]
	uint32_t loopslow = 0;
    a74a:	9306      	str	r3, [sp, #24]
	uint32_t loopcounter = 0;
    a74c:	9303      	str	r3, [sp, #12]
	mod->current_task = next_task;
    a74e:	f8df a14c 	ldr.w	sl, [pc, #332]	; a89c <main+0x2d0>
    a752:	f04f 0301 	mov.w	r3, #1
    a756:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
	
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
		
		if (scheduler_report_flag){
			
			scheduler_report_flag=0;
    a75a:	2400      	movs	r4, #0
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    a75c:	f8df b140 	ldr.w	fp, [pc, #320]	; a8a0 <main+0x2d4>
    a760:	e0e7      	b.n	a932 <main+0x366>
			if (usb_d_get_frame_num() == 0){
    a762:	4b40      	ldr	r3, [pc, #256]	; (a864 <main+0x298>)
    a764:	4798      	blx	r3
    a766:	2800      	cmp	r0, #0
    a768:	f000 80eb 	beq.w	a942 <main+0x376>
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    a76c:	493e      	ldr	r1, [pc, #248]	; (a868 <main+0x29c>)
    a76e:	4827      	ldr	r0, [pc, #156]	; (a80c <main+0x240>)
    a770:	4b28      	ldr	r3, [pc, #160]	; (a814 <main+0x248>)
    a772:	4798      	blx	r3
				grid_sys_write_hex_string_value(&mod->report_array[GRID_REPORT_INDEX_MAPMODE].payload[7], 2, (grid_sys_state.bank_select + 1)%2);
    a774:	4b3d      	ldr	r3, [pc, #244]	; (a86c <main+0x2a0>)
    a776:	7a5b      	ldrb	r3, [r3, #9]
    a778:	3301      	adds	r3, #1
    a77a:	f003 0201 	and.w	r2, r3, #1
    a77e:	4d3c      	ldr	r5, [pc, #240]	; (a870 <main+0x2a4>)
    a780:	686b      	ldr	r3, [r5, #4]
    a782:	6d58      	ldr	r0, [r3, #84]	; 0x54
    a784:	bf48      	it	mi
    a786:	4252      	negmi	r2, r2
    a788:	2102      	movs	r1, #2
    a78a:	3007      	adds	r0, #7
    a78c:	4b39      	ldr	r3, [pc, #228]	; (a874 <main+0x2a8>)
    a78e:	4798      	blx	r3
				grid_report_sys_set_changed_flag(mod, GRID_REPORT_INDEX_MAPMODE);
    a790:	2105      	movs	r1, #5
    a792:	4628      	mov	r0, r5
    a794:	4b38      	ldr	r3, [pc, #224]	; (a878 <main+0x2ac>)
    a796:	4798      	blx	r3
				usb_init_variable = 1;
    a798:	2301      	movs	r3, #1
    a79a:	930c      	str	r3, [sp, #48]	; 0x30
    a79c:	e0d1      	b.n	a942 <main+0x376>
			grid_sys_state.alert_state--;
    a79e:	4b33      	ldr	r3, [pc, #204]	; (a86c <main+0x2a0>)
    a7a0:	889b      	ldrh	r3, [r3, #4]
    a7a2:	3b01      	subs	r3, #1
    a7a4:	b29b      	uxth	r3, r3
    a7a6:	4a31      	ldr	r2, [pc, #196]	; (a86c <main+0x2a0>)
    a7a8:	8093      	strh	r3, [r2, #4]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    a7aa:	4610      	mov	r0, r2
    a7ac:	4b33      	ldr	r3, [pc, #204]	; (a87c <main+0x2b0>)
    a7ae:	4798      	blx	r3
    a7b0:	b9b0      	cbnz	r0, a7e0 <main+0x214>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    a7b2:	482e      	ldr	r0, [pc, #184]	; (a86c <main+0x2a0>)
    a7b4:	4b32      	ldr	r3, [pc, #200]	; (a880 <main+0x2b4>)
    a7b6:	4798      	blx	r3
    a7b8:	4606      	mov	r6, r0
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    a7ba:	f89b 3001 	ldrb.w	r3, [fp, #1]
    a7be:	2b00      	cmp	r3, #0
    a7c0:	f000 8148 	beq.w	aa54 <main+0x488>
    a7c4:	4625      	mov	r5, r4
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    a7c6:	4f2f      	ldr	r7, [pc, #188]	; (a884 <main+0x2b8>)
    a7c8:	4633      	mov	r3, r6
    a7ca:	4622      	mov	r2, r4
    a7cc:	4629      	mov	r1, r5
    a7ce:	4658      	mov	r0, fp
    a7d0:	47b8      	blx	r7
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    a7d2:	3501      	adds	r5, #1
    a7d4:	b2ed      	uxtb	r5, r5
    a7d6:	f89b 3001 	ldrb.w	r3, [fp, #1]
    a7da:	42ab      	cmp	r3, r5
    a7dc:	d8f4      	bhi.n	a7c8 <main+0x1fc>
    a7de:	e139      	b.n	aa54 <main+0x488>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    a7e0:	4822      	ldr	r0, [pc, #136]	; (a86c <main+0x2a0>)
    a7e2:	4b29      	ldr	r3, [pc, #164]	; (a888 <main+0x2bc>)
    a7e4:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    a7e6:	4821      	ldr	r0, [pc, #132]	; (a86c <main+0x2a0>)
    a7e8:	4b28      	ldr	r3, [pc, #160]	; (a88c <main+0x2c0>)
    a7ea:	4798      	blx	r3
    a7ec:	9008      	str	r0, [sp, #32]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    a7ee:	481f      	ldr	r0, [pc, #124]	; (a86c <main+0x2a0>)
    a7f0:	4b27      	ldr	r3, [pc, #156]	; (a890 <main+0x2c4>)
    a7f2:	4798      	blx	r3
    a7f4:	9009      	str	r0, [sp, #36]	; 0x24
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    a7f6:	481d      	ldr	r0, [pc, #116]	; (a86c <main+0x2a0>)
    a7f8:	4b26      	ldr	r3, [pc, #152]	; (a894 <main+0x2c8>)
    a7fa:	4798      	blx	r3
    a7fc:	900a      	str	r0, [sp, #40]	; 0x28
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    a7fe:	f04f 0900 	mov.w	r9, #0
    a802:	e083      	b.n	a90c <main+0x340>
    a804:	000002d1 	.word	0x000002d1
    a808:	00006a9d 	.word	0x00006a9d
    a80c:	0000e7d4 	.word	0x0000e7d4
    a810:	0000e7c0 	.word	0x0000e7c0
    a814:	0000c9d1 	.word	0x0000c9d1
    a818:	0000e7f8 	.word	0x0000e7f8
    a81c:	0000a589 	.word	0x0000a589
    a820:	0000e80c 	.word	0x0000e80c
    a824:	00006b35 	.word	0x00006b35
    a828:	e000ed00 	.word	0xe000ed00
    a82c:	05fa0004 	.word	0x05fa0004
    a830:	0000e820 	.word	0x0000e820
    a834:	0000e834 	.word	0x0000e834
    a838:	0000e848 	.word	0x0000e848
    a83c:	0000e584 	.word	0x0000e584
    a840:	0000e860 	.word	0x0000e860
    a844:	0000e870 	.word	0x0000e870
    a848:	0000b655 	.word	0x0000b655
    a84c:	0000bffd 	.word	0x0000bffd
    a850:	0000e884 	.word	0x0000e884
    a854:	0000257d 	.word	0x0000257d
    a858:	0000e8a4 	.word	0x0000e8a4
    a85c:	0000e8bc 	.word	0x0000e8bc
    a860:	0000a505 	.word	0x0000a505
    a864:	00005c9d 	.word	0x00005c9d
    a868:	0000e8d0 	.word	0x0000e8d0
    a86c:	20003310 	.word	0x20003310
    a870:	20003300 	.word	0x20003300
    a874:	00003bf9 	.word	0x00003bf9
    a878:	00004345 	.word	0x00004345
    a87c:	00003b13 	.word	0x00003b13
    a880:	00003b1d 	.word	0x00003b1d
    a884:	000020e7 	.word	0x000020e7
    a888:	00003b17 	.word	0x00003b17
    a88c:	00003b83 	.word	0x00003b83
    a890:	00003b87 	.word	0x00003b87
    a894:	00003b8b 	.word	0x00003b8b
    a898:	00804000 	.word	0x00804000
    a89c:	20007db8 	.word	0x20007db8
    a8a0:	20007864 	.word	0x20007864
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    a8a4:	9401      	str	r4, [sp, #4]
    a8a6:	9400      	str	r4, [sp, #0]
    a8a8:	4623      	mov	r3, r4
    a8aa:	4622      	mov	r2, r4
    a8ac:	4629      	mov	r1, r5
    a8ae:	4658      	mov	r0, fp
    a8b0:	4e83      	ldr	r6, [pc, #524]	; (aac0 <main+0x4f4>)
    a8b2:	47b0      	blx	r6
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    a8b4:	f8df 8290 	ldr.w	r8, [pc, #656]	; ab48 <main+0x57c>
    a8b8:	9808      	ldr	r0, [sp, #32]
    a8ba:	47c0      	blx	r8
    a8bc:	4f81      	ldr	r7, [pc, #516]	; (aac4 <main+0x4f8>)
    a8be:	2200      	movs	r2, #0
    a8c0:	4b81      	ldr	r3, [pc, #516]	; (aac8 <main+0x4fc>)
    a8c2:	47b8      	blx	r7
    a8c4:	4e81      	ldr	r6, [pc, #516]	; (aacc <main+0x500>)
    a8c6:	47b0      	blx	r6
    a8c8:	b2c2      	uxtb	r2, r0
    a8ca:	920b      	str	r2, [sp, #44]	; 0x2c
    a8cc:	980a      	ldr	r0, [sp, #40]	; 0x28
    a8ce:	47c0      	blx	r8
    a8d0:	2200      	movs	r2, #0
    a8d2:	4b7d      	ldr	r3, [pc, #500]	; (aac8 <main+0x4fc>)
    a8d4:	47b8      	blx	r7
    a8d6:	47b0      	blx	r6
    a8d8:	b2c0      	uxtb	r0, r0
    a8da:	9001      	str	r0, [sp, #4]
    a8dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    a8de:	47c0      	blx	r8
    a8e0:	2200      	movs	r2, #0
    a8e2:	4b79      	ldr	r3, [pc, #484]	; (aac8 <main+0x4fc>)
    a8e4:	47b8      	blx	r7
    a8e6:	47b0      	blx	r6
    a8e8:	b2c0      	uxtb	r0, r0
    a8ea:	9000      	str	r0, [sp, #0]
    a8ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a8ee:	4622      	mov	r2, r4
    a8f0:	4629      	mov	r1, r5
    a8f2:	4658      	mov	r0, fp
    a8f4:	4e76      	ldr	r6, [pc, #472]	; (aad0 <main+0x504>)
    a8f6:	47b0      	blx	r6
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    a8f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a8fa:	9201      	str	r2, [sp, #4]
    a8fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a8fe:	9200      	str	r2, [sp, #0]
    a900:	9b08      	ldr	r3, [sp, #32]
    a902:	4622      	mov	r2, r4
    a904:	4629      	mov	r1, r5
    a906:	4658      	mov	r0, fp
    a908:	4d72      	ldr	r5, [pc, #456]	; (aad4 <main+0x508>)
    a90a:	47a8      	blx	r5
    a90c:	fa5f f589 	uxtb.w	r5, r9
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    a910:	4658      	mov	r0, fp
    a912:	4b71      	ldr	r3, [pc, #452]	; (aad8 <main+0x50c>)
    a914:	4798      	blx	r3
    a916:	f109 0901 	add.w	r9, r9, #1
    a91a:	42a8      	cmp	r0, r5
    a91c:	d8c2      	bhi.n	a8a4 <main+0x2d8>
    a91e:	e748      	b.n	a7b2 <main+0x1e6>
					if ((RTC1MS - elapsed)<loopwarp){				
						loopwarp-=(RTC1MS - elapsed);
						loopstart-=(RTC1MS - elapsed);
					}
					else{
						loopwarp-=loopwarp;
    a920:	9404      	str	r4, [sp, #16]
    a922:	e0be      	b.n	aaa2 <main+0x4d6>
				}
			}
			
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
					
				delay_us(1);			
    a924:	2001      	movs	r0, #1
    a926:	47b0      	blx	r6
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    a928:	4639      	mov	r1, r7
    a92a:	486c      	ldr	r0, [pc, #432]	; (aadc <main+0x510>)
    a92c:	47a8      	blx	r5
    a92e:	280f      	cmp	r0, #15
    a930:	d9f8      	bls.n	a924 <main+0x358>
	mod->current_task = next_task;
    a932:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    a936:	f88a 3001 	strb.w	r3, [sl, #1]
		if (usb_init_variable == 0){
    a93a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a93c:	2b00      	cmp	r3, #0
    a93e:	f43f af10 	beq.w	a762 <main+0x196>
		loopcounter++;
    a942:	9b03      	ldr	r3, [sp, #12]
    a944:	3301      	adds	r3, #1
    a946:	9303      	str	r3, [sp, #12]
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    a948:	4864      	ldr	r0, [pc, #400]	; (aadc <main+0x510>)
    a94a:	4b65      	ldr	r3, [pc, #404]	; (aae0 <main+0x514>)
    a94c:	4798      	blx	r3
    a94e:	9005      	str	r0, [sp, #20]
		if (scheduler_report_flag){
    a950:	4b64      	ldr	r3, [pc, #400]	; (aae4 <main+0x518>)
    a952:	781b      	ldrb	r3, [r3, #0]
    a954:	2b00      	cmp	r3, #0
    a956:	d037      	beq.n	a9c8 <main+0x3fc>
			scheduler_report_flag=0;
    a958:	4b62      	ldr	r3, [pc, #392]	; (aae4 <main+0x518>)
    a95a:	701c      	strb	r4, [r3, #0]
			uint32_t task_val[GRID_TASK_NUMBER] = {0};
    a95c:	2220      	movs	r2, #32
    a95e:	4621      	mov	r1, r4
    a960:	a80f      	add	r0, sp, #60	; 0x3c
    a962:	4b61      	ldr	r3, [pc, #388]	; (aae8 <main+0x51c>)
    a964:	4798      	blx	r3
    a966:	4b61      	ldr	r3, [pc, #388]	; (aaec <main+0x520>)
    a968:	aa0e      	add	r2, sp, #56	; 0x38
    a96a:	f103 0020 	add.w	r0, r3, #32
	return 	mod->timer[task];
    a96e:	f853 1b04 	ldr.w	r1, [r3], #4
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    a972:	f842 1f04 	str.w	r1, [r2, #4]!
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
    a976:	4298      	cmp	r0, r3
    a978:	d1f9      	bne.n	a96e <main+0x3a2>
			grid_task_timer_reset(&grid_task_state);
    a97a:	4650      	mov	r0, sl
    a97c:	4b5c      	ldr	r3, [pc, #368]	; (aaf0 <main+0x524>)
    a97e:	4798      	blx	r3
			printf("{\"type\":\"TASK\", \"data\": [");
    a980:	485c      	ldr	r0, [pc, #368]	; (aaf4 <main+0x528>)
    a982:	4d5d      	ldr	r5, [pc, #372]	; (aaf8 <main+0x52c>)
    a984:	47a8      	blx	r5
				printf("\"%d\"", task_val[i]);
    a986:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a988:	485c      	ldr	r0, [pc, #368]	; (aafc <main+0x530>)
    a98a:	47a8      	blx	r5
    a98c:	ad10      	add	r5, sp, #64	; 0x40
    a98e:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
					printf(", ");
    a992:	f8df 81b8 	ldr.w	r8, [pc, #440]	; ab4c <main+0x580>
    a996:	4e58      	ldr	r6, [pc, #352]	; (aaf8 <main+0x52c>)
				printf("\"%d\"", task_val[i]);
    a998:	4f58      	ldr	r7, [pc, #352]	; (aafc <main+0x530>)
					printf(", ");
    a99a:	4640      	mov	r0, r8
    a99c:	47b0      	blx	r6
				printf("\"%d\"", task_val[i]);
    a99e:	f855 1b04 	ldr.w	r1, [r5], #4
    a9a2:	4638      	mov	r0, r7
    a9a4:	47b0      	blx	r6
				if (i != GRID_TASK_NUMBER-1){
    a9a6:	454d      	cmp	r5, r9
    a9a8:	d1f7      	bne.n	a99a <main+0x3ce>
			printf("]}\r\n");
    a9aa:	4855      	ldr	r0, [pc, #340]	; (ab00 <main+0x534>)
    a9ac:	4b55      	ldr	r3, [pc, #340]	; (ab04 <main+0x538>)
    a9ae:	4798      	blx	r3
			printf("{\"type\":\"LOOP\", \"data\": [\"%d\", \"%d\", \"%d\", \"%d\"]}\r\n", loopcounter, loopslow, loopfast, loopwarp);
    a9b0:	9b04      	ldr	r3, [sp, #16]
    a9b2:	9300      	str	r3, [sp, #0]
    a9b4:	9b07      	ldr	r3, [sp, #28]
    a9b6:	9a06      	ldr	r2, [sp, #24]
    a9b8:	9903      	ldr	r1, [sp, #12]
    a9ba:	4853      	ldr	r0, [pc, #332]	; (ab08 <main+0x53c>)
    a9bc:	4d4e      	ldr	r5, [pc, #312]	; (aaf8 <main+0x52c>)
    a9be:	47a8      	blx	r5
			loopwarp = 0;
    a9c0:	9404      	str	r4, [sp, #16]
			loopfast = 0;
    a9c2:	9407      	str	r4, [sp, #28]
			loopslow = 0;
    a9c4:	9406      	str	r4, [sp, #24]
			loopcounter = 0;
    a9c6:	9403      	str	r4, [sp, #12]
	mod->current_task = next_task;
    a9c8:	2302      	movs	r3, #2
    a9ca:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_receive_complete_task(&GRID_PORT_N);
    a9ce:	484f      	ldr	r0, [pc, #316]	; (ab0c <main+0x540>)
    a9d0:	4d4f      	ldr	r5, [pc, #316]	; (ab10 <main+0x544>)
    a9d2:	47a8      	blx	r5
		grid_port_receive_complete_task(&GRID_PORT_E);
    a9d4:	f8df 9178 	ldr.w	r9, [pc, #376]	; ab50 <main+0x584>
    a9d8:	4648      	mov	r0, r9
    a9da:	47a8      	blx	r5
		grid_port_receive_complete_task(&GRID_PORT_S);
    a9dc:	f8df 8174 	ldr.w	r8, [pc, #372]	; ab54 <main+0x588>
    a9e0:	4640      	mov	r0, r8
    a9e2:	47a8      	blx	r5
		grid_port_receive_complete_task(&GRID_PORT_W);
    a9e4:	4f4b      	ldr	r7, [pc, #300]	; (ab14 <main+0x548>)
    a9e6:	4638      	mov	r0, r7
    a9e8:	47a8      	blx	r5
	mod->current_task = next_task;
    a9ea:	2303      	movs	r3, #3
    a9ec:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_process_ui(&GRID_PORT_U);
    a9f0:	4e49      	ldr	r6, [pc, #292]	; (ab18 <main+0x54c>)
    a9f2:	4630      	mov	r0, r6
    a9f4:	4b49      	ldr	r3, [pc, #292]	; (ab1c <main+0x550>)
    a9f6:	4798      	blx	r3
	mod->current_task = next_task;
    a9f8:	2304      	movs	r3, #4
    a9fa:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    a9fe:	2101      	movs	r1, #1
    aa00:	4630      	mov	r0, r6
    aa02:	4d47      	ldr	r5, [pc, #284]	; (ab20 <main+0x554>)
    aa04:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_N, 0);		
    aa06:	4621      	mov	r1, r4
    aa08:	4840      	ldr	r0, [pc, #256]	; (ab0c <main+0x540>)
    aa0a:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_E, 0);		
    aa0c:	4621      	mov	r1, r4
    aa0e:	4648      	mov	r0, r9
    aa10:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_S, 0);		
    aa12:	4621      	mov	r1, r4
    aa14:	4640      	mov	r0, r8
    aa16:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_W, 0);						
    aa18:	4621      	mov	r1, r4
    aa1a:	4638      	mov	r0, r7
    aa1c:	47a8      	blx	r5
	mod->current_task = next_task;
    aa1e:	2305      	movs	r3, #5
    aa20:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_port_process_outbound_usart(&GRID_PORT_N);
    aa24:	4839      	ldr	r0, [pc, #228]	; (ab0c <main+0x540>)
    aa26:	4d3f      	ldr	r5, [pc, #252]	; (ab24 <main+0x558>)
    aa28:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_E);
    aa2a:	4648      	mov	r0, r9
    aa2c:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_S);
    aa2e:	4640      	mov	r0, r8
    aa30:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_W);
    aa32:	4638      	mov	r0, r7
    aa34:	47a8      	blx	r5
		grid_port_process_outbound_usb(&GRID_PORT_H);
    aa36:	483c      	ldr	r0, [pc, #240]	; (ab28 <main+0x55c>)
    aa38:	4b3c      	ldr	r3, [pc, #240]	; (ab2c <main+0x560>)
    aa3a:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    aa3c:	4630      	mov	r0, r6
    aa3e:	4b3c      	ldr	r3, [pc, #240]	; (ab30 <main+0x564>)
    aa40:	4798      	blx	r3
	mod->current_task = next_task;
    aa42:	2307      	movs	r3, #7
    aa44:	f88a 3001 	strb.w	r3, [sl, #1]
		if (grid_sys_state.alert_state){
    aa48:	4b24      	ldr	r3, [pc, #144]	; (aadc <main+0x510>)
    aa4a:	889b      	ldrh	r3, [r3, #4]
    aa4c:	b29b      	uxth	r3, r3
    aa4e:	2b00      	cmp	r3, #0
    aa50:	f47f aea5 	bne.w	a79e <main+0x1d2>
	mod->current_task = next_task;
    aa54:	2306      	movs	r3, #6
    aa56:	f88a 3001 	strb.w	r3, [sl, #1]
		grid_led_tick(&grid_led_state);
    aa5a:	4658      	mov	r0, fp
    aa5c:	4b35      	ldr	r3, [pc, #212]	; (ab34 <main+0x568>)
    aa5e:	4798      	blx	r3
			grid_led_render_all(&grid_led_state);	
    aa60:	4658      	mov	r0, fp
    aa62:	4b35      	ldr	r3, [pc, #212]	; (ab38 <main+0x56c>)
    aa64:	4798      	blx	r3
			grid_led_hardware_start_transfer(&grid_led_state);
    aa66:	4658      	mov	r0, fp
    aa68:	4b34      	ldr	r3, [pc, #208]	; (ab3c <main+0x570>)
    aa6a:	4798      	blx	r3
	mod->current_task = next_task;
    aa6c:	f88a 4001 	strb.w	r4, [sl, #1]
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    aa70:	9d05      	ldr	r5, [sp, #20]
    aa72:	4629      	mov	r1, r5
    aa74:	4819      	ldr	r0, [pc, #100]	; (aadc <main+0x510>)
    aa76:	4b32      	ldr	r3, [pc, #200]	; (ab40 <main+0x574>)
    aa78:	4798      	blx	r3
		if (elapsed < RTC1MS){
    aa7a:	280f      	cmp	r0, #15
    aa7c:	d818      	bhi.n	aab0 <main+0x4e4>
			if (loopwarp>5){
    aa7e:	9904      	ldr	r1, [sp, #16]
    aa80:	2905      	cmp	r1, #5
    aa82:	d911      	bls.n	aaa8 <main+0x4dc>
				if (RTC1MS - elapsed > 0){
    aa84:	2810      	cmp	r0, #16
    aa86:	d00f      	beq.n	aaa8 <main+0x4dc>
					if ((RTC1MS - elapsed)<loopwarp){				
    aa88:	f1c0 0310 	rsb	r3, r0, #16
    aa8c:	4299      	cmp	r1, r3
    aa8e:	f67f af47 	bls.w	a920 <main+0x354>
    aa92:	f1a1 0310 	sub.w	r3, r1, #16
						loopwarp-=(RTC1MS - elapsed);
    aa96:	4403      	add	r3, r0
    aa98:	9304      	str	r3, [sp, #16]
    aa9a:	f1a5 0310 	sub.w	r3, r5, #16
						loopstart-=(RTC1MS - elapsed);
    aa9e:	18c3      	adds	r3, r0, r3
    aaa0:	9305      	str	r3, [sp, #20]
					loopfast++;
    aaa2:	9b07      	ldr	r3, [sp, #28]
    aaa4:	3301      	adds	r3, #1
    aaa6:	9307      	str	r3, [sp, #28]
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    aaa8:	4d25      	ldr	r5, [pc, #148]	; (ab40 <main+0x574>)
				delay_us(1);			
    aaaa:	4e26      	ldr	r6, [pc, #152]	; (ab44 <main+0x578>)
    aaac:	9f05      	ldr	r7, [sp, #20]
    aaae:	e73b      	b.n	a928 <main+0x35c>
    aab0:	9b04      	ldr	r3, [sp, #16]
    aab2:	3b10      	subs	r3, #16
			}	
					
		}
		else{
			loopwarp+= elapsed - RTC1MS;
    aab4:	18c3      	adds	r3, r0, r3
    aab6:	9304      	str	r3, [sp, #16]
			
			loopslow++;
    aab8:	9b06      	ldr	r3, [sp, #24]
    aaba:	3301      	adds	r3, #1
    aabc:	9306      	str	r3, [sp, #24]
    aabe:	e738      	b.n	a932 <main+0x366>
    aac0:	0000200b 	.word	0x0000200b
    aac4:	0000c395 	.word	0x0000c395
    aac8:	3fe00000 	.word	0x3fe00000
    aacc:	0000c7b9 	.word	0x0000c7b9
    aad0:	00002053 	.word	0x00002053
    aad4:	0000209d 	.word	0x0000209d
    aad8:	00001fc9 	.word	0x00001fc9
    aadc:	20003310 	.word	0x20003310
    aae0:	00003b01 	.word	0x00003b01
    aae4:	20000d68 	.word	0x20000d68
    aae8:	0000c867 	.word	0x0000c867
    aaec:	20007dbc 	.word	0x20007dbc
    aaf0:	00009d41 	.word	0x00009d41
    aaf4:	0000e8ec 	.word	0x0000e8ec
    aaf8:	0000c9d1 	.word	0x0000c9d1
    aafc:	0000e908 	.word	0x0000e908
    ab00:	0000e6cc 	.word	0x0000e6cc
    ab04:	0000cab9 	.word	0x0000cab9
    ab08:	0000e914 	.word	0x0000e914
    ab0c:	200012ac 	.word	0x200012ac
    ab10:	0000a491 	.word	0x0000a491
    ab14:	200037c0 	.word	0x200037c0
    ab18:	200022f8 	.word	0x200022f8
    ab1c:	00004359 	.word	0x00004359
    ab20:	00001701 	.word	0x00001701
    ab24:	00001ed5 	.word	0x00001ed5
    ab28:	200057e8 	.word	0x200057e8
    ab2c:	000018d1 	.word	0x000018d1
    ab30:	00001d75 	.word	0x00001d75
    ab34:	00001fcd 	.word	0x00001fcd
    ab38:	00002351 	.word	0x00002351
    ab3c:	00002551 	.word	0x00002551
    ab40:	00003b05 	.word	0x00003b05
    ab44:	00004bd5 	.word	0x00004bd5
    ab48:	0000c2c9 	.word	0x0000c2c9
    ab4c:	0000e910 	.word	0x0000e910
    ab50:	200067f0 	.word	0x200067f0
    ab54:	200047dc 	.word	0x200047dc

0000ab58 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
    ab58:	b940      	cbnz	r0, ab6c <_read+0x14>
{
    ab5a:	b508      	push	{r3, lr}
    ab5c:	460b      	mov	r3, r1
    ab5e:	4611      	mov	r1, r2
    ab60:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    ab62:	4b04      	ldr	r3, [pc, #16]	; (ab74 <_read+0x1c>)
    ab64:	4798      	blx	r3
    ab66:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    ab6a:	bd08      	pop	{r3, pc}
		return -1;
    ab6c:	f04f 30ff 	mov.w	r0, #4294967295
    ab70:	4770      	bx	lr
    ab72:	bf00      	nop
    ab74:	0000abc9 	.word	0x0000abc9

0000ab78 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    ab78:	3801      	subs	r0, #1
    ab7a:	2802      	cmp	r0, #2
    ab7c:	d808      	bhi.n	ab90 <_write+0x18>
{
    ab7e:	b508      	push	{r3, lr}
    ab80:	460b      	mov	r3, r1
    ab82:	4611      	mov	r1, r2
    ab84:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    ab86:	4b04      	ldr	r3, [pc, #16]	; (ab98 <_write+0x20>)
    ab88:	4798      	blx	r3
    ab8a:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    ab8e:	bd08      	pop	{r3, pc}
		return -1;
    ab90:	f04f 30ff 	mov.w	r0, #4294967295
    ab94:	4770      	bx	lr
    ab96:	bf00      	nop
    ab98:	0000abed 	.word	0x0000abed

0000ab9c <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    ab9c:	b570      	push	{r4, r5, r6, lr}
    ab9e:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    aba0:	4d06      	ldr	r5, [pc, #24]	; (abbc <stdio_io_init+0x20>)
    aba2:	682b      	ldr	r3, [r5, #0]
    aba4:	2100      	movs	r1, #0
    aba6:	6898      	ldr	r0, [r3, #8]
    aba8:	4c05      	ldr	r4, [pc, #20]	; (abc0 <stdio_io_init+0x24>)
    abaa:	47a0      	blx	r4
	setbuf(stdin, NULL);
    abac:	682b      	ldr	r3, [r5, #0]
    abae:	2100      	movs	r1, #0
    abb0:	6858      	ldr	r0, [r3, #4]
    abb2:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    abb4:	4b03      	ldr	r3, [pc, #12]	; (abc4 <stdio_io_init+0x28>)
    abb6:	601e      	str	r6, [r3, #0]
    abb8:	bd70      	pop	{r4, r5, r6, pc}
    abba:	bf00      	nop
    abbc:	20000558 	.word	0x20000558
    abc0:	0000cae9 	.word	0x0000cae9
    abc4:	20000e50 	.word	0x20000e50

0000abc8 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    abc8:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    abca:	4b06      	ldr	r3, [pc, #24]	; (abe4 <stdio_io_read+0x1c>)
    abcc:	681b      	ldr	r3, [r3, #0]
    abce:	b133      	cbz	r3, abde <stdio_io_read+0x16>
    abd0:	460a      	mov	r2, r1
    abd2:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
    abd4:	b292      	uxth	r2, r2
    abd6:	4618      	mov	r0, r3
    abd8:	4b03      	ldr	r3, [pc, #12]	; (abe8 <stdio_io_read+0x20>)
    abda:	4798      	blx	r3
    abdc:	bd08      	pop	{r3, pc}
		return 0;
    abde:	2000      	movs	r0, #0
}
    abe0:	bd08      	pop	{r3, pc}
    abe2:	bf00      	nop
    abe4:	20000e50 	.word	0x20000e50
    abe8:	00004db1 	.word	0x00004db1

0000abec <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    abec:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    abee:	4b06      	ldr	r3, [pc, #24]	; (ac08 <stdio_io_write+0x1c>)
    abf0:	681b      	ldr	r3, [r3, #0]
    abf2:	b133      	cbz	r3, ac02 <stdio_io_write+0x16>
    abf4:	460a      	mov	r2, r1
    abf6:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
    abf8:	b292      	uxth	r2, r2
    abfa:	4618      	mov	r0, r3
    abfc:	4b03      	ldr	r3, [pc, #12]	; (ac0c <stdio_io_write+0x20>)
    abfe:	4798      	blx	r3
    ac00:	bd08      	pop	{r3, pc}
		return 0;
    ac02:	2000      	movs	r0, #0
}
    ac04:	bd08      	pop	{r3, pc}
    ac06:	bf00      	nop
    ac08:	20000e50 	.word	0x20000e50
    ac0c:	00004d81 	.word	0x00004d81

0000ac10 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    ac10:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    ac12:	4c04      	ldr	r4, [pc, #16]	; (ac24 <stdio_redirect_init+0x14>)
    ac14:	4620      	mov	r0, r4
    ac16:	4b04      	ldr	r3, [pc, #16]	; (ac28 <stdio_redirect_init+0x18>)
    ac18:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    ac1a:	4620      	mov	r0, r4
    ac1c:	4b03      	ldr	r3, [pc, #12]	; (ac2c <stdio_redirect_init+0x1c>)
    ac1e:	4798      	blx	r3
    ac20:	bd10      	pop	{r4, pc}
    ac22:	bf00      	nop
    ac24:	2000104c 	.word	0x2000104c
    ac28:	00005991 	.word	0x00005991
    ac2c:	0000ab9d 	.word	0x0000ab9d

0000ac30 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    ac30:	b5f0      	push	{r4, r5, r6, r7, lr}
    ac32:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    ac34:	780b      	ldrb	r3, [r1, #0]
    ac36:	f3c3 1441 	ubfx	r4, r3, #5, #2
    ac3a:	2c01      	cmp	r4, #1
    ac3c:	d15e      	bne.n	acfc <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    ac3e:	888c      	ldrh	r4, [r1, #4]
    ac40:	4d35      	ldr	r5, [pc, #212]	; (ad18 <cdcdf_acm_req+0xe8>)
    ac42:	782d      	ldrb	r5, [r5, #0]
    ac44:	42a5      	cmp	r5, r4
    ac46:	d003      	beq.n	ac50 <cdcdf_acm_req+0x20>
    ac48:	4d33      	ldr	r5, [pc, #204]	; (ad18 <cdcdf_acm_req+0xe8>)
    ac4a:	786d      	ldrb	r5, [r5, #1]
    ac4c:	42a5      	cmp	r5, r4
    ac4e:	d158      	bne.n	ad02 <cdcdf_acm_req+0xd2>
    ac50:	4616      	mov	r6, r2
    ac52:	460c      	mov	r4, r1
    ac54:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    ac56:	f013 0f80 	tst.w	r3, #128	; 0x80
    ac5a:	d10c      	bne.n	ac76 <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    ac5c:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    ac5e:	4b2f      	ldr	r3, [pc, #188]	; (ad1c <cdcdf_acm_req+0xec>)
    ac60:	4798      	blx	r3
    ac62:	4601      	mov	r1, r0
	switch (req->bRequest) {
    ac64:	7863      	ldrb	r3, [r4, #1]
    ac66:	2b20      	cmp	r3, #32
    ac68:	d013      	beq.n	ac92 <cdcdf_acm_req+0x62>
    ac6a:	2b22      	cmp	r3, #34	; 0x22
    ac6c:	d032      	beq.n	acd4 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    ac6e:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    ac72:	b003      	add	sp, #12
    ac74:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    ac76:	2a01      	cmp	r2, #1
    ac78:	d046      	beq.n	ad08 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    ac7a:	784b      	ldrb	r3, [r1, #1]
    ac7c:	2b21      	cmp	r3, #33	; 0x21
    ac7e:	d145      	bne.n	ad0c <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    ac80:	88cb      	ldrh	r3, [r1, #6]
    ac82:	2b07      	cmp	r3, #7
    ac84:	d145      	bne.n	ad12 <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    ac86:	2300      	movs	r3, #0
    ac88:	2207      	movs	r2, #7
    ac8a:	4925      	ldr	r1, [pc, #148]	; (ad20 <cdcdf_acm_req+0xf0>)
    ac8c:	4c25      	ldr	r4, [pc, #148]	; (ad24 <cdcdf_acm_req+0xf4>)
    ac8e:	47a0      	blx	r4
    ac90:	e7ef      	b.n	ac72 <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    ac92:	2f07      	cmp	r7, #7
    ac94:	d12b      	bne.n	acee <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    ac96:	b1be      	cbz	r6, acc8 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    ac98:	6800      	ldr	r0, [r0, #0]
    ac9a:	9000      	str	r0, [sp, #0]
    ac9c:	888a      	ldrh	r2, [r1, #4]
    ac9e:	798b      	ldrb	r3, [r1, #6]
    aca0:	f8ad 2004 	strh.w	r2, [sp, #4]
    aca4:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    aca8:	4b1b      	ldr	r3, [pc, #108]	; (ad18 <cdcdf_acm_req+0xe8>)
    acaa:	691b      	ldr	r3, [r3, #16]
    acac:	b113      	cbz	r3, acb4 <cdcdf_acm_req+0x84>
    acae:	4668      	mov	r0, sp
    acb0:	4798      	blx	r3
    acb2:	b1f8      	cbz	r0, acf4 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    acb4:	4b18      	ldr	r3, [pc, #96]	; (ad18 <cdcdf_acm_req+0xe8>)
    acb6:	aa02      	add	r2, sp, #8
    acb8:	e912 0003 	ldmdb	r2, {r0, r1}
    acbc:	6098      	str	r0, [r3, #8]
    acbe:	8199      	strh	r1, [r3, #12]
    acc0:	0c09      	lsrs	r1, r1, #16
    acc2:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    acc4:	2000      	movs	r0, #0
    acc6:	e7d4      	b.n	ac72 <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    acc8:	2300      	movs	r3, #0
    acca:	2207      	movs	r2, #7
    accc:	4628      	mov	r0, r5
    acce:	4c15      	ldr	r4, [pc, #84]	; (ad24 <cdcdf_acm_req+0xf4>)
    acd0:	47a0      	blx	r4
    acd2:	e7ce      	b.n	ac72 <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    acd4:	2300      	movs	r3, #0
    acd6:	461a      	mov	r2, r3
    acd8:	4619      	mov	r1, r3
    acda:	4618      	mov	r0, r3
    acdc:	4d11      	ldr	r5, [pc, #68]	; (ad24 <cdcdf_acm_req+0xf4>)
    acde:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    ace0:	4b0d      	ldr	r3, [pc, #52]	; (ad18 <cdcdf_acm_req+0xe8>)
    ace2:	695b      	ldr	r3, [r3, #20]
    ace4:	b143      	cbz	r3, acf8 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    ace6:	8860      	ldrh	r0, [r4, #2]
    ace8:	4798      	blx	r3
		return ERR_NONE;
    acea:	2000      	movs	r0, #0
    acec:	e7c1      	b.n	ac72 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    acee:	f04f 30ff 	mov.w	r0, #4294967295
    acf2:	e7be      	b.n	ac72 <cdcdf_acm_req+0x42>
			return ERR_NONE;
    acf4:	2000      	movs	r0, #0
    acf6:	e7bc      	b.n	ac72 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    acf8:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    acfa:	e7ba      	b.n	ac72 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    acfc:	f06f 0009 	mvn.w	r0, #9
    ad00:	e7b7      	b.n	ac72 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    ad02:	f06f 0009 	mvn.w	r0, #9
    ad06:	e7b4      	b.n	ac72 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    ad08:	2000      	movs	r0, #0
    ad0a:	e7b2      	b.n	ac72 <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    ad0c:	f06f 000c 	mvn.w	r0, #12
    ad10:	e7af      	b.n	ac72 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    ad12:	f04f 30ff 	mov.w	r0, #4294967295
    ad16:	e7ac      	b.n	ac72 <cdcdf_acm_req+0x42>
    ad18:	20000e54 	.word	0x20000e54
    ad1c:	0000bd79 	.word	0x0000bd79
    ad20:	20000e5c 	.word	0x20000e5c
    ad24:	0000b855 	.word	0x0000b855

0000ad28 <cdcdf_acm_ctrl>:
{
    ad28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ad2c:	b083      	sub	sp, #12
    ad2e:	4616      	mov	r6, r2
	switch (ctrl) {
    ad30:	2901      	cmp	r1, #1
    ad32:	d066      	beq.n	ae02 <cdcdf_acm_ctrl+0xda>
    ad34:	b141      	cbz	r1, ad48 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    ad36:	2902      	cmp	r1, #2
    ad38:	bf0c      	ite	eq
    ad3a:	f06f 001a 	mvneq.w	r0, #26
    ad3e:	f06f 000c 	mvnne.w	r0, #12
}
    ad42:	b003      	add	sp, #12
    ad44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    ad48:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    ad4c:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    ad4e:	2800      	cmp	r0, #0
    ad50:	f000 8085 	beq.w	ae5e <cdcdf_acm_ctrl+0x136>
    ad54:	f10a 3bff 	add.w	fp, sl, #4294967295
    ad58:	f10a 0301 	add.w	r3, sl, #1
    ad5c:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    ad5e:	4f46      	ldr	r7, [pc, #280]	; (ae78 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    ad60:	f8df 9124 	ldr.w	r9, [pc, #292]	; ae88 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    ad64:	f8df 8124 	ldr.w	r8, [pc, #292]	; ae8c <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    ad68:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    ad6a:	7943      	ldrb	r3, [r0, #5]
    ad6c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    ad70:	2b02      	cmp	r3, #2
    ad72:	d002      	beq.n	ad7a <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    ad74:	f06f 0009 	mvn.w	r0, #9
    ad78:	e7e3      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
    ad7a:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    ad7e:	f89b 3000 	ldrb.w	r3, [fp]
    ad82:	429a      	cmp	r2, r3
    ad84:	d06e      	beq.n	ae64 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    ad86:	2bff      	cmp	r3, #255	; 0xff
    ad88:	d16f      	bne.n	ae6a <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    ad8a:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    ad8e:	2205      	movs	r2, #5
    ad90:	6871      	ldr	r1, [r6, #4]
    ad92:	4b3a      	ldr	r3, [pc, #232]	; (ae7c <cdcdf_acm_ctrl+0x154>)
    ad94:	4798      	blx	r3
		while (NULL != ep) {
    ad96:	4604      	mov	r4, r0
    ad98:	b1f8      	cbz	r0, adda <cdcdf_acm_ctrl+0xb2>
    ad9a:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    ad9e:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    ada0:	7963      	ldrb	r3, [r4, #5]
    ada2:	7922      	ldrb	r2, [r4, #4]
    ada4:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    ada8:	b292      	uxth	r2, r2
    adaa:	78e1      	ldrb	r1, [r4, #3]
    adac:	4628      	mov	r0, r5
    adae:	47b8      	blx	r7
    adb0:	2800      	cmp	r0, #0
    adb2:	d15d      	bne.n	ae70 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    adb4:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    adb8:	bf14      	ite	ne
    adba:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    adbe:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    adc2:	4628      	mov	r0, r5
    adc4:	47c8      	blx	r9
			desc->sod = ep;
    adc6:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    adc8:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    adca:	6871      	ldr	r1, [r6, #4]
    adcc:	4420      	add	r0, r4
    adce:	47c0      	blx	r8
		while (NULL != ep) {
    add0:	4604      	mov	r4, r0
    add2:	2800      	cmp	r0, #0
    add4:	d1e3      	bne.n	ad9e <cdcdf_acm_ctrl+0x76>
    add6:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    adda:	6833      	ldr	r3, [r6, #0]
    addc:	7818      	ldrb	r0, [r3, #0]
    adde:	2204      	movs	r2, #4
    ade0:	6871      	ldr	r1, [r6, #4]
    ade2:	4418      	add	r0, r3
    ade4:	4b25      	ldr	r3, [pc, #148]	; (ae7c <cdcdf_acm_ctrl+0x154>)
    ade6:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    ade8:	9b00      	ldr	r3, [sp, #0]
    adea:	459b      	cmp	fp, r3
    adec:	d004      	beq.n	adf8 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    adee:	2800      	cmp	r0, #0
    adf0:	d1ba      	bne.n	ad68 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    adf2:	f06f 0009 	mvn.w	r0, #9
    adf6:	e7a4      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    adf8:	2201      	movs	r2, #1
    adfa:	4b21      	ldr	r3, [pc, #132]	; (ae80 <cdcdf_acm_ctrl+0x158>)
    adfc:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    adfe:	2000      	movs	r0, #0
    ae00:	e79f      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    ae02:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    ae04:	b142      	cbz	r2, ae18 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    ae06:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    ae08:	795b      	ldrb	r3, [r3, #5]
    ae0a:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    ae0e:	2b02      	cmp	r3, #2
    ae10:	d002      	beq.n	ae18 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    ae12:	f06f 0009 	mvn.w	r0, #9
    ae16:	e794      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    ae18:	7823      	ldrb	r3, [r4, #0]
    ae1a:	2bff      	cmp	r3, #255	; 0xff
    ae1c:	d008      	beq.n	ae30 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    ae1e:	23ff      	movs	r3, #255	; 0xff
    ae20:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    ae22:	78a0      	ldrb	r0, [r4, #2]
    ae24:	4298      	cmp	r0, r3
    ae26:	d003      	beq.n	ae30 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    ae28:	4b16      	ldr	r3, [pc, #88]	; (ae84 <cdcdf_acm_ctrl+0x15c>)
    ae2a:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    ae2c:	23ff      	movs	r3, #255	; 0xff
    ae2e:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    ae30:	7863      	ldrb	r3, [r4, #1]
    ae32:	2bff      	cmp	r3, #255	; 0xff
    ae34:	d008      	beq.n	ae48 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    ae36:	23ff      	movs	r3, #255	; 0xff
    ae38:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    ae3a:	78e0      	ldrb	r0, [r4, #3]
    ae3c:	4298      	cmp	r0, r3
    ae3e:	d003      	beq.n	ae48 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    ae40:	4b10      	ldr	r3, [pc, #64]	; (ae84 <cdcdf_acm_ctrl+0x15c>)
    ae42:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    ae44:	23ff      	movs	r3, #255	; 0xff
    ae46:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    ae48:	7920      	ldrb	r0, [r4, #4]
    ae4a:	28ff      	cmp	r0, #255	; 0xff
    ae4c:	d003      	beq.n	ae56 <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    ae4e:	4b0d      	ldr	r3, [pc, #52]	; (ae84 <cdcdf_acm_ctrl+0x15c>)
    ae50:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    ae52:	23ff      	movs	r3, #255	; 0xff
    ae54:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    ae56:	2000      	movs	r0, #0
    ae58:	4b09      	ldr	r3, [pc, #36]	; (ae80 <cdcdf_acm_ctrl+0x158>)
    ae5a:	7158      	strb	r0, [r3, #5]
    ae5c:	e771      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    ae5e:	f06f 0009 	mvn.w	r0, #9
    ae62:	e76e      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    ae64:	f06f 0011 	mvn.w	r0, #17
    ae68:	e76b      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    ae6a:	f06f 001b 	mvn.w	r0, #27
    ae6e:	e768      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    ae70:	f06f 0013 	mvn.w	r0, #19
    ae74:	e765      	b.n	ad42 <cdcdf_acm_ctrl+0x1a>
    ae76:	bf00      	nop
    ae78:	00005cb5 	.word	0x00005cb5
    ae7c:	0000bd99 	.word	0x0000bd99
    ae80:	20000e54 	.word	0x20000e54
    ae84:	00005d1d 	.word	0x00005d1d
    ae88:	00005d49 	.word	0x00005d49
    ae8c:	0000bdd3 	.word	0x0000bdd3

0000ae90 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    ae90:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    ae92:	4b0a      	ldr	r3, [pc, #40]	; (aebc <cdcdf_acm_init+0x2c>)
    ae94:	4798      	blx	r3
    ae96:	2801      	cmp	r0, #1
    ae98:	d80c      	bhi.n	aeb4 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    ae9a:	4809      	ldr	r0, [pc, #36]	; (aec0 <cdcdf_acm_init+0x30>)
    ae9c:	4b09      	ldr	r3, [pc, #36]	; (aec4 <cdcdf_acm_init+0x34>)
    ae9e:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    aea0:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    aea2:	3018      	adds	r0, #24
    aea4:	4b08      	ldr	r3, [pc, #32]	; (aec8 <cdcdf_acm_init+0x38>)
    aea6:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    aea8:	4908      	ldr	r1, [pc, #32]	; (aecc <cdcdf_acm_init+0x3c>)
    aeaa:	2001      	movs	r0, #1
    aeac:	4b08      	ldr	r3, [pc, #32]	; (aed0 <cdcdf_acm_init+0x40>)
    aeae:	4798      	blx	r3
	return ERR_NONE;
    aeb0:	2000      	movs	r0, #0
    aeb2:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    aeb4:	f06f 0010 	mvn.w	r0, #16
}
    aeb8:	bd08      	pop	{r3, pc}
    aeba:	bf00      	nop
    aebc:	0000bd85 	.word	0x0000bd85
    aec0:	20000e54 	.word	0x20000e54
    aec4:	0000ad29 	.word	0x0000ad29
    aec8:	0000bd25 	.word	0x0000bd25
    aecc:	20000398 	.word	0x20000398
    aed0:	0000bc91 	.word	0x0000bc91

0000aed4 <cdcdf_acm_write>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    aed4:	4b07      	ldr	r3, [pc, #28]	; (aef4 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    aed6:	795b      	ldrb	r3, [r3, #5]
    aed8:	b143      	cbz	r3, aeec <cdcdf_acm_write+0x18>
{
    aeda:	b510      	push	{r4, lr}
    aedc:	460a      	mov	r2, r1
    aede:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    aee0:	2301      	movs	r3, #1
    aee2:	4804      	ldr	r0, [pc, #16]	; (aef4 <cdcdf_acm_write+0x20>)
    aee4:	78c0      	ldrb	r0, [r0, #3]
    aee6:	4c04      	ldr	r4, [pc, #16]	; (aef8 <cdcdf_acm_write+0x24>)
    aee8:	47a0      	blx	r4
    aeea:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    aeec:	f06f 0010 	mvn.w	r0, #16
    aef0:	4770      	bx	lr
    aef2:	bf00      	nop
    aef4:	20000e54 	.word	0x20000e54
    aef8:	0000b855 	.word	0x0000b855

0000aefc <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    aefc:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    aefe:	780b      	ldrb	r3, [r1, #0]
    af00:	2b81      	cmp	r3, #129	; 0x81
    af02:	d010      	beq.n	af26 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    af04:	f3c3 1341 	ubfx	r3, r3, #5, #2
    af08:	2b01      	cmp	r3, #1
    af0a:	d13f      	bne.n	af8c <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    af0c:	888a      	ldrh	r2, [r1, #4]
    af0e:	4b22      	ldr	r3, [pc, #136]	; (af98 <hid_keyboard_req+0x9c>)
    af10:	7b1b      	ldrb	r3, [r3, #12]
    af12:	429a      	cmp	r2, r3
    af14:	d13d      	bne.n	af92 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    af16:	784b      	ldrb	r3, [r1, #1]
    af18:	2b03      	cmp	r3, #3
    af1a:	d028      	beq.n	af6e <hid_keyboard_req+0x72>
    af1c:	2b0b      	cmp	r3, #11
    af1e:	d02c      	beq.n	af7a <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    af20:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    af24:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    af26:	784b      	ldrb	r3, [r1, #1]
    af28:	2b06      	cmp	r3, #6
    af2a:	d002      	beq.n	af32 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    af2c:	f06f 0009 	mvn.w	r0, #9
    af30:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    af32:	888a      	ldrh	r2, [r1, #4]
    af34:	4b18      	ldr	r3, [pc, #96]	; (af98 <hid_keyboard_req+0x9c>)
    af36:	7b1b      	ldrb	r3, [r3, #12]
    af38:	429a      	cmp	r2, r3
    af3a:	d002      	beq.n	af42 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    af3c:	f06f 0009 	mvn.w	r0, #9
    af40:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    af42:	884b      	ldrh	r3, [r1, #2]
    af44:	0a1b      	lsrs	r3, r3, #8
    af46:	2b21      	cmp	r3, #33	; 0x21
    af48:	d004      	beq.n	af54 <hid_keyboard_req+0x58>
    af4a:	2b22      	cmp	r3, #34	; 0x22
    af4c:	d009      	beq.n	af62 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    af4e:	f06f 000c 	mvn.w	r0, #12
    af52:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    af54:	4b10      	ldr	r3, [pc, #64]	; (af98 <hid_keyboard_req+0x9c>)
    af56:	6819      	ldr	r1, [r3, #0]
    af58:	2300      	movs	r3, #0
    af5a:	780a      	ldrb	r2, [r1, #0]
    af5c:	4c0f      	ldr	r4, [pc, #60]	; (af9c <hid_keyboard_req+0xa0>)
    af5e:	47a0      	blx	r4
    af60:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    af62:	2300      	movs	r3, #0
    af64:	223b      	movs	r2, #59	; 0x3b
    af66:	490e      	ldr	r1, [pc, #56]	; (afa0 <hid_keyboard_req+0xa4>)
    af68:	4c0c      	ldr	r4, [pc, #48]	; (af9c <hid_keyboard_req+0xa0>)
    af6a:	47a0      	blx	r4
    af6c:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    af6e:	2300      	movs	r3, #0
    af70:	2201      	movs	r2, #1
    af72:	490c      	ldr	r1, [pc, #48]	; (afa4 <hid_keyboard_req+0xa8>)
    af74:	4c09      	ldr	r4, [pc, #36]	; (af9c <hid_keyboard_req+0xa0>)
    af76:	47a0      	blx	r4
    af78:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    af7a:	884a      	ldrh	r2, [r1, #2]
    af7c:	4b06      	ldr	r3, [pc, #24]	; (af98 <hid_keyboard_req+0x9c>)
    af7e:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    af80:	2300      	movs	r3, #0
    af82:	461a      	mov	r2, r3
    af84:	4619      	mov	r1, r3
    af86:	4c05      	ldr	r4, [pc, #20]	; (af9c <hid_keyboard_req+0xa0>)
    af88:	47a0      	blx	r4
    af8a:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    af8c:	f06f 0009 	mvn.w	r0, #9
    af90:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    af92:	f06f 0009 	mvn.w	r0, #9
    af96:	bd10      	pop	{r4, pc}
    af98:	20000e78 	.word	0x20000e78
    af9c:	0000b855 	.word	0x0000b855
    afa0:	0000e948 	.word	0x0000e948
    afa4:	20000e87 	.word	0x20000e87

0000afa8 <hid_keyboard_ctrl>:
{
    afa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    afac:	4614      	mov	r4, r2
	switch (ctrl) {
    afae:	2901      	cmp	r1, #1
    afb0:	d050      	beq.n	b054 <hid_keyboard_ctrl+0xac>
    afb2:	b141      	cbz	r1, afc6 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    afb4:	2902      	cmp	r1, #2
    afb6:	bf0c      	ite	eq
    afb8:	f06f 051a 	mvneq.w	r5, #26
    afbc:	f06f 050c 	mvnne.w	r5, #12
}
    afc0:	4628      	mov	r0, r5
    afc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    afc6:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    afca:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    afcc:	2b00      	cmp	r3, #0
    afce:	d05e      	beq.n	b08e <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    afd0:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    afd2:	795b      	ldrb	r3, [r3, #5]
    afd4:	2b03      	cmp	r3, #3
    afd6:	d15d      	bne.n	b094 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    afd8:	f898 300c 	ldrb.w	r3, [r8, #12]
    afdc:	429a      	cmp	r2, r3
    afde:	d05c      	beq.n	b09a <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    afe0:	2bff      	cmp	r3, #255	; 0xff
    afe2:	d15d      	bne.n	b0a0 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    afe4:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    afe8:	6823      	ldr	r3, [r4, #0]
    afea:	7818      	ldrb	r0, [r3, #0]
    afec:	2221      	movs	r2, #33	; 0x21
    afee:	6861      	ldr	r1, [r4, #4]
    aff0:	4418      	add	r0, r3
    aff2:	4b31      	ldr	r3, [pc, #196]	; (b0b8 <hid_keyboard_ctrl+0x110>)
    aff4:	4798      	blx	r3
    aff6:	4b31      	ldr	r3, [pc, #196]	; (b0bc <hid_keyboard_ctrl+0x114>)
    aff8:	6018      	str	r0, [r3, #0]
    affa:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    affc:	f8df 90c4 	ldr.w	r9, [pc, #196]	; b0c4 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b000:	f8df a0c4 	ldr.w	sl, [pc, #196]	; b0c8 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    b004:	f8df b0c4 	ldr.w	fp, [pc, #196]	; b0cc <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    b008:	6823      	ldr	r3, [r4, #0]
    b00a:	7818      	ldrb	r0, [r3, #0]
    b00c:	6861      	ldr	r1, [r4, #4]
    b00e:	4418      	add	r0, r3
    b010:	47c8      	blx	r9
		desc->sod = ep;
    b012:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    b014:	2800      	cmp	r0, #0
    b016:	d046      	beq.n	b0a6 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    b018:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    b01a:	7943      	ldrb	r3, [r0, #5]
    b01c:	7902      	ldrb	r2, [r0, #4]
    b01e:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b022:	b292      	uxth	r2, r2
    b024:	78c1      	ldrb	r1, [r0, #3]
    b026:	4638      	mov	r0, r7
    b028:	47d0      	blx	sl
    b02a:	4605      	mov	r5, r0
    b02c:	2800      	cmp	r0, #0
    b02e:	d13d      	bne.n	b0ac <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    b030:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    b034:	bf14      	ite	ne
    b036:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    b03a:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    b03e:	4638      	mov	r0, r7
    b040:	47d8      	blx	fp
    b042:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    b044:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    b048:	d1de      	bne.n	b008 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    b04a:	4b1c      	ldr	r3, [pc, #112]	; (b0bc <hid_keyboard_ctrl+0x114>)
    b04c:	2201      	movs	r2, #1
    b04e:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    b050:	741a      	strb	r2, [r3, #16]
    b052:	e7b5      	b.n	afc0 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    b054:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    b056:	b11a      	cbz	r2, b060 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    b058:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    b05a:	795b      	ldrb	r3, [r3, #5]
    b05c:	2b03      	cmp	r3, #3
    b05e:	d128      	bne.n	b0b2 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    b060:	7b2b      	ldrb	r3, [r5, #12]
    b062:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    b064:	bf1c      	itt	ne
    b066:	23ff      	movne	r3, #255	; 0xff
    b068:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    b06a:	7b68      	ldrb	r0, [r5, #13]
    b06c:	28ff      	cmp	r0, #255	; 0xff
    b06e:	d003      	beq.n	b078 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    b070:	4b13      	ldr	r3, [pc, #76]	; (b0c0 <hid_keyboard_ctrl+0x118>)
    b072:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    b074:	23ff      	movs	r3, #255	; 0xff
    b076:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    b078:	7ba8      	ldrb	r0, [r5, #14]
    b07a:	28ff      	cmp	r0, #255	; 0xff
    b07c:	d003      	beq.n	b086 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    b07e:	4b10      	ldr	r3, [pc, #64]	; (b0c0 <hid_keyboard_ctrl+0x118>)
    b080:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    b082:	23ff      	movs	r3, #255	; 0xff
    b084:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    b086:	2500      	movs	r5, #0
    b088:	4b0c      	ldr	r3, [pc, #48]	; (b0bc <hid_keyboard_ctrl+0x114>)
    b08a:	741d      	strb	r5, [r3, #16]
    b08c:	e798      	b.n	afc0 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    b08e:	f06f 0509 	mvn.w	r5, #9
    b092:	e795      	b.n	afc0 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    b094:	f06f 0509 	mvn.w	r5, #9
    b098:	e792      	b.n	afc0 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    b09a:	f06f 0511 	mvn.w	r5, #17
    b09e:	e78f      	b.n	afc0 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    b0a0:	f06f 051b 	mvn.w	r5, #27
    b0a4:	e78c      	b.n	afc0 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    b0a6:	f06f 0509 	mvn.w	r5, #9
    b0aa:	e789      	b.n	afc0 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    b0ac:	f06f 0513 	mvn.w	r5, #19
    b0b0:	e786      	b.n	afc0 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    b0b2:	f06f 0509 	mvn.w	r5, #9
    b0b6:	e783      	b.n	afc0 <hid_keyboard_ctrl+0x18>
    b0b8:	0000bd99 	.word	0x0000bd99
    b0bc:	20000e78 	.word	0x20000e78
    b0c0:	00005d1d 	.word	0x00005d1d
    b0c4:	0000bdd3 	.word	0x0000bdd3
    b0c8:	00005cb5 	.word	0x00005cb5
    b0cc:	00005d49 	.word	0x00005d49

0000b0d0 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    b0d0:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    b0d2:	4b0a      	ldr	r3, [pc, #40]	; (b0fc <hiddf_keyboard_init+0x2c>)
    b0d4:	4798      	blx	r3
    b0d6:	2801      	cmp	r0, #1
    b0d8:	d80c      	bhi.n	b0f4 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    b0da:	4809      	ldr	r0, [pc, #36]	; (b100 <hiddf_keyboard_init+0x30>)
    b0dc:	4b09      	ldr	r3, [pc, #36]	; (b104 <hiddf_keyboard_init+0x34>)
    b0de:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    b0e0:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    b0e2:	3014      	adds	r0, #20
    b0e4:	4b08      	ldr	r3, [pc, #32]	; (b108 <hiddf_keyboard_init+0x38>)
    b0e6:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    b0e8:	4908      	ldr	r1, [pc, #32]	; (b10c <hiddf_keyboard_init+0x3c>)
    b0ea:	2001      	movs	r0, #1
    b0ec:	4b08      	ldr	r3, [pc, #32]	; (b110 <hiddf_keyboard_init+0x40>)
    b0ee:	4798      	blx	r3
	return ERR_NONE;
    b0f0:	2000      	movs	r0, #0
    b0f2:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    b0f4:	f06f 0010 	mvn.w	r0, #16
}
    b0f8:	bd08      	pop	{r3, pc}
    b0fa:	bf00      	nop
    b0fc:	0000bd85 	.word	0x0000bd85
    b100:	20000e78 	.word	0x20000e78
    b104:	0000afa9 	.word	0x0000afa9
    b108:	0000bd25 	.word	0x0000bd25
    b10c:	200003a0 	.word	0x200003a0
    b110:	0000bc91 	.word	0x0000bc91

0000b114 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    b114:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    b116:	4b26      	ldr	r3, [pc, #152]	; (b1b0 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    b118:	7c1b      	ldrb	r3, [r3, #16]
    b11a:	2b00      	cmp	r3, #0
    b11c:	d045      	beq.n	b1aa <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    b11e:	4a24      	ldr	r2, [pc, #144]	; (b1b0 <hiddf_keyboard_keys_state_change+0x9c>)
    b120:	2300      	movs	r3, #0
    b122:	6053      	str	r3, [r2, #4]
    b124:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    b126:	b329      	cbz	r1, b174 <hiddf_keyboard_keys_state_change+0x60>
    b128:	4603      	mov	r3, r0
    b12a:	1e4d      	subs	r5, r1, #1
    b12c:	b2ed      	uxtb	r5, r5
    b12e:	3501      	adds	r5, #1
    b130:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    b134:	4405      	add	r5, r0
    b136:	2200      	movs	r2, #0
    b138:	e002      	b.n	b140 <hiddf_keyboard_keys_state_change+0x2c>
    b13a:	3303      	adds	r3, #3
    b13c:	42ab      	cmp	r3, r5
    b13e:	d005      	beq.n	b14c <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    b140:	785c      	ldrb	r4, [r3, #1]
    b142:	2c00      	cmp	r4, #0
    b144:	d0f9      	beq.n	b13a <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    b146:	3201      	adds	r2, #1
    b148:	b2d2      	uxtb	r2, r2
    b14a:	e7f6      	b.n	b13a <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    b14c:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    b14e:	b2d2      	uxtb	r2, r2
    b150:	2a06      	cmp	r2, #6
    b152:	d809      	bhi.n	b168 <hiddf_keyboard_keys_state_change+0x54>
    b154:	4603      	mov	r3, r0
    b156:	1e4a      	subs	r2, r1, #1
    b158:	b2d2      	uxtb	r2, r2
    b15a:	3201      	adds	r2, #1
    b15c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    b160:	4410      	add	r0, r2
    b162:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    b164:	4d12      	ldr	r5, [pc, #72]	; (b1b0 <hiddf_keyboard_keys_state_change+0x9c>)
    b166:	e015      	b.n	b194 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    b168:	4b11      	ldr	r3, [pc, #68]	; (b1b0 <hiddf_keyboard_keys_state_change+0x9c>)
    b16a:	f04f 32ff 	mov.w	r2, #4294967295
    b16e:	f8c3 2006 	str.w	r2, [r3, #6]
    b172:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    b174:	480e      	ldr	r0, [pc, #56]	; (b1b0 <hiddf_keyboard_keys_state_change+0x9c>)
    b176:	2300      	movs	r3, #0
    b178:	2208      	movs	r2, #8
    b17a:	1d01      	adds	r1, r0, #4
    b17c:	7b40      	ldrb	r0, [r0, #13]
    b17e:	4c0d      	ldr	r4, [pc, #52]	; (b1b4 <hiddf_keyboard_keys_state_change+0xa0>)
    b180:	47a0      	blx	r4
    b182:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    b184:	1c62      	adds	r2, r4, #1
    b186:	7819      	ldrb	r1, [r3, #0]
    b188:	442c      	add	r4, r5
    b18a:	7121      	strb	r1, [r4, #4]
    b18c:	b2d4      	uxtb	r4, r2
    b18e:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    b190:	4283      	cmp	r3, r0
    b192:	d0ef      	beq.n	b174 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    b194:	789a      	ldrb	r2, [r3, #2]
    b196:	2a01      	cmp	r2, #1
    b198:	d1f9      	bne.n	b18e <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    b19a:	785a      	ldrb	r2, [r3, #1]
    b19c:	2a00      	cmp	r2, #0
    b19e:	d0f1      	beq.n	b184 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    b1a0:	792a      	ldrb	r2, [r5, #4]
    b1a2:	7819      	ldrb	r1, [r3, #0]
    b1a4:	430a      	orrs	r2, r1
    b1a6:	712a      	strb	r2, [r5, #4]
    b1a8:	e7f1      	b.n	b18e <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    b1aa:	f06f 0010 	mvn.w	r0, #16
}
    b1ae:	bd38      	pop	{r3, r4, r5, pc}
    b1b0:	20000e78 	.word	0x20000e78
    b1b4:	0000b855 	.word	0x0000b855

0000b1b8 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    b1b8:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    b1ba:	780b      	ldrb	r3, [r1, #0]
    b1bc:	2b81      	cmp	r3, #129	; 0x81
    b1be:	d010      	beq.n	b1e2 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    b1c0:	f3c3 1341 	ubfx	r3, r3, #5, #2
    b1c4:	2b01      	cmp	r3, #1
    b1c6:	d13f      	bne.n	b248 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    b1c8:	888a      	ldrh	r2, [r1, #4]
    b1ca:	4b22      	ldr	r3, [pc, #136]	; (b254 <hid_mouse_req+0x9c>)
    b1cc:	7a1b      	ldrb	r3, [r3, #8]
    b1ce:	429a      	cmp	r2, r3
    b1d0:	d13d      	bne.n	b24e <hid_mouse_req+0x96>
			switch (req->bRequest) {
    b1d2:	784b      	ldrb	r3, [r1, #1]
    b1d4:	2b03      	cmp	r3, #3
    b1d6:	d028      	beq.n	b22a <hid_mouse_req+0x72>
    b1d8:	2b0b      	cmp	r3, #11
    b1da:	d02c      	beq.n	b236 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    b1dc:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    b1e0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    b1e2:	784b      	ldrb	r3, [r1, #1]
    b1e4:	2b06      	cmp	r3, #6
    b1e6:	d002      	beq.n	b1ee <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    b1e8:	f06f 0009 	mvn.w	r0, #9
    b1ec:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    b1ee:	888a      	ldrh	r2, [r1, #4]
    b1f0:	4b18      	ldr	r3, [pc, #96]	; (b254 <hid_mouse_req+0x9c>)
    b1f2:	7a1b      	ldrb	r3, [r3, #8]
    b1f4:	429a      	cmp	r2, r3
    b1f6:	d002      	beq.n	b1fe <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    b1f8:	f06f 0009 	mvn.w	r0, #9
    b1fc:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    b1fe:	884b      	ldrh	r3, [r1, #2]
    b200:	0a1b      	lsrs	r3, r3, #8
    b202:	2b21      	cmp	r3, #33	; 0x21
    b204:	d004      	beq.n	b210 <hid_mouse_req+0x58>
    b206:	2b22      	cmp	r3, #34	; 0x22
    b208:	d009      	beq.n	b21e <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    b20a:	f06f 000c 	mvn.w	r0, #12
    b20e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    b210:	4b10      	ldr	r3, [pc, #64]	; (b254 <hid_mouse_req+0x9c>)
    b212:	6819      	ldr	r1, [r3, #0]
    b214:	2300      	movs	r3, #0
    b216:	780a      	ldrb	r2, [r1, #0]
    b218:	4c0f      	ldr	r4, [pc, #60]	; (b258 <hid_mouse_req+0xa0>)
    b21a:	47a0      	blx	r4
    b21c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    b21e:	2300      	movs	r3, #0
    b220:	2234      	movs	r2, #52	; 0x34
    b222:	490e      	ldr	r1, [pc, #56]	; (b25c <hid_mouse_req+0xa4>)
    b224:	4c0c      	ldr	r4, [pc, #48]	; (b258 <hid_mouse_req+0xa0>)
    b226:	47a0      	blx	r4
    b228:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    b22a:	2300      	movs	r3, #0
    b22c:	2201      	movs	r2, #1
    b22e:	490c      	ldr	r1, [pc, #48]	; (b260 <hid_mouse_req+0xa8>)
    b230:	4c09      	ldr	r4, [pc, #36]	; (b258 <hid_mouse_req+0xa0>)
    b232:	47a0      	blx	r4
    b234:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    b236:	884a      	ldrh	r2, [r1, #2]
    b238:	4b06      	ldr	r3, [pc, #24]	; (b254 <hid_mouse_req+0x9c>)
    b23a:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    b23c:	2300      	movs	r3, #0
    b23e:	461a      	mov	r2, r3
    b240:	4619      	mov	r1, r3
    b242:	4c05      	ldr	r4, [pc, #20]	; (b258 <hid_mouse_req+0xa0>)
    b244:	47a0      	blx	r4
    b246:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    b248:	f06f 0009 	mvn.w	r0, #9
    b24c:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    b24e:	f06f 0009 	mvn.w	r0, #9
    b252:	bd10      	pop	{r4, pc}
    b254:	20000e98 	.word	0x20000e98
    b258:	0000b855 	.word	0x0000b855
    b25c:	0000e984 	.word	0x0000e984
    b260:	20000ea2 	.word	0x20000ea2

0000b264 <hid_mouse_ctrl>:
{
    b264:	b570      	push	{r4, r5, r6, lr}
    b266:	4614      	mov	r4, r2
	switch (ctrl) {
    b268:	2901      	cmp	r1, #1
    b26a:	d040      	beq.n	b2ee <hid_mouse_ctrl+0x8a>
    b26c:	b139      	cbz	r1, b27e <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    b26e:	2902      	cmp	r1, #2
    b270:	bf0c      	ite	eq
    b272:	f06f 041a 	mvneq.w	r4, #26
    b276:	f06f 040c 	mvnne.w	r4, #12
}
    b27a:	4620      	mov	r0, r4
    b27c:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    b27e:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    b280:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    b282:	2b00      	cmp	r3, #0
    b284:	d049      	beq.n	b31a <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    b286:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    b288:	795b      	ldrb	r3, [r3, #5]
    b28a:	2b03      	cmp	r3, #3
    b28c:	d148      	bne.n	b320 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    b28e:	7a2b      	ldrb	r3, [r5, #8]
    b290:	429a      	cmp	r2, r3
    b292:	d048      	beq.n	b326 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    b294:	2bff      	cmp	r3, #255	; 0xff
    b296:	d149      	bne.n	b32c <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    b298:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    b29a:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    b29c:	7818      	ldrb	r0, [r3, #0]
    b29e:	2221      	movs	r2, #33	; 0x21
    b2a0:	6861      	ldr	r1, [r4, #4]
    b2a2:	4418      	add	r0, r3
    b2a4:	4b29      	ldr	r3, [pc, #164]	; (b34c <hid_mouse_ctrl+0xe8>)
    b2a6:	4798      	blx	r3
    b2a8:	4b29      	ldr	r3, [pc, #164]	; (b350 <hid_mouse_ctrl+0xec>)
    b2aa:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    b2ac:	6823      	ldr	r3, [r4, #0]
    b2ae:	7818      	ldrb	r0, [r3, #0]
    b2b0:	6861      	ldr	r1, [r4, #4]
    b2b2:	4418      	add	r0, r3
    b2b4:	4b27      	ldr	r3, [pc, #156]	; (b354 <hid_mouse_ctrl+0xf0>)
    b2b6:	4798      	blx	r3
	desc->sod = ep;
    b2b8:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    b2ba:	2800      	cmp	r0, #0
    b2bc:	d039      	beq.n	b332 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    b2be:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    b2c0:	7943      	ldrb	r3, [r0, #5]
    b2c2:	7902      	ldrb	r2, [r0, #4]
    b2c4:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b2c8:	b292      	uxth	r2, r2
    b2ca:	78c1      	ldrb	r1, [r0, #3]
    b2cc:	4630      	mov	r0, r6
    b2ce:	4b22      	ldr	r3, [pc, #136]	; (b358 <hid_mouse_ctrl+0xf4>)
    b2d0:	4798      	blx	r3
    b2d2:	4604      	mov	r4, r0
    b2d4:	bb80      	cbnz	r0, b338 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    b2d6:	f016 0f80 	tst.w	r6, #128	; 0x80
    b2da:	d030      	beq.n	b33e <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    b2dc:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    b2de:	4630      	mov	r0, r6
    b2e0:	4b1e      	ldr	r3, [pc, #120]	; (b35c <hid_mouse_ctrl+0xf8>)
    b2e2:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    b2e4:	4b1a      	ldr	r3, [pc, #104]	; (b350 <hid_mouse_ctrl+0xec>)
    b2e6:	2201      	movs	r2, #1
    b2e8:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    b2ea:	72da      	strb	r2, [r3, #11]
    b2ec:	e7c5      	b.n	b27a <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    b2ee:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    b2f0:	b11a      	cbz	r2, b2fa <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    b2f2:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    b2f4:	795b      	ldrb	r3, [r3, #5]
    b2f6:	2b03      	cmp	r3, #3
    b2f8:	d124      	bne.n	b344 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    b2fa:	7a2b      	ldrb	r3, [r5, #8]
    b2fc:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    b2fe:	bf1c      	itt	ne
    b300:	23ff      	movne	r3, #255	; 0xff
    b302:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    b304:	7a68      	ldrb	r0, [r5, #9]
    b306:	28ff      	cmp	r0, #255	; 0xff
    b308:	d003      	beq.n	b312 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    b30a:	4b15      	ldr	r3, [pc, #84]	; (b360 <hid_mouse_ctrl+0xfc>)
    b30c:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    b30e:	23ff      	movs	r3, #255	; 0xff
    b310:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    b312:	2400      	movs	r4, #0
    b314:	4b0e      	ldr	r3, [pc, #56]	; (b350 <hid_mouse_ctrl+0xec>)
    b316:	72dc      	strb	r4, [r3, #11]
    b318:	e7af      	b.n	b27a <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    b31a:	f06f 0409 	mvn.w	r4, #9
    b31e:	e7ac      	b.n	b27a <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    b320:	f06f 0409 	mvn.w	r4, #9
    b324:	e7a9      	b.n	b27a <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    b326:	f06f 0411 	mvn.w	r4, #17
    b32a:	e7a6      	b.n	b27a <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    b32c:	f06f 041b 	mvn.w	r4, #27
    b330:	e7a3      	b.n	b27a <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    b332:	f06f 0409 	mvn.w	r4, #9
    b336:	e7a0      	b.n	b27a <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    b338:	f06f 0413 	mvn.w	r4, #19
    b33c:	e79d      	b.n	b27a <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    b33e:	f04f 34ff 	mov.w	r4, #4294967295
    b342:	e79a      	b.n	b27a <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    b344:	f06f 0409 	mvn.w	r4, #9
    b348:	e797      	b.n	b27a <hid_mouse_ctrl+0x16>
    b34a:	bf00      	nop
    b34c:	0000bd99 	.word	0x0000bd99
    b350:	20000e98 	.word	0x20000e98
    b354:	0000bdd3 	.word	0x0000bdd3
    b358:	00005cb5 	.word	0x00005cb5
    b35c:	00005d49 	.word	0x00005d49
    b360:	00005d1d 	.word	0x00005d1d

0000b364 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    b364:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    b366:	4b0a      	ldr	r3, [pc, #40]	; (b390 <hiddf_mouse_init+0x2c>)
    b368:	4798      	blx	r3
    b36a:	2801      	cmp	r0, #1
    b36c:	d80c      	bhi.n	b388 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    b36e:	4809      	ldr	r0, [pc, #36]	; (b394 <hiddf_mouse_init+0x30>)
    b370:	4b09      	ldr	r3, [pc, #36]	; (b398 <hiddf_mouse_init+0x34>)
    b372:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    b374:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    b376:	300c      	adds	r0, #12
    b378:	4b08      	ldr	r3, [pc, #32]	; (b39c <hiddf_mouse_init+0x38>)
    b37a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    b37c:	4908      	ldr	r1, [pc, #32]	; (b3a0 <hiddf_mouse_init+0x3c>)
    b37e:	2001      	movs	r0, #1
    b380:	4b08      	ldr	r3, [pc, #32]	; (b3a4 <hiddf_mouse_init+0x40>)
    b382:	4798      	blx	r3
	return ERR_NONE;
    b384:	2000      	movs	r0, #0
    b386:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    b388:	f06f 0010 	mvn.w	r0, #16
}
    b38c:	bd08      	pop	{r3, pc}
    b38e:	bf00      	nop
    b390:	0000bd85 	.word	0x0000bd85
    b394:	20000e98 	.word	0x20000e98
    b398:	0000b265 	.word	0x0000b265
    b39c:	0000bd25 	.word	0x0000bd25
    b3a0:	200003a8 	.word	0x200003a8
    b3a4:	0000bc91 	.word	0x0000bc91

0000b3a8 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    b3a8:	2200      	movs	r2, #0
    b3aa:	4b0d      	ldr	r3, [pc, #52]	; (b3e0 <hiddf_mouse_move+0x38>)
    b3ac:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    b3ae:	2901      	cmp	r1, #1
    b3b0:	d00e      	beq.n	b3d0 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    b3b2:	2902      	cmp	r1, #2
    b3b4:	d00e      	beq.n	b3d4 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    b3b6:	2903      	cmp	r1, #3
    b3b8:	d10f      	bne.n	b3da <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    b3ba:	4b09      	ldr	r3, [pc, #36]	; (b3e0 <hiddf_mouse_move+0x38>)
    b3bc:	71d8      	strb	r0, [r3, #7]
{
    b3be:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    b3c0:	4807      	ldr	r0, [pc, #28]	; (b3e0 <hiddf_mouse_move+0x38>)
    b3c2:	2300      	movs	r3, #0
    b3c4:	2204      	movs	r2, #4
    b3c6:	1881      	adds	r1, r0, r2
    b3c8:	7a40      	ldrb	r0, [r0, #9]
    b3ca:	4c06      	ldr	r4, [pc, #24]	; (b3e4 <hiddf_mouse_move+0x3c>)
    b3cc:	47a0      	blx	r4
    b3ce:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    b3d0:	7158      	strb	r0, [r3, #5]
    b3d2:	e7f4      	b.n	b3be <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    b3d4:	4b02      	ldr	r3, [pc, #8]	; (b3e0 <hiddf_mouse_move+0x38>)
    b3d6:	7198      	strb	r0, [r3, #6]
    b3d8:	e7f1      	b.n	b3be <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    b3da:	f06f 000c 	mvn.w	r0, #12
    b3de:	4770      	bx	lr
    b3e0:	20000e98 	.word	0x20000e98
    b3e4:	0000b855 	.word	0x0000b855

0000b3e8 <midi_cb_ep_bulk_in>:
// 	while(1){
// 		
// 		
// 	}

}
    b3e8:	4770      	bx	lr

0000b3ea <midi_cb_ep_bulk_out>:
 * \param[in] rc transfer return status
 * \param[in] count the amount of bytes has been transferred
 * \return Operation status.
 */
static bool midi_cb_ep_bulk_out(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    b3ea:	e7fe      	b.n	b3ea <midi_cb_ep_bulk_out>

0000b3ec <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    b3ec:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    b3ee:	780b      	ldrb	r3, [r1, #0]
    b3f0:	2b81      	cmp	r3, #129	; 0x81
    b3f2:	d014      	beq.n	b41e <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    b3f4:	f3c3 1341 	ubfx	r3, r3, #5, #2
    b3f8:	2b01      	cmp	r3, #1
    b3fa:	d132      	bne.n	b462 <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    b3fc:	888b      	ldrh	r3, [r1, #4]
    b3fe:	4a1c      	ldr	r2, [pc, #112]	; (b470 <audio_midi_req+0x84>)
    b400:	7912      	ldrb	r2, [r2, #4]
    b402:	429a      	cmp	r2, r3
    b404:	d003      	beq.n	b40e <audio_midi_req+0x22>
    b406:	4a1a      	ldr	r2, [pc, #104]	; (b470 <audio_midi_req+0x84>)
    b408:	7952      	ldrb	r2, [r2, #5]
    b40a:	429a      	cmp	r2, r3
    b40c:	d12c      	bne.n	b468 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    b40e:	784b      	ldrb	r3, [r1, #1]
    b410:	2b03      	cmp	r3, #3
    b412:	d017      	beq.n	b444 <audio_midi_req+0x58>
    b414:	2b0b      	cmp	r3, #11
    b416:	d01b      	beq.n	b450 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    b418:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    b41c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    b41e:	888b      	ldrh	r3, [r1, #4]
    b420:	4a13      	ldr	r2, [pc, #76]	; (b470 <audio_midi_req+0x84>)
    b422:	7912      	ldrb	r2, [r2, #4]
    b424:	429a      	cmp	r2, r3
    b426:	d006      	beq.n	b436 <audio_midi_req+0x4a>
    b428:	4a11      	ldr	r2, [pc, #68]	; (b470 <audio_midi_req+0x84>)
    b42a:	7952      	ldrb	r2, [r2, #5]
    b42c:	429a      	cmp	r2, r3
    b42e:	d002      	beq.n	b436 <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    b430:	f06f 0009 	mvn.w	r0, #9
    b434:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    b436:	4b0e      	ldr	r3, [pc, #56]	; (b470 <audio_midi_req+0x84>)
    b438:	6819      	ldr	r1, [r3, #0]
    b43a:	2300      	movs	r3, #0
    b43c:	780a      	ldrb	r2, [r1, #0]
    b43e:	4c0d      	ldr	r4, [pc, #52]	; (b474 <audio_midi_req+0x88>)
    b440:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    b442:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    b444:	2300      	movs	r3, #0
    b446:	2201      	movs	r2, #1
    b448:	490b      	ldr	r1, [pc, #44]	; (b478 <audio_midi_req+0x8c>)
    b44a:	4c0a      	ldr	r4, [pc, #40]	; (b474 <audio_midi_req+0x88>)
    b44c:	47a0      	blx	r4
    b44e:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    b450:	884a      	ldrh	r2, [r1, #2]
    b452:	4b07      	ldr	r3, [pc, #28]	; (b470 <audio_midi_req+0x84>)
    b454:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    b456:	2300      	movs	r3, #0
    b458:	461a      	mov	r2, r3
    b45a:	4619      	mov	r1, r3
    b45c:	4c05      	ldr	r4, [pc, #20]	; (b474 <audio_midi_req+0x88>)
    b45e:	47a0      	blx	r4
    b460:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    b462:	f06f 0009 	mvn.w	r0, #9
    b466:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    b468:	f06f 0009 	mvn.w	r0, #9
    b46c:	bd10      	pop	{r4, pc}
    b46e:	bf00      	nop
    b470:	20000eb0 	.word	0x20000eb0
    b474:	0000b855 	.word	0x0000b855
    b478:	20000eb8 	.word	0x20000eb8

0000b47c <audio_midi_ctrl>:
{
    b47c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b480:	b083      	sub	sp, #12
    b482:	4615      	mov	r5, r2
	switch (ctrl) {
    b484:	2901      	cmp	r1, #1
    b486:	f000 8092 	beq.w	b5ae <audio_midi_ctrl+0x132>
    b48a:	b141      	cbz	r1, b49e <audio_midi_ctrl+0x22>
		return ERR_INVALID_ARG;
    b48c:	2902      	cmp	r1, #2
    b48e:	bf0c      	ite	eq
    b490:	f06f 001a 	mvneq.w	r0, #26
    b494:	f06f 000c 	mvnne.w	r0, #12
}
    b498:	b003      	add	sp, #12
    b49a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    b49e:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    b4a2:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    b4a4:	2800      	cmp	r0, #0
    b4a6:	f000 80a9 	beq.w	b5fc <audio_midi_ctrl+0x180>
    b4aa:	f109 0604 	add.w	r6, r9, #4
    b4ae:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    b4b0:	f04f 0804 	mov.w	r8, #4
    b4b4:	4f5d      	ldr	r7, [pc, #372]	; (b62c <audio_midi_ctrl+0x1b0>)
    b4b6:	e019      	b.n	b4ec <audio_midi_ctrl+0x70>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    b4b8:	f816 3b01 	ldrb.w	r3, [r6], #1
    b4bc:	429a      	cmp	r2, r3
    b4be:	f000 80a3 	beq.w	b608 <audio_midi_ctrl+0x18c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    b4c2:	2bff      	cmp	r3, #255	; 0xff
    b4c4:	f040 80a3 	bne.w	b60e <audio_midi_ctrl+0x192>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    b4c8:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    b4cc:	2c01      	cmp	r4, #1
    b4ce:	d016      	beq.n	b4fe <audio_midi_ctrl+0x82>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    b4d0:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    b4d2:	7818      	ldrb	r0, [r3, #0]
    b4d4:	4642      	mov	r2, r8
    b4d6:	6869      	ldr	r1, [r5, #4]
    b4d8:	4418      	add	r0, r3
    b4da:	47b8      	blx	r7
    b4dc:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    b4de:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    b4e2:	f000 809e 	beq.w	b622 <audio_midi_ctrl+0x1a6>
		if (NULL == ifc) {
    b4e6:	2800      	cmp	r0, #0
    b4e8:	f000 808b 	beq.w	b602 <audio_midi_ctrl+0x186>
		ifc_desc.bInterfaceNumber = ifc[2];
    b4ec:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    b4ee:	7943      	ldrb	r3, [r0, #5]
    b4f0:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    b4f4:	2b01      	cmp	r3, #1
    b4f6:	d0df      	beq.n	b4b8 <audio_midi_ctrl+0x3c>
			return ERR_NOT_FOUND;
    b4f8:	f06f 0009 	mvn.w	r0, #9
    b4fc:	e7cc      	b.n	b498 <audio_midi_ctrl+0x1c>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    b4fe:	2205      	movs	r2, #5
    b500:	6869      	ldr	r1, [r5, #4]
    b502:	4b4a      	ldr	r3, [pc, #296]	; (b62c <audio_midi_ctrl+0x1b0>)
    b504:	4798      	blx	r3
    b506:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    b508:	4e49      	ldr	r6, [pc, #292]	; (b630 <audio_midi_ctrl+0x1b4>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b50a:	f8df 8144 	ldr.w	r8, [pc, #324]	; b650 <audio_midi_ctrl+0x1d4>
					usb_d_ep_enable(func_data->func_ep_out);
    b50e:	4f49      	ldr	r7, [pc, #292]	; (b634 <audio_midi_ctrl+0x1b8>)
    b510:	e01a      	b.n	b548 <audio_midi_ctrl+0xcc>
					usb_debug2[6] = - usb_debug2[5];
    b512:	4a47      	ldr	r2, [pc, #284]	; (b630 <audio_midi_ctrl+0x1b4>)
    b514:	7953      	ldrb	r3, [r2, #5]
    b516:	425b      	negs	r3, r3
    b518:	b2db      	uxtb	r3, r3
    b51a:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    b51c:	f06f 0013 	mvn.w	r0, #19
    b520:	e7ba      	b.n	b498 <audio_midi_ctrl+0x1c>
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    b522:	f89d 0002 	ldrb.w	r0, [sp, #2]
    b526:	b2c0      	uxtb	r0, r0
    b528:	f889 0006 	strb.w	r0, [r9, #6]
					usb_d_ep_enable(func_data->func_ep_in);
    b52c:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_in, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_in);
    b52e:	4a42      	ldr	r2, [pc, #264]	; (b638 <audio_midi_ctrl+0x1bc>)
    b530:	2102      	movs	r1, #2
    b532:	f899 0006 	ldrb.w	r0, [r9, #6]
    b536:	4b41      	ldr	r3, [pc, #260]	; (b63c <audio_midi_ctrl+0x1c0>)
    b538:	4798      	blx	r3
				desc->sod = ep;
    b53a:	602c      	str	r4, [r5, #0]
    b53c:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    b53e:	6869      	ldr	r1, [r5, #4]
    b540:	4420      	add	r0, r4
    b542:	4b3f      	ldr	r3, [pc, #252]	; (b640 <audio_midi_ctrl+0x1c4>)
    b544:	4798      	blx	r3
    b546:	4604      	mov	r4, r0
			while (NULL != ep) {
    b548:	2c00      	cmp	r4, #0
    b54a:	d063      	beq.n	b614 <audio_midi_ctrl+0x198>
				ep_desc.bEndpointAddress = ep[2];
    b54c:	78a3      	ldrb	r3, [r4, #2]
    b54e:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    b552:	78e3      	ldrb	r3, [r4, #3]
    b554:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    b558:	7962      	ldrb	r2, [r4, #5]
    b55a:	7923      	ldrb	r3, [r4, #4]
    b55c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    b560:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    b562:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    b566:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    b56a:	b2db      	uxtb	r3, r3
    b56c:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    b56e:	2301      	movs	r3, #1
    b570:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b572:	f89d 0002 	ldrb.w	r0, [sp, #2]
    b576:	f89d 1003 	ldrb.w	r1, [sp, #3]
    b57a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    b57e:	b292      	uxth	r2, r2
    b580:	47c0      	blx	r8
    b582:	b2c0      	uxtb	r0, r0
    b584:	7170      	strb	r0, [r6, #5]
    b586:	2800      	cmp	r0, #0
    b588:	d1c3      	bne.n	b512 <audio_midi_ctrl+0x96>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    b58a:	f89d 3002 	ldrb.w	r3, [sp, #2]
    b58e:	f013 0f80 	tst.w	r3, #128	; 0x80
    b592:	d1c6      	bne.n	b522 <audio_midi_ctrl+0xa6>
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    b594:	f89d 0002 	ldrb.w	r0, [sp, #2]
    b598:	b2c0      	uxtb	r0, r0
    b59a:	f889 0007 	strb.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    b59e:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_out, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_out);
    b5a0:	4a28      	ldr	r2, [pc, #160]	; (b644 <audio_midi_ctrl+0x1c8>)
    b5a2:	2102      	movs	r1, #2
    b5a4:	f899 0007 	ldrb.w	r0, [r9, #7]
    b5a8:	4b24      	ldr	r3, [pc, #144]	; (b63c <audio_midi_ctrl+0x1c0>)
    b5aa:	4798      	blx	r3
    b5ac:	e7c5      	b.n	b53a <audio_midi_ctrl+0xbe>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    b5ae:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    b5b0:	b142      	cbz	r2, b5c4 <audio_midi_ctrl+0x148>
		ifc_desc.bInterfaceClass = desc->sod[5];
    b5b2:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    b5b4:	795b      	ldrb	r3, [r3, #5]
    b5b6:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    b5ba:	2b01      	cmp	r3, #1
    b5bc:	d002      	beq.n	b5c4 <audio_midi_ctrl+0x148>
			return ERR_NOT_FOUND;
    b5be:	f06f 0009 	mvn.w	r0, #9
    b5c2:	e769      	b.n	b498 <audio_midi_ctrl+0x1c>
	if (func_data->func_iface[0] != 0xFF) {
    b5c4:	7923      	ldrb	r3, [r4, #4]
    b5c6:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    b5c8:	bf1c      	itt	ne
    b5ca:	23ff      	movne	r3, #255	; 0xff
    b5cc:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    b5ce:	7963      	ldrb	r3, [r4, #5]
    b5d0:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    b5d2:	bf1c      	itt	ne
    b5d4:	23ff      	movne	r3, #255	; 0xff
    b5d6:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    b5d8:	79a0      	ldrb	r0, [r4, #6]
    b5da:	28ff      	cmp	r0, #255	; 0xff
    b5dc:	d003      	beq.n	b5e6 <audio_midi_ctrl+0x16a>
		usb_d_ep_deinit(func_data->func_ep_in);
    b5de:	4b1a      	ldr	r3, [pc, #104]	; (b648 <audio_midi_ctrl+0x1cc>)
    b5e0:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    b5e2:	23ff      	movs	r3, #255	; 0xff
    b5e4:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    b5e6:	79e0      	ldrb	r0, [r4, #7]
    b5e8:	28ff      	cmp	r0, #255	; 0xff
    b5ea:	d003      	beq.n	b5f4 <audio_midi_ctrl+0x178>
		usb_d_ep_deinit(func_data->func_ep_out);
    b5ec:	4b16      	ldr	r3, [pc, #88]	; (b648 <audio_midi_ctrl+0x1cc>)
    b5ee:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    b5f0:	23ff      	movs	r3, #255	; 0xff
    b5f2:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    b5f4:	2000      	movs	r0, #0
    b5f6:	4b15      	ldr	r3, [pc, #84]	; (b64c <audio_midi_ctrl+0x1d0>)
    b5f8:	7358      	strb	r0, [r3, #13]
    b5fa:	e74d      	b.n	b498 <audio_midi_ctrl+0x1c>
			return ERR_NOT_FOUND;
    b5fc:	f06f 0009 	mvn.w	r0, #9
    b600:	e74a      	b.n	b498 <audio_midi_ctrl+0x1c>
    b602:	f06f 0009 	mvn.w	r0, #9
    b606:	e747      	b.n	b498 <audio_midi_ctrl+0x1c>
				return ERR_ALREADY_INITIALIZED;
    b608:	f06f 0011 	mvn.w	r0, #17
    b60c:	e744      	b.n	b498 <audio_midi_ctrl+0x1c>
				return ERR_NO_RESOURCE;
    b60e:	f06f 001b 	mvn.w	r0, #27
    b612:	e741      	b.n	b498 <audio_midi_ctrl+0x1c>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    b614:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    b616:	7818      	ldrb	r0, [r3, #0]
    b618:	2204      	movs	r2, #4
    b61a:	6869      	ldr	r1, [r5, #4]
    b61c:	4418      	add	r0, r3
    b61e:	4b03      	ldr	r3, [pc, #12]	; (b62c <audio_midi_ctrl+0x1b0>)
    b620:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    b622:	2201      	movs	r2, #1
    b624:	4b09      	ldr	r3, [pc, #36]	; (b64c <audio_midi_ctrl+0x1d0>)
    b626:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    b628:	2000      	movs	r0, #0
    b62a:	e735      	b.n	b498 <audio_midi_ctrl+0x1c>
    b62c:	0000bd99 	.word	0x0000bd99
    b630:	20007ddc 	.word	0x20007ddc
    b634:	00005d49 	.word	0x00005d49
    b638:	0000b3e9 	.word	0x0000b3e9
    b63c:	00005f1d 	.word	0x00005f1d
    b640:	0000bdd3 	.word	0x0000bdd3
    b644:	0000b3eb 	.word	0x0000b3eb
    b648:	00005d1d 	.word	0x00005d1d
    b64c:	20000eb0 	.word	0x20000eb0
    b650:	00005cb5 	.word	0x00005cb5

0000b654 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    b654:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    b656:	4b0a      	ldr	r3, [pc, #40]	; (b680 <audiodf_midi_init+0x2c>)
    b658:	4798      	blx	r3
    b65a:	2801      	cmp	r0, #1
    b65c:	d80c      	bhi.n	b678 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    b65e:	4809      	ldr	r0, [pc, #36]	; (b684 <audiodf_midi_init+0x30>)
    b660:	4b09      	ldr	r3, [pc, #36]	; (b688 <audiodf_midi_init+0x34>)
    b662:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    b664:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    b666:	3010      	adds	r0, #16
    b668:	4b08      	ldr	r3, [pc, #32]	; (b68c <audiodf_midi_init+0x38>)
    b66a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    b66c:	4908      	ldr	r1, [pc, #32]	; (b690 <audiodf_midi_init+0x3c>)
    b66e:	2001      	movs	r0, #1
    b670:	4b08      	ldr	r3, [pc, #32]	; (b694 <audiodf_midi_init+0x40>)
    b672:	4798      	blx	r3
	return ERR_NONE;
    b674:	2000      	movs	r0, #0
    b676:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    b678:	f06f 0010 	mvn.w	r0, #16
}
    b67c:	bd08      	pop	{r3, pc}
    b67e:	bf00      	nop
    b680:	0000bd85 	.word	0x0000bd85
    b684:	20000eb0 	.word	0x20000eb0
    b688:	0000b47d 	.word	0x0000b47d
    b68c:	0000bd25 	.word	0x0000bd25
    b690:	200003b0 	.word	0x200003b0
    b694:	0000bc91 	.word	0x0000bc91

0000b698 <audiodf_midi_xfer_packet>:
}



int32_t audiodf_midi_xfer_packet(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    b698:	b510      	push	{r4, lr}
	
	// if previous xfer is completed
	_audiodf_midi_funcd.midi_report[0] = byte0;
    b69a:	4c06      	ldr	r4, [pc, #24]	; (b6b4 <audiodf_midi_xfer_packet+0x1c>)
    b69c:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    b69e:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    b6a0:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    b6a2:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    b6a4:	2300      	movs	r3, #0
    b6a6:	2204      	movs	r2, #4
    b6a8:	f104 0109 	add.w	r1, r4, #9
    b6ac:	79a0      	ldrb	r0, [r4, #6]
    b6ae:	4c02      	ldr	r4, [pc, #8]	; (b6b8 <audiodf_midi_xfer_packet+0x20>)
    b6b0:	47a0      	blx	r4
	
	
}
    b6b2:	bd10      	pop	{r4, pc}
    b6b4:	20000eb0 	.word	0x20000eb0
    b6b8:	0000b855 	.word	0x0000b855

0000b6bc <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    b6bc:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    b6be:	4b07      	ldr	r3, [pc, #28]	; (b6dc <usbdc_unconfig+0x20>)
    b6c0:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    b6c2:	b14c      	cbz	r4, b6d8 <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    b6c4:	2600      	movs	r6, #0
    b6c6:	2501      	movs	r5, #1
    b6c8:	6863      	ldr	r3, [r4, #4]
    b6ca:	4632      	mov	r2, r6
    b6cc:	4629      	mov	r1, r5
    b6ce:	4620      	mov	r0, r4
    b6d0:	4798      	blx	r3
		func = func->next;
    b6d2:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    b6d4:	2c00      	cmp	r4, #0
    b6d6:	d1f7      	bne.n	b6c8 <usbdc_unconfig+0xc>
    b6d8:	bd70      	pop	{r4, r5, r6, pc}
    b6da:	bf00      	nop
    b6dc:	20000ecc 	.word	0x20000ecc

0000b6e0 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    b6e0:	b570      	push	{r4, r5, r6, lr}
    b6e2:	4606      	mov	r6, r0
    b6e4:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    b6e6:	4b07      	ldr	r3, [pc, #28]	; (b704 <usbdc_change_notify+0x24>)
    b6e8:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    b6ea:	b91c      	cbnz	r4, b6f4 <usbdc_change_notify+0x14>
    b6ec:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    b6ee:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    b6f0:	2c00      	cmp	r4, #0
    b6f2:	d0fb      	beq.n	b6ec <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    b6f4:	6863      	ldr	r3, [r4, #4]
    b6f6:	2b00      	cmp	r3, #0
    b6f8:	d0f9      	beq.n	b6ee <usbdc_change_notify+0xe>
			cg->cb(change, value);
    b6fa:	4629      	mov	r1, r5
    b6fc:	4630      	mov	r0, r6
    b6fe:	4798      	blx	r3
    b700:	e7f5      	b.n	b6ee <usbdc_change_notify+0xe>
    b702:	bf00      	nop
    b704:	20000ecc 	.word	0x20000ecc

0000b708 <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    b708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b70a:	4607      	mov	r7, r0
    b70c:	460e      	mov	r6, r1
    b70e:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    b710:	4b0c      	ldr	r3, [pc, #48]	; (b744 <usbdc_request_handler+0x3c>)
    b712:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    b714:	b91c      	cbnz	r4, b71e <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    b716:	2000      	movs	r0, #0
    b718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    b71a:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    b71c:	b16c      	cbz	r4, b73a <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    b71e:	6863      	ldr	r3, [r4, #4]
    b720:	2b00      	cmp	r3, #0
    b722:	d0fa      	beq.n	b71a <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    b724:	462a      	mov	r2, r5
    b726:	4631      	mov	r1, r6
    b728:	4638      	mov	r0, r7
    b72a:	4798      	blx	r3
			if (0 == rc) {
    b72c:	b138      	cbz	r0, b73e <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    b72e:	f110 0f0a 	cmn.w	r0, #10
    b732:	d0f2      	beq.n	b71a <usbdc_request_handler+0x12>
				return -1;
    b734:	f04f 30ff 	mov.w	r0, #4294967295
}
    b738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    b73a:	2000      	movs	r0, #0
    b73c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    b73e:	2001      	movs	r0, #1
    b740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b742:	bf00      	nop
    b744:	20000ecc 	.word	0x20000ecc

0000b748 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    b748:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    b74a:	4b06      	ldr	r3, [pc, #24]	; (b764 <usbd_sof_cb+0x1c>)
    b74c:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    b74e:	b91c      	cbnz	r4, b758 <usbd_sof_cb+0x10>
    b750:	bd10      	pop	{r4, pc}
		sof = sof->next;
    b752:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    b754:	2c00      	cmp	r4, #0
    b756:	d0fb      	beq.n	b750 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    b758:	6863      	ldr	r3, [r4, #4]
    b75a:	2b00      	cmp	r3, #0
    b75c:	d0f9      	beq.n	b752 <usbd_sof_cb+0xa>
			sof->cb();
    b75e:	4798      	blx	r3
    b760:	e7f7      	b.n	b752 <usbd_sof_cb+0xa>
    b762:	bf00      	nop
    b764:	20000ecc 	.word	0x20000ecc

0000b768 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    b768:	b510      	push	{r4, lr}
    b76a:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    b76c:	b119      	cbz	r1, b776 <usbdc_cb_ctl_done+0xe>
    b76e:	2901      	cmp	r1, #1
    b770:	d026      	beq.n	b7c0 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    b772:	2000      	movs	r0, #0
    b774:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    b776:	7813      	ldrb	r3, [r2, #0]
    b778:	2b00      	cmp	r3, #0
    b77a:	d1fa      	bne.n	b772 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    b77c:	7853      	ldrb	r3, [r2, #1]
    b77e:	2b05      	cmp	r3, #5
    b780:	d00f      	beq.n	b7a2 <usbdc_cb_ctl_done+0x3a>
    b782:	2b09      	cmp	r3, #9
    b784:	d1f5      	bne.n	b772 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    b786:	8852      	ldrh	r2, [r2, #2]
    b788:	4b10      	ldr	r3, [pc, #64]	; (b7cc <usbdc_cb_ctl_done+0x64>)
    b78a:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    b78c:	8863      	ldrh	r3, [r4, #2]
    b78e:	2b00      	cmp	r3, #0
    b790:	bf14      	ite	ne
    b792:	2104      	movne	r1, #4
    b794:	2103      	moveq	r1, #3
    b796:	4b0d      	ldr	r3, [pc, #52]	; (b7cc <usbdc_cb_ctl_done+0x64>)
    b798:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    b79a:	2001      	movs	r0, #1
    b79c:	4b0c      	ldr	r3, [pc, #48]	; (b7d0 <usbdc_cb_ctl_done+0x68>)
    b79e:	4798      	blx	r3
    b7a0:	e7e7      	b.n	b772 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    b7a2:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    b7a4:	b2c0      	uxtb	r0, r0
    b7a6:	4b0b      	ldr	r3, [pc, #44]	; (b7d4 <usbdc_cb_ctl_done+0x6c>)
    b7a8:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    b7aa:	8863      	ldrh	r3, [r4, #2]
    b7ac:	2b00      	cmp	r3, #0
    b7ae:	bf14      	ite	ne
    b7b0:	2103      	movne	r1, #3
    b7b2:	2102      	moveq	r1, #2
    b7b4:	4b05      	ldr	r3, [pc, #20]	; (b7cc <usbdc_cb_ctl_done+0x64>)
    b7b6:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    b7b8:	2001      	movs	r0, #1
    b7ba:	4b05      	ldr	r3, [pc, #20]	; (b7d0 <usbdc_cb_ctl_done+0x68>)
    b7bc:	4798      	blx	r3
    b7be:	e7d8      	b.n	b772 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    b7c0:	2201      	movs	r2, #1
    b7c2:	4621      	mov	r1, r4
    b7c4:	2000      	movs	r0, #0
    b7c6:	4b04      	ldr	r3, [pc, #16]	; (b7d8 <usbdc_cb_ctl_done+0x70>)
    b7c8:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    b7ca:	e7d2      	b.n	b772 <usbdc_cb_ctl_done+0xa>
    b7cc:	20000ecc 	.word	0x20000ecc
    b7d0:	0000b6e1 	.word	0x0000b6e1
    b7d4:	00005ca9 	.word	0x00005ca9
    b7d8:	0000b709 	.word	0x0000b709

0000b7dc <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    b7dc:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    b7de:	4b0d      	ldr	r3, [pc, #52]	; (b814 <usbdc_reset+0x38>)
    b7e0:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    b7e2:	4d0d      	ldr	r5, [pc, #52]	; (b818 <usbdc_reset+0x3c>)
    b7e4:	2602      	movs	r6, #2
    b7e6:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    b7e8:	2400      	movs	r4, #0
    b7ea:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    b7ec:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    b7ee:	4620      	mov	r0, r4
    b7f0:	4b0a      	ldr	r3, [pc, #40]	; (b81c <usbdc_reset+0x40>)
    b7f2:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    b7f4:	7f28      	ldrb	r0, [r5, #28]
    b7f6:	4b0a      	ldr	r3, [pc, #40]	; (b820 <usbdc_reset+0x44>)
    b7f8:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    b7fa:	4a0a      	ldr	r2, [pc, #40]	; (b824 <usbdc_reset+0x48>)
    b7fc:	4621      	mov	r1, r4
    b7fe:	4620      	mov	r0, r4
    b800:	4d09      	ldr	r5, [pc, #36]	; (b828 <usbdc_reset+0x4c>)
    b802:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    b804:	4a09      	ldr	r2, [pc, #36]	; (b82c <usbdc_reset+0x50>)
    b806:	4631      	mov	r1, r6
    b808:	4620      	mov	r0, r4
    b80a:	47a8      	blx	r5
	usb_d_ep_enable(0);
    b80c:	4620      	mov	r0, r4
    b80e:	4b08      	ldr	r3, [pc, #32]	; (b830 <usbdc_reset+0x54>)
    b810:	4798      	blx	r3
    b812:	bd70      	pop	{r4, r5, r6, pc}
    b814:	0000b6bd 	.word	0x0000b6bd
    b818:	20000ecc 	.word	0x20000ecc
    b81c:	00005d1d 	.word	0x00005d1d
    b820:	00005d09 	.word	0x00005d09
    b824:	0000b875 	.word	0x0000b875
    b828:	00005f1d 	.word	0x00005f1d
    b82c:	0000b769 	.word	0x0000b769
    b830:	00005d49 	.word	0x00005d49

0000b834 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    b834:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    b836:	b110      	cbz	r0, b83e <usbd_event_cb+0xa>
    b838:	2801      	cmp	r0, #1
    b83a:	d004      	beq.n	b846 <usbd_event_cb+0x12>
    b83c:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    b83e:	2000      	movs	r0, #0
    b840:	4b02      	ldr	r3, [pc, #8]	; (b84c <usbd_event_cb+0x18>)
    b842:	4798      	blx	r3
		break;
    b844:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    b846:	4b02      	ldr	r3, [pc, #8]	; (b850 <usbd_event_cb+0x1c>)
    b848:	4798      	blx	r3
    b84a:	bd08      	pop	{r3, pc}
    b84c:	0000b6e1 	.word	0x0000b6e1
    b850:	0000b7dd 	.word	0x0000b7dd

0000b854 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    b854:	b500      	push	{lr}
    b856:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    b858:	9101      	str	r1, [sp, #4]
    b85a:	9202      	str	r2, [sp, #8]
    b85c:	f88d 000c 	strb.w	r0, [sp, #12]
    b860:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    b864:	a801      	add	r0, sp, #4
    b866:	4b02      	ldr	r3, [pc, #8]	; (b870 <usbdc_xfer+0x1c>)
    b868:	4798      	blx	r3
}
    b86a:	b005      	add	sp, #20
    b86c:	f85d fb04 	ldr.w	pc, [sp], #4
    b870:	00005d95 	.word	0x00005d95

0000b874 <usbdc_cb_ctl_req>:
{
    b874:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b878:	b083      	sub	sp, #12
    b87a:	4605      	mov	r5, r0
    b87c:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    b87e:	2200      	movs	r2, #0
    b880:	4b9b      	ldr	r3, [pc, #620]	; (baf0 <usbdc_cb_ctl_req+0x27c>)
    b882:	4798      	blx	r3
    b884:	f1b0 3fff 	cmp.w	r0, #4294967295
    b888:	d00b      	beq.n	b8a2 <usbdc_cb_ctl_req+0x2e>
    b88a:	2801      	cmp	r0, #1
    b88c:	f000 81e3 	beq.w	bc56 <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    b890:	7823      	ldrb	r3, [r4, #0]
    b892:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    b896:	d008      	beq.n	b8aa <usbdc_cb_ctl_req+0x36>
    b898:	2a80      	cmp	r2, #128	; 0x80
    b89a:	f000 80f4 	beq.w	ba86 <usbdc_cb_ctl_req+0x212>
		return false;
    b89e:	2000      	movs	r0, #0
    b8a0:	e000      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    b8a2:	2000      	movs	r0, #0
}
    b8a4:	b003      	add	sp, #12
    b8a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    b8aa:	7862      	ldrb	r2, [r4, #1]
    b8ac:	3a01      	subs	r2, #1
    b8ae:	2a0a      	cmp	r2, #10
    b8b0:	f200 81d3 	bhi.w	bc5a <usbdc_cb_ctl_req+0x3e6>
    b8b4:	e8df f012 	tbh	[pc, r2, lsl #1]
    b8b8:	01d10060 	.word	0x01d10060
    b8bc:	01d10076 	.word	0x01d10076
    b8c0:	01d1000b 	.word	0x01d1000b
    b8c4:	01d101d1 	.word	0x01d101d1
    b8c8:	01d10015 	.word	0x01d10015
    b8cc:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    b8ce:	2301      	movs	r3, #1
    b8d0:	2200      	movs	r2, #0
    b8d2:	4611      	mov	r1, r2
    b8d4:	4628      	mov	r0, r5
    b8d6:	4c87      	ldr	r4, [pc, #540]	; (baf4 <usbdc_cb_ctl_req+0x280>)
    b8d8:	47a0      	blx	r4
    b8da:	fab0 f080 	clz	r0, r0
    b8de:	0940      	lsrs	r0, r0, #5
    b8e0:	e7e0      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    b8e2:	8862      	ldrh	r2, [r4, #2]
    b8e4:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    b8e6:	b1ca      	cbz	r2, b91c <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    b8e8:	4b83      	ldr	r3, [pc, #524]	; (baf8 <usbdc_cb_ctl_req+0x284>)
    b8ea:	681b      	ldr	r3, [r3, #0]
    b8ec:	6859      	ldr	r1, [r3, #4]
    b8ee:	6818      	ldr	r0, [r3, #0]
    b8f0:	4b82      	ldr	r3, [pc, #520]	; (bafc <usbdc_cb_ctl_req+0x288>)
    b8f2:	4798      	blx	r3
	if (NULL == cfg_desc) {
    b8f4:	2800      	cmp	r0, #0
    b8f6:	f000 81be 	beq.w	bc76 <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    b8fa:	78c2      	ldrb	r2, [r0, #3]
    b8fc:	7881      	ldrb	r1, [r0, #2]
    b8fe:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    b902:	fa10 f181 	uxtah	r1, r0, r1
    b906:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    b908:	2204      	movs	r2, #4
    b90a:	4b7d      	ldr	r3, [pc, #500]	; (bb00 <usbdc_cb_ctl_req+0x28c>)
    b90c:	4798      	blx	r3
    b90e:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    b910:	b130      	cbz	r0, b920 <usbdc_cb_ctl_req+0xac>
    b912:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    b914:	f8df 81e0 	ldr.w	r8, [pc, #480]	; baf8 <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    b918:	4f79      	ldr	r7, [pc, #484]	; (bb00 <usbdc_cb_ctl_req+0x28c>)
    b91a:	e018      	b.n	b94e <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    b91c:	4b79      	ldr	r3, [pc, #484]	; (bb04 <usbdc_cb_ctl_req+0x290>)
    b91e:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    b920:	2301      	movs	r3, #1
    b922:	2200      	movs	r2, #0
    b924:	4611      	mov	r1, r2
    b926:	4628      	mov	r0, r5
    b928:	4c72      	ldr	r4, [pc, #456]	; (baf4 <usbdc_cb_ctl_req+0x280>)
    b92a:	47a0      	blx	r4
    b92c:	fab0 f080 	clz	r0, r0
    b930:	0940      	lsrs	r0, r0, #5
    b932:	e7b7      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    b934:	464c      	mov	r4, r9
    b936:	e000      	b.n	b93a <usbdc_cb_ctl_req+0xc6>
    b938:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    b93a:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    b93c:	7803      	ldrb	r3, [r0, #0]
    b93e:	4418      	add	r0, r3
    b940:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    b942:	2204      	movs	r2, #4
    b944:	9901      	ldr	r1, [sp, #4]
    b946:	47b8      	blx	r7
    b948:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    b94a:	2800      	cmp	r0, #0
    b94c:	d0e8      	beq.n	b920 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    b94e:	f890 9002 	ldrb.w	r9, [r0, #2]
    b952:	45a1      	cmp	r9, r4
    b954:	d0f1      	beq.n	b93a <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    b956:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    b95a:	2c00      	cmp	r4, #0
    b95c:	d0ea      	beq.n	b934 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    b95e:	2600      	movs	r6, #0
    b960:	6863      	ldr	r3, [r4, #4]
    b962:	466a      	mov	r2, sp
    b964:	4631      	mov	r1, r6
    b966:	4620      	mov	r0, r4
    b968:	4798      	blx	r3
    b96a:	2800      	cmp	r0, #0
    b96c:	d0e4      	beq.n	b938 <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    b96e:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    b970:	2c00      	cmp	r4, #0
    b972:	d1f5      	bne.n	b960 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    b974:	464c      	mov	r4, r9
    b976:	e7e0      	b.n	b93a <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    b978:	f003 031f 	and.w	r3, r3, #31
    b97c:	2b02      	cmp	r3, #2
    b97e:	f040 816e 	bne.w	bc5e <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    b982:	88e3      	ldrh	r3, [r4, #6]
    b984:	b10b      	cbz	r3, b98a <usbdc_cb_ctl_req+0x116>
			return false;
    b986:	2000      	movs	r0, #0
    b988:	e78c      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    b98a:	88a0      	ldrh	r0, [r4, #4]
    b98c:	2100      	movs	r1, #0
    b98e:	b2c0      	uxtb	r0, r0
    b990:	4b5d      	ldr	r3, [pc, #372]	; (bb08 <usbdc_cb_ctl_req+0x294>)
    b992:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    b994:	2301      	movs	r3, #1
    b996:	2200      	movs	r2, #0
    b998:	4611      	mov	r1, r2
    b99a:	4628      	mov	r0, r5
    b99c:	4c55      	ldr	r4, [pc, #340]	; (baf4 <usbdc_cb_ctl_req+0x280>)
    b99e:	47a0      	blx	r4
		return true;
    b9a0:	2001      	movs	r0, #1
    b9a2:	e77f      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    b9a4:	f003 031f 	and.w	r3, r3, #31
    b9a8:	2b02      	cmp	r3, #2
    b9aa:	f040 815a 	bne.w	bc62 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    b9ae:	88e3      	ldrh	r3, [r4, #6]
    b9b0:	b10b      	cbz	r3, b9b6 <usbdc_cb_ctl_req+0x142>
			return false;
    b9b2:	2000      	movs	r0, #0
    b9b4:	e776      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    b9b6:	88a0      	ldrh	r0, [r4, #4]
    b9b8:	2101      	movs	r1, #1
    b9ba:	b2c0      	uxtb	r0, r0
    b9bc:	4b52      	ldr	r3, [pc, #328]	; (bb08 <usbdc_cb_ctl_req+0x294>)
    b9be:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    b9c0:	2301      	movs	r3, #1
    b9c2:	2200      	movs	r2, #0
    b9c4:	4611      	mov	r1, r2
    b9c6:	4628      	mov	r0, r5
    b9c8:	4c4a      	ldr	r4, [pc, #296]	; (baf4 <usbdc_cb_ctl_req+0x280>)
    b9ca:	47a0      	blx	r4
		return true;
    b9cc:	2001      	movs	r0, #1
    b9ce:	e769      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    b9d0:	8866      	ldrh	r6, [r4, #2]
    b9d2:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    b9d4:	4a48      	ldr	r2, [pc, #288]	; (baf8 <usbdc_cb_ctl_req+0x284>)
    b9d6:	6813      	ldr	r3, [r2, #0]
    b9d8:	7ed2      	ldrb	r2, [r2, #27]
    b9da:	6859      	ldr	r1, [r3, #4]
    b9dc:	6818      	ldr	r0, [r3, #0]
    b9de:	4b47      	ldr	r3, [pc, #284]	; (bafc <usbdc_cb_ctl_req+0x288>)
    b9e0:	4798      	blx	r3
	if (NULL == ifc) {
    b9e2:	2800      	cmp	r0, #0
    b9e4:	d045      	beq.n	ba72 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    b9e6:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    b9e8:	78c2      	ldrb	r2, [r0, #3]
    b9ea:	7881      	ldrb	r1, [r0, #2]
    b9ec:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    b9f0:	fa10 f181 	uxtah	r1, r0, r1
    b9f4:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    b9f6:	2204      	movs	r2, #4
    b9f8:	4b41      	ldr	r3, [pc, #260]	; (bb00 <usbdc_cb_ctl_req+0x28c>)
    b9fa:	4798      	blx	r3
    b9fc:	4603      	mov	r3, r0
    b9fe:	2800      	cmp	r0, #0
    ba00:	d039      	beq.n	ba76 <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    ba02:	2704      	movs	r7, #4
    ba04:	4d3e      	ldr	r5, [pc, #248]	; (bb00 <usbdc_cb_ctl_req+0x28c>)
    ba06:	e008      	b.n	ba1a <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    ba08:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    ba0a:	7803      	ldrb	r3, [r0, #0]
    ba0c:	4418      	add	r0, r3
    ba0e:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    ba10:	463a      	mov	r2, r7
    ba12:	9901      	ldr	r1, [sp, #4]
    ba14:	47a8      	blx	r5
		if (NULL == ifc) {
    ba16:	4603      	mov	r3, r0
    ba18:	b378      	cbz	r0, ba7a <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    ba1a:	789a      	ldrb	r2, [r3, #2]
    ba1c:	42a2      	cmp	r2, r4
    ba1e:	d1f3      	bne.n	ba08 <usbdc_cb_ctl_req+0x194>
    ba20:	78da      	ldrb	r2, [r3, #3]
    ba22:	42b2      	cmp	r2, r6
    ba24:	d1f0      	bne.n	ba08 <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    ba26:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    ba28:	4b33      	ldr	r3, [pc, #204]	; (baf8 <usbdc_cb_ctl_req+0x284>)
    ba2a:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    ba2c:	b33d      	cbz	r5, ba7e <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    ba2e:	2701      	movs	r7, #1
    ba30:	686b      	ldr	r3, [r5, #4]
    ba32:	466a      	mov	r2, sp
    ba34:	4639      	mov	r1, r7
    ba36:	4628      	mov	r0, r5
    ba38:	4798      	blx	r3
    ba3a:	b120      	cbz	r0, ba46 <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    ba3c:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    ba3e:	2d00      	cmp	r5, #0
    ba40:	d1f6      	bne.n	ba30 <usbdc_cb_ctl_req+0x1bc>
	return false;
    ba42:	2000      	movs	r0, #0
    ba44:	e72e      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    ba46:	686b      	ldr	r3, [r5, #4]
    ba48:	466a      	mov	r2, sp
    ba4a:	2100      	movs	r1, #0
    ba4c:	4628      	mov	r0, r5
    ba4e:	4798      	blx	r3
    ba50:	b9b8      	cbnz	r0, ba82 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    ba52:	b136      	cbz	r6, ba62 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    ba54:	4a28      	ldr	r2, [pc, #160]	; (baf8 <usbdc_cb_ctl_req+0x284>)
    ba56:	2301      	movs	r3, #1
    ba58:	fa03 f404 	lsl.w	r4, r3, r4
    ba5c:	7f53      	ldrb	r3, [r2, #29]
    ba5e:	4323      	orrs	r3, r4
    ba60:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    ba62:	2300      	movs	r3, #0
    ba64:	461a      	mov	r2, r3
    ba66:	4619      	mov	r1, r3
    ba68:	4618      	mov	r0, r3
    ba6a:	4c22      	ldr	r4, [pc, #136]	; (baf4 <usbdc_cb_ctl_req+0x280>)
    ba6c:	47a0      	blx	r4
			return true;
    ba6e:	2001      	movs	r0, #1
    ba70:	e718      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    ba72:	2000      	movs	r0, #0
    ba74:	e716      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    ba76:	2000      	movs	r0, #0
    ba78:	e714      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
			return false;
    ba7a:	2000      	movs	r0, #0
    ba7c:	e712      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
	return false;
    ba7e:	2000      	movs	r0, #0
    ba80:	e710      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
			return false;
    ba82:	2000      	movs	r0, #0
    ba84:	e70e      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    ba86:	7862      	ldrb	r2, [r4, #1]
    ba88:	2a0a      	cmp	r2, #10
    ba8a:	f200 80ec 	bhi.w	bc66 <usbdc_cb_ctl_req+0x3f2>
    ba8e:	e8df f012 	tbh	[pc, r2, lsl #1]
    ba92:	008e      	.short	0x008e
    ba94:	00ea00ea 	.word	0x00ea00ea
    ba98:	00ea00ea 	.word	0x00ea00ea
    ba9c:	000b00ea 	.word	0x000b00ea
    baa0:	008200ea 	.word	0x008200ea
    baa4:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    baa8:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    baaa:	0a13      	lsrs	r3, r2, #8
    baac:	2b02      	cmp	r3, #2
    baae:	d02d      	beq.n	bb0c <usbdc_cb_ctl_req+0x298>
    bab0:	2b03      	cmp	r3, #3
    bab2:	d050      	beq.n	bb56 <usbdc_cb_ctl_req+0x2e2>
    bab4:	2b01      	cmp	r3, #1
    bab6:	d001      	beq.n	babc <usbdc_cb_ctl_req+0x248>
	return false;
    bab8:	2000      	movs	r0, #0
    baba:	e6f3      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    babc:	88e2      	ldrh	r2, [r4, #6]
    babe:	2a12      	cmp	r2, #18
    bac0:	bf28      	it	cs
    bac2:	2212      	movcs	r2, #18
    bac4:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    bac6:	4b0c      	ldr	r3, [pc, #48]	; (baf8 <usbdc_cb_ctl_req+0x284>)
    bac8:	681b      	ldr	r3, [r3, #0]
    baca:	2201      	movs	r2, #1
    bacc:	6859      	ldr	r1, [r3, #4]
    bace:	6818      	ldr	r0, [r3, #0]
    bad0:	4b0b      	ldr	r3, [pc, #44]	; (bb00 <usbdc_cb_ctl_req+0x28c>)
    bad2:	4798      	blx	r3
	if (!dev_desc) {
    bad4:	4601      	mov	r1, r0
    bad6:	2800      	cmp	r0, #0
    bad8:	f000 80c7 	beq.w	bc6a <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    badc:	2300      	movs	r3, #0
    bade:	4622      	mov	r2, r4
    bae0:	4628      	mov	r0, r5
    bae2:	4c04      	ldr	r4, [pc, #16]	; (baf4 <usbdc_cb_ctl_req+0x280>)
    bae4:	47a0      	blx	r4
    bae6:	fab0 f080 	clz	r0, r0
    baea:	0940      	lsrs	r0, r0, #5
    baec:	e6da      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
    baee:	bf00      	nop
    baf0:	0000b709 	.word	0x0000b709
    baf4:	0000b855 	.word	0x0000b855
    baf8:	20000ecc 	.word	0x20000ecc
    bafc:	0000be19 	.word	0x0000be19
    bb00:	0000bd99 	.word	0x0000bd99
    bb04:	0000b6bd 	.word	0x0000b6bd
    bb08:	00005eb5 	.word	0x00005eb5
	uint16_t length   = req->wLength;
    bb0c:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    bb0e:	4b5b      	ldr	r3, [pc, #364]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bb10:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    bb12:	681b      	ldr	r3, [r3, #0]
    bb14:	3201      	adds	r2, #1
    bb16:	b2d2      	uxtb	r2, r2
    bb18:	6859      	ldr	r1, [r3, #4]
    bb1a:	6818      	ldr	r0, [r3, #0]
    bb1c:	4b58      	ldr	r3, [pc, #352]	; (bc80 <usbdc_cb_ctl_req+0x40c>)
    bb1e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    bb20:	4601      	mov	r1, r0
    bb22:	2800      	cmp	r0, #0
    bb24:	f000 80a3 	beq.w	bc6e <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    bb28:	78c3      	ldrb	r3, [r0, #3]
    bb2a:	7882      	ldrb	r2, [r0, #2]
    bb2c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    bb30:	b292      	uxth	r2, r2
	if (length <= total_len) {
    bb32:	4294      	cmp	r4, r2
    bb34:	d90d      	bls.n	bb52 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    bb36:	3e01      	subs	r6, #1
    bb38:	4226      	tst	r6, r4
    bb3a:	bf0c      	ite	eq
    bb3c:	2301      	moveq	r3, #1
    bb3e:	2300      	movne	r3, #0
		length = total_len;
    bb40:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    bb42:	4622      	mov	r2, r4
    bb44:	4628      	mov	r0, r5
    bb46:	4c4f      	ldr	r4, [pc, #316]	; (bc84 <usbdc_cb_ctl_req+0x410>)
    bb48:	47a0      	blx	r4
    bb4a:	fab0 f080 	clz	r0, r0
    bb4e:	0940      	lsrs	r0, r0, #5
    bb50:	e6a8      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    bb52:	2300      	movs	r3, #0
    bb54:	e7f5      	b.n	bb42 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    bb56:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    bb58:	4b48      	ldr	r3, [pc, #288]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bb5a:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    bb5c:	681b      	ldr	r3, [r3, #0]
    bb5e:	b2d2      	uxtb	r2, r2
    bb60:	6859      	ldr	r1, [r3, #4]
    bb62:	6818      	ldr	r0, [r3, #0]
    bb64:	4b48      	ldr	r3, [pc, #288]	; (bc88 <usbdc_cb_ctl_req+0x414>)
    bb66:	4798      	blx	r3
	if (NULL == str_desc) {
    bb68:	4601      	mov	r1, r0
    bb6a:	2800      	cmp	r0, #0
    bb6c:	f000 8081 	beq.w	bc72 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    bb70:	7802      	ldrb	r2, [r0, #0]
    bb72:	4294      	cmp	r4, r2
    bb74:	d90d      	bls.n	bb92 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    bb76:	3e01      	subs	r6, #1
    bb78:	4226      	tst	r6, r4
    bb7a:	bf0c      	ite	eq
    bb7c:	2301      	moveq	r3, #1
    bb7e:	2300      	movne	r3, #0
		length = str_desc[0];
    bb80:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    bb82:	4622      	mov	r2, r4
    bb84:	4628      	mov	r0, r5
    bb86:	4c3f      	ldr	r4, [pc, #252]	; (bc84 <usbdc_cb_ctl_req+0x410>)
    bb88:	47a0      	blx	r4
    bb8a:	fab0 f080 	clz	r0, r0
    bb8e:	0940      	lsrs	r0, r0, #5
    bb90:	e688      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    bb92:	2300      	movs	r3, #0
    bb94:	e7f5      	b.n	bb82 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    bb96:	4939      	ldr	r1, [pc, #228]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bb98:	694b      	ldr	r3, [r1, #20]
    bb9a:	7eca      	ldrb	r2, [r1, #27]
    bb9c:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    bb9e:	2300      	movs	r3, #0
    bba0:	2201      	movs	r2, #1
    bba2:	6949      	ldr	r1, [r1, #20]
    bba4:	4628      	mov	r0, r5
    bba6:	4c37      	ldr	r4, [pc, #220]	; (bc84 <usbdc_cb_ctl_req+0x410>)
    bba8:	47a0      	blx	r4
		return true;
    bbaa:	2001      	movs	r0, #1
    bbac:	e67a      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    bbae:	f003 031f 	and.w	r3, r3, #31
    bbb2:	2b01      	cmp	r3, #1
    bbb4:	d903      	bls.n	bbbe <usbdc_cb_ctl_req+0x34a>
    bbb6:	2b02      	cmp	r3, #2
    bbb8:	d010      	beq.n	bbdc <usbdc_cb_ctl_req+0x368>
		return false;
    bbba:	2000      	movs	r0, #0
    bbbc:	e672      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		st = 0;
    bbbe:	2300      	movs	r3, #0
    bbc0:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    bbc2:	492e      	ldr	r1, [pc, #184]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bbc4:	694b      	ldr	r3, [r1, #20]
    bbc6:	f8bd 2000 	ldrh.w	r2, [sp]
    bbca:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    bbcc:	2300      	movs	r3, #0
    bbce:	2202      	movs	r2, #2
    bbd0:	6949      	ldr	r1, [r1, #20]
    bbd2:	4628      	mov	r0, r5
    bbd4:	4c2b      	ldr	r4, [pc, #172]	; (bc84 <usbdc_cb_ctl_req+0x410>)
    bbd6:	47a0      	blx	r4
	return true;
    bbd8:	2001      	movs	r0, #1
    bbda:	e663      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    bbdc:	88a0      	ldrh	r0, [r4, #4]
    bbde:	2102      	movs	r1, #2
    bbe0:	b2c0      	uxtb	r0, r0
    bbe2:	4b2a      	ldr	r3, [pc, #168]	; (bc8c <usbdc_cb_ctl_req+0x418>)
    bbe4:	4798      	blx	r3
		if (st < 0) {
    bbe6:	2800      	cmp	r0, #0
    bbe8:	db03      	blt.n	bbf2 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    bbea:	f000 0001 	and.w	r0, r0, #1
    bbee:	9000      	str	r0, [sp, #0]
    bbf0:	e7e7      	b.n	bbc2 <usbdc_cb_ctl_req+0x34e>
			return false;
    bbf2:	2000      	movs	r0, #0
    bbf4:	e656      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    bbf6:	4b21      	ldr	r3, [pc, #132]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bbf8:	7f5b      	ldrb	r3, [r3, #29]
    bbfa:	88a2      	ldrh	r2, [r4, #4]
    bbfc:	4113      	asrs	r3, r2
    bbfe:	f013 0f01 	tst.w	r3, #1
    bc02:	d012      	beq.n	bc2a <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    bc04:	4b1d      	ldr	r3, [pc, #116]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bc06:	691d      	ldr	r5, [r3, #16]
	return false;
    bc08:	2000      	movs	r0, #0
	while (NULL != func) {
    bc0a:	2d00      	cmp	r5, #0
    bc0c:	f43f ae4a 	beq.w	b8a4 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    bc10:	2602      	movs	r6, #2
    bc12:	686b      	ldr	r3, [r5, #4]
    bc14:	4622      	mov	r2, r4
    bc16:	4631      	mov	r1, r6
    bc18:	4628      	mov	r0, r5
    bc1a:	4798      	blx	r3
    bc1c:	2800      	cmp	r0, #0
    bc1e:	da0f      	bge.n	bc40 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    bc20:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    bc22:	2d00      	cmp	r5, #0
    bc24:	d1f5      	bne.n	bc12 <usbdc_cb_ctl_req+0x39e>
	return false;
    bc26:	2000      	movs	r0, #0
    bc28:	e63c      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    bc2a:	4914      	ldr	r1, [pc, #80]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bc2c:	694b      	ldr	r3, [r1, #20]
    bc2e:	2000      	movs	r0, #0
    bc30:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    bc32:	4603      	mov	r3, r0
    bc34:	2201      	movs	r2, #1
    bc36:	6949      	ldr	r1, [r1, #20]
    bc38:	4c12      	ldr	r4, [pc, #72]	; (bc84 <usbdc_cb_ctl_req+0x410>)
    bc3a:	47a0      	blx	r4
		return true;
    bc3c:	2001      	movs	r0, #1
    bc3e:	e631      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    bc40:	490e      	ldr	r1, [pc, #56]	; (bc7c <usbdc_cb_ctl_req+0x408>)
    bc42:	694b      	ldr	r3, [r1, #20]
    bc44:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    bc46:	2300      	movs	r3, #0
    bc48:	2201      	movs	r2, #1
    bc4a:	6949      	ldr	r1, [r1, #20]
    bc4c:	4618      	mov	r0, r3
    bc4e:	4c0d      	ldr	r4, [pc, #52]	; (bc84 <usbdc_cb_ctl_req+0x410>)
    bc50:	47a0      	blx	r4
			return true;
    bc52:	2001      	movs	r0, #1
    bc54:	e626      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return true;
    bc56:	2001      	movs	r0, #1
    bc58:	e624      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc5a:	2000      	movs	r0, #0
    bc5c:	e622      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc5e:	2000      	movs	r0, #0
    bc60:	e620      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc62:	2000      	movs	r0, #0
    bc64:	e61e      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc66:	2000      	movs	r0, #0
    bc68:	e61c      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc6a:	2000      	movs	r0, #0
    bc6c:	e61a      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc6e:	2000      	movs	r0, #0
    bc70:	e618      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
		return false;
    bc72:	2000      	movs	r0, #0
    bc74:	e616      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
			return false;
    bc76:	2000      	movs	r0, #0
    bc78:	e614      	b.n	b8a4 <usbdc_cb_ctl_req+0x30>
    bc7a:	bf00      	nop
    bc7c:	20000ecc 	.word	0x20000ecc
    bc80:	0000be19 	.word	0x0000be19
    bc84:	0000b855 	.word	0x0000b855
    bc88:	0000be81 	.word	0x0000be81
    bc8c:	00005eb5 	.word	0x00005eb5

0000bc90 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    bc90:	b508      	push	{r3, lr}
	switch (type) {
    bc92:	2801      	cmp	r0, #1
    bc94:	d007      	beq.n	bca6 <usbdc_register_handler+0x16>
    bc96:	b110      	cbz	r0, bc9e <usbdc_register_handler+0xe>
    bc98:	2802      	cmp	r0, #2
    bc9a:	d008      	beq.n	bcae <usbdc_register_handler+0x1e>
    bc9c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    bc9e:	4806      	ldr	r0, [pc, #24]	; (bcb8 <usbdc_register_handler+0x28>)
    bca0:	4b06      	ldr	r3, [pc, #24]	; (bcbc <usbdc_register_handler+0x2c>)
    bca2:	4798      	blx	r3
		break;
    bca4:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    bca6:	4806      	ldr	r0, [pc, #24]	; (bcc0 <usbdc_register_handler+0x30>)
    bca8:	4b04      	ldr	r3, [pc, #16]	; (bcbc <usbdc_register_handler+0x2c>)
    bcaa:	4798      	blx	r3
		break;
    bcac:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    bcae:	4805      	ldr	r0, [pc, #20]	; (bcc4 <usbdc_register_handler+0x34>)
    bcb0:	4b02      	ldr	r3, [pc, #8]	; (bcbc <usbdc_register_handler+0x2c>)
    bcb2:	4798      	blx	r3
    bcb4:	bd08      	pop	{r3, pc}
    bcb6:	bf00      	nop
    bcb8:	20000ed0 	.word	0x20000ed0
    bcbc:	00005fc5 	.word	0x00005fc5
    bcc0:	20000ed4 	.word	0x20000ed4
    bcc4:	20000ed8 	.word	0x20000ed8

0000bcc8 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    bcc8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    bcca:	4605      	mov	r5, r0
    bccc:	f240 3255 	movw	r2, #853	; 0x355
    bcd0:	490c      	ldr	r1, [pc, #48]	; (bd04 <usbdc_init+0x3c>)
    bcd2:	3000      	adds	r0, #0
    bcd4:	bf18      	it	ne
    bcd6:	2001      	movne	r0, #1
    bcd8:	4b0b      	ldr	r3, [pc, #44]	; (bd08 <usbdc_init+0x40>)
    bcda:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    bcdc:	4b0b      	ldr	r3, [pc, #44]	; (bd0c <usbdc_init+0x44>)
    bcde:	4798      	blx	r3
	if (rc < 0) {
    bce0:	2800      	cmp	r0, #0
    bce2:	db0e      	blt.n	bd02 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    bce4:	4c0a      	ldr	r4, [pc, #40]	; (bd10 <usbdc_init+0x48>)
    bce6:	2220      	movs	r2, #32
    bce8:	2100      	movs	r1, #0
    bcea:	4620      	mov	r0, r4
    bcec:	4b09      	ldr	r3, [pc, #36]	; (bd14 <usbdc_init+0x4c>)
    bcee:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    bcf0:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    bcf2:	4909      	ldr	r1, [pc, #36]	; (bd18 <usbdc_init+0x50>)
    bcf4:	2000      	movs	r0, #0
    bcf6:	4c09      	ldr	r4, [pc, #36]	; (bd1c <usbdc_init+0x54>)
    bcf8:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    bcfa:	4909      	ldr	r1, [pc, #36]	; (bd20 <usbdc_init+0x58>)
    bcfc:	2001      	movs	r0, #1
    bcfe:	47a0      	blx	r4

	return 0;
    bd00:	2000      	movs	r0, #0
}
    bd02:	bd38      	pop	{r3, r4, r5, pc}
    bd04:	0000e9b8 	.word	0x0000e9b8
    bd08:	00005f69 	.word	0x00005f69
    bd0c:	00005c11 	.word	0x00005c11
    bd10:	20000ecc 	.word	0x20000ecc
    bd14:	0000c867 	.word	0x0000c867
    bd18:	0000b749 	.word	0x0000b749
    bd1c:	00005c79 	.word	0x00005c79
    bd20:	0000b835 	.word	0x0000b835

0000bd24 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    bd24:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    bd26:	4601      	mov	r1, r0
    bd28:	4801      	ldr	r0, [pc, #4]	; (bd30 <usbdc_register_function+0xc>)
    bd2a:	4b02      	ldr	r3, [pc, #8]	; (bd34 <usbdc_register_function+0x10>)
    bd2c:	4798      	blx	r3
    bd2e:	bd08      	pop	{r3, pc}
    bd30:	20000edc 	.word	0x20000edc
    bd34:	00005fc5 	.word	0x00005fc5

0000bd38 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    bd38:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    bd3a:	4b0a      	ldr	r3, [pc, #40]	; (bd64 <usbdc_start+0x2c>)
    bd3c:	7e9b      	ldrb	r3, [r3, #26]
    bd3e:	b95b      	cbnz	r3, bd58 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    bd40:	b168      	cbz	r0, bd5e <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    bd42:	4b08      	ldr	r3, [pc, #32]	; (bd64 <usbdc_start+0x2c>)
    bd44:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    bd46:	6802      	ldr	r2, [r0, #0]
    bd48:	79d2      	ldrb	r2, [r2, #7]
    bd4a:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    bd4c:	2201      	movs	r2, #1
    bd4e:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    bd50:	4b05      	ldr	r3, [pc, #20]	; (bd68 <usbdc_start+0x30>)
    bd52:	4798      	blx	r3
	return ERR_NONE;
    bd54:	2000      	movs	r0, #0
    bd56:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    bd58:	f06f 0003 	mvn.w	r0, #3
    bd5c:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    bd5e:	f06f 0008 	mvn.w	r0, #8
}
    bd62:	bd08      	pop	{r3, pc}
    bd64:	20000ecc 	.word	0x20000ecc
    bd68:	00005c85 	.word	0x00005c85

0000bd6c <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    bd6c:	b508      	push	{r3, lr}
	usb_d_attach();
    bd6e:	4b01      	ldr	r3, [pc, #4]	; (bd74 <usbdc_attach+0x8>)
    bd70:	4798      	blx	r3
    bd72:	bd08      	pop	{r3, pc}
    bd74:	00005c91 	.word	0x00005c91

0000bd78 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    bd78:	4b01      	ldr	r3, [pc, #4]	; (bd80 <usbdc_get_ctrl_buffer+0x8>)
    bd7a:	6958      	ldr	r0, [r3, #20]
    bd7c:	4770      	bx	lr
    bd7e:	bf00      	nop
    bd80:	20000ecc 	.word	0x20000ecc

0000bd84 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    bd84:	4b03      	ldr	r3, [pc, #12]	; (bd94 <usbdc_get_state+0x10>)
    bd86:	7e98      	ldrb	r0, [r3, #26]
    bd88:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    bd8c:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    bd8e:	bf18      	it	ne
    bd90:	2010      	movne	r0, #16
    bd92:	4770      	bx	lr
    bd94:	20000ecc 	.word	0x20000ecc

0000bd98 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    bd98:	4288      	cmp	r0, r1
    bd9a:	d214      	bcs.n	bdc6 <usb_find_desc+0x2e>
	return desc[0];
    bd9c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    bd9e:	2b01      	cmp	r3, #1
    bda0:	d913      	bls.n	bdca <usb_find_desc+0x32>
{
    bda2:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    bda4:	7844      	ldrb	r4, [r0, #1]
    bda6:	4294      	cmp	r4, r2
    bda8:	d00a      	beq.n	bdc0 <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    bdaa:	4418      	add	r0, r3
	while (desc < eof) {
    bdac:	4281      	cmp	r1, r0
    bdae:	d906      	bls.n	bdbe <usb_find_desc+0x26>
	return desc[0];
    bdb0:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    bdb2:	2b01      	cmp	r3, #1
    bdb4:	d90b      	bls.n	bdce <usb_find_desc+0x36>
	return desc[1];
    bdb6:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    bdb8:	4294      	cmp	r4, r2
    bdba:	d1f6      	bne.n	bdaa <usb_find_desc+0x12>
    bdbc:	e000      	b.n	bdc0 <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    bdbe:	2000      	movs	r0, #0
}
    bdc0:	f85d 4b04 	ldr.w	r4, [sp], #4
    bdc4:	4770      	bx	lr
	return NULL;
    bdc6:	2000      	movs	r0, #0
    bdc8:	4770      	bx	lr
		_desc_len_check();
    bdca:	2000      	movs	r0, #0
    bdcc:	4770      	bx	lr
    bdce:	2000      	movs	r0, #0
    bdd0:	e7f6      	b.n	bdc0 <usb_find_desc+0x28>

0000bdd2 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    bdd2:	4288      	cmp	r0, r1
    bdd4:	d216      	bcs.n	be04 <usb_find_ep_desc+0x32>
	return desc[0];
    bdd6:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    bdd8:	2b01      	cmp	r3, #1
    bdda:	d915      	bls.n	be08 <usb_find_ep_desc+0x36>
	return desc[1];
    bddc:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    bdde:	2a04      	cmp	r2, #4
    bde0:	d014      	beq.n	be0c <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    bde2:	2a05      	cmp	r2, #5
    bde4:	d00b      	beq.n	bdfe <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    bde6:	4418      	add	r0, r3
	while (desc < eof) {
    bde8:	4281      	cmp	r1, r0
    bdea:	d909      	bls.n	be00 <usb_find_ep_desc+0x2e>
	return desc[0];
    bdec:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    bdee:	2b01      	cmp	r3, #1
    bdf0:	d90e      	bls.n	be10 <usb_find_ep_desc+0x3e>
	return desc[1];
    bdf2:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    bdf4:	2a04      	cmp	r2, #4
    bdf6:	d00d      	beq.n	be14 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    bdf8:	2a05      	cmp	r2, #5
    bdfa:	d1f4      	bne.n	bde6 <usb_find_ep_desc+0x14>
    bdfc:	e00b      	b.n	be16 <usb_find_ep_desc+0x44>
    bdfe:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    be00:	2000      	movs	r0, #0
    be02:	4770      	bx	lr
    be04:	2000      	movs	r0, #0
    be06:	4770      	bx	lr
		_desc_len_check();
    be08:	2000      	movs	r0, #0
    be0a:	4770      	bx	lr
	return NULL;
    be0c:	2000      	movs	r0, #0
    be0e:	4770      	bx	lr
		_desc_len_check();
    be10:	2000      	movs	r0, #0
    be12:	4770      	bx	lr
	return NULL;
    be14:	2000      	movs	r0, #0
}
    be16:	4770      	bx	lr

0000be18 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    be18:	b538      	push	{r3, r4, r5, lr}
    be1a:	460c      	mov	r4, r1
    be1c:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    be1e:	2202      	movs	r2, #2
    be20:	4b16      	ldr	r3, [pc, #88]	; (be7c <usb_find_cfg_desc+0x64>)
    be22:	4798      	blx	r3
	if (!desc) {
    be24:	4603      	mov	r3, r0
    be26:	b1e8      	cbz	r0, be64 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    be28:	4284      	cmp	r4, r0
    be2a:	d91d      	bls.n	be68 <usb_find_cfg_desc+0x50>
		_desc_len_check();
    be2c:	7802      	ldrb	r2, [r0, #0]
    be2e:	2a01      	cmp	r2, #1
    be30:	d91c      	bls.n	be6c <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    be32:	7842      	ldrb	r2, [r0, #1]
    be34:	2a02      	cmp	r2, #2
    be36:	d11b      	bne.n	be70 <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    be38:	7942      	ldrb	r2, [r0, #5]
    be3a:	42aa      	cmp	r2, r5
    be3c:	d012      	beq.n	be64 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    be3e:	78d9      	ldrb	r1, [r3, #3]
    be40:	789a      	ldrb	r2, [r3, #2]
    be42:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    be46:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    be4a:	429c      	cmp	r4, r3
    be4c:	d909      	bls.n	be62 <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    be4e:	781a      	ldrb	r2, [r3, #0]
    be50:	2a01      	cmp	r2, #1
    be52:	d90f      	bls.n	be74 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    be54:	785a      	ldrb	r2, [r3, #1]
    be56:	2a02      	cmp	r2, #2
    be58:	d10e      	bne.n	be78 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    be5a:	795a      	ldrb	r2, [r3, #5]
    be5c:	42aa      	cmp	r2, r5
    be5e:	d1ee      	bne.n	be3e <usb_find_cfg_desc+0x26>
    be60:	e000      	b.n	be64 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    be62:	2300      	movs	r3, #0
}
    be64:	4618      	mov	r0, r3
    be66:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    be68:	2300      	movs	r3, #0
    be6a:	e7fb      	b.n	be64 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    be6c:	2300      	movs	r3, #0
    be6e:	e7f9      	b.n	be64 <usb_find_cfg_desc+0x4c>
	return NULL;
    be70:	2300      	movs	r3, #0
    be72:	e7f7      	b.n	be64 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    be74:	2300      	movs	r3, #0
    be76:	e7f5      	b.n	be64 <usb_find_cfg_desc+0x4c>
	return NULL;
    be78:	2300      	movs	r3, #0
    be7a:	e7f3      	b.n	be64 <usb_find_cfg_desc+0x4c>
    be7c:	0000bd99 	.word	0x0000bd99

0000be80 <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    be80:	4288      	cmp	r0, r1
    be82:	d217      	bcs.n	beb4 <usb_find_str_desc+0x34>
{
    be84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    be88:	460d      	mov	r5, r1
    be8a:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    be8c:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    be8e:	f04f 0803 	mov.w	r8, #3
    be92:	4f0c      	ldr	r7, [pc, #48]	; (bec4 <usb_find_str_desc+0x44>)
    be94:	4642      	mov	r2, r8
    be96:	4629      	mov	r1, r5
    be98:	47b8      	blx	r7
		if (desc) {
    be9a:	4603      	mov	r3, r0
    be9c:	b170      	cbz	r0, bebc <usb_find_str_desc+0x3c>
	return desc[0];
    be9e:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    bea0:	2801      	cmp	r0, #1
    bea2:	d90a      	bls.n	beba <usb_find_str_desc+0x3a>
			if (i == str_index) {
    bea4:	42a6      	cmp	r6, r4
    bea6:	d009      	beq.n	bebc <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    bea8:	4418      	add	r0, r3
    beaa:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    beac:	4285      	cmp	r5, r0
    beae:	d8f1      	bhi.n	be94 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    beb0:	2300      	movs	r3, #0
    beb2:	e003      	b.n	bebc <usb_find_str_desc+0x3c>
    beb4:	2300      	movs	r3, #0
}
    beb6:	4618      	mov	r0, r3
    beb8:	4770      	bx	lr
			_desc_len_check();
    beba:	2300      	movs	r3, #0
}
    bebc:	4618      	mov	r0, r3
    bebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bec2:	bf00      	nop
    bec4:	0000bd99 	.word	0x0000bd99

0000bec8 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    bec8:	4b3a      	ldr	r3, [pc, #232]	; (bfb4 <hiddf_demo_sof_event+0xec>)
    beca:	791b      	ldrb	r3, [r3, #4]
    becc:	2b0a      	cmp	r3, #10
    bece:	d803      	bhi.n	bed8 <hiddf_demo_sof_event+0x10>
    bed0:	3301      	adds	r3, #1
    bed2:	4a38      	ldr	r2, [pc, #224]	; (bfb4 <hiddf_demo_sof_event+0xec>)
    bed4:	7113      	strb	r3, [r2, #4]
    bed6:	4770      	bx	lr
{
    bed8:	b570      	push	{r4, r5, r6, lr}
    beda:	b084      	sub	sp, #16
		interval = 0;
    bedc:	4b35      	ldr	r3, [pc, #212]	; (bfb4 <hiddf_demo_sof_event+0xec>)
    bede:	2200      	movs	r2, #0
    bee0:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    bee2:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    bee4:	a801      	add	r0, sp, #4
    bee6:	4b34      	ldr	r3, [pc, #208]	; (bfb8 <hiddf_demo_sof_event+0xf0>)
    bee8:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    beea:	096b      	lsrs	r3, r5, #5
    beec:	4933      	ldr	r1, [pc, #204]	; (bfbc <hiddf_demo_sof_event+0xf4>)
    beee:	01db      	lsls	r3, r3, #7
    bef0:	18ca      	adds	r2, r1, r3
    bef2:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    bef4:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    bef6:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    bef8:	405c      	eors	r4, r3
    befa:	400c      	ands	r4, r1
    befc:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    befe:	a801      	add	r0, sp, #4
    bf00:	4b2f      	ldr	r3, [pc, #188]	; (bfc0 <hiddf_demo_sof_event+0xf8>)
    bf02:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    bf04:	f005 051f 	and.w	r5, r5, #31
    bf08:	2301      	movs	r3, #1
    bf0a:	fa03 f505 	lsl.w	r5, r3, r5
    bf0e:	4225      	tst	r5, r4
    bf10:	d040      	beq.n	bf94 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    bf12:	4b28      	ldr	r3, [pc, #160]	; (bfb4 <hiddf_demo_sof_event+0xec>)
    bf14:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    bf16:	a802      	add	r0, sp, #8
    bf18:	4b27      	ldr	r3, [pc, #156]	; (bfb8 <hiddf_demo_sof_event+0xf0>)
    bf1a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    bf1c:	096b      	lsrs	r3, r5, #5
    bf1e:	4927      	ldr	r1, [pc, #156]	; (bfbc <hiddf_demo_sof_event+0xf4>)
    bf20:	01db      	lsls	r3, r3, #7
    bf22:	18ca      	adds	r2, r1, r3
    bf24:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    bf26:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    bf28:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    bf2a:	405c      	eors	r4, r3
    bf2c:	400c      	ands	r4, r1
    bf2e:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    bf30:	a802      	add	r0, sp, #8
    bf32:	4b23      	ldr	r3, [pc, #140]	; (bfc0 <hiddf_demo_sof_event+0xf8>)
    bf34:	4798      	blx	r3
    bf36:	f005 051f 	and.w	r5, r5, #31
    bf3a:	2301      	movs	r3, #1
    bf3c:	fa03 f505 	lsl.w	r5, r3, r5
    bf40:	4225      	tst	r5, r4
    bf42:	d02d      	beq.n	bfa0 <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    bf44:	4d1b      	ldr	r5, [pc, #108]	; (bfb4 <hiddf_demo_sof_event+0xec>)
    bf46:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    bf48:	a803      	add	r0, sp, #12
    bf4a:	4b1b      	ldr	r3, [pc, #108]	; (bfb8 <hiddf_demo_sof_event+0xf0>)
    bf4c:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    bf4e:	0973      	lsrs	r3, r6, #5
    bf50:	491a      	ldr	r1, [pc, #104]	; (bfbc <hiddf_demo_sof_event+0xf4>)
    bf52:	01db      	lsls	r3, r3, #7
    bf54:	18ca      	adds	r2, r1, r3
    bf56:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    bf58:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    bf5a:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    bf5c:	405c      	eors	r4, r3
    bf5e:	400c      	ands	r4, r1
    bf60:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    bf62:	a803      	add	r0, sp, #12
    bf64:	4b16      	ldr	r3, [pc, #88]	; (bfc0 <hiddf_demo_sof_event+0xf8>)
    bf66:	4798      	blx	r3
    bf68:	f006 061f 	and.w	r6, r6, #31
    bf6c:	2301      	movs	r3, #1
    bf6e:	40b3      	lsls	r3, r6
    bf70:	401c      	ands	r4, r3
    bf72:	bf0c      	ite	eq
    bf74:	2301      	moveq	r3, #1
    bf76:	2300      	movne	r3, #0
    bf78:	7d2a      	ldrb	r2, [r5, #20]
    bf7a:	429a      	cmp	r2, r3
    bf7c:	d008      	beq.n	bf90 <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    bf7e:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    bf80:	b19c      	cbz	r4, bfaa <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    bf82:	2200      	movs	r2, #0
    bf84:	4b0f      	ldr	r3, [pc, #60]	; (bfc4 <hiddf_demo_sof_event+0xfc>)
    bf86:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    bf88:	2101      	movs	r1, #1
    bf8a:	480e      	ldr	r0, [pc, #56]	; (bfc4 <hiddf_demo_sof_event+0xfc>)
    bf8c:	4b0e      	ldr	r3, [pc, #56]	; (bfc8 <hiddf_demo_sof_event+0x100>)
    bf8e:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    bf90:	b004      	add	sp, #16
    bf92:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    bf94:	4619      	mov	r1, r3
    bf96:	f06f 0004 	mvn.w	r0, #4
    bf9a:	4b0c      	ldr	r3, [pc, #48]	; (bfcc <hiddf_demo_sof_event+0x104>)
    bf9c:	4798      	blx	r3
    bf9e:	e7b8      	b.n	bf12 <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    bfa0:	4619      	mov	r1, r3
    bfa2:	2005      	movs	r0, #5
    bfa4:	4b09      	ldr	r3, [pc, #36]	; (bfcc <hiddf_demo_sof_event+0x104>)
    bfa6:	4798      	blx	r3
    bfa8:	e7cc      	b.n	bf44 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    bfaa:	2201      	movs	r2, #1
    bfac:	4b05      	ldr	r3, [pc, #20]	; (bfc4 <hiddf_demo_sof_event+0xfc>)
    bfae:	709a      	strb	r2, [r3, #2]
    bfb0:	e7ea      	b.n	bf88 <hiddf_demo_sof_event+0xc0>
    bfb2:	bf00      	nop
    bfb4:	20000eec 	.word	0x20000eec
    bfb8:	00004b75 	.word	0x00004b75
    bfbc:	41008000 	.word	0x41008000
    bfc0:	00004b83 	.word	0x00004b83
    bfc4:	200003b8 	.word	0x200003b8
    bfc8:	0000b115 	.word	0x0000b115
    bfcc:	0000b3a9 	.word	0x0000b3a9

0000bfd0 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    bfd0:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    bfd2:	4805      	ldr	r0, [pc, #20]	; (bfe8 <composite_device_init+0x18>)
    bfd4:	4b05      	ldr	r3, [pc, #20]	; (bfec <composite_device_init+0x1c>)
    bfd6:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    bfd8:	4b05      	ldr	r3, [pc, #20]	; (bff0 <composite_device_init+0x20>)
    bfda:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    bfdc:	4b05      	ldr	r3, [pc, #20]	; (bff4 <composite_device_init+0x24>)
    bfde:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    bfe0:	4b05      	ldr	r3, [pc, #20]	; (bff8 <composite_device_init+0x28>)
    bfe2:	4798      	blx	r3
    bfe4:	bd08      	pop	{r3, pc}
    bfe6:	bf00      	nop
    bfe8:	20000f04 	.word	0x20000f04
    bfec:	0000bcc9 	.word	0x0000bcc9
    bff0:	0000ae91 	.word	0x0000ae91
    bff4:	0000b365 	.word	0x0000b365
    bff8:	0000b0d1 	.word	0x0000b0d1

0000bffc <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    bffc:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    bffe:	4803      	ldr	r0, [pc, #12]	; (c00c <composite_device_start+0x10>)
    c000:	4b03      	ldr	r3, [pc, #12]	; (c010 <composite_device_start+0x14>)
    c002:	4798      	blx	r3
	usbdc_attach();
    c004:	4b03      	ldr	r3, [pc, #12]	; (c014 <composite_device_start+0x18>)
    c006:	4798      	blx	r3
    c008:	bd08      	pop	{r3, pc}
    c00a:	bf00      	nop
    c00c:	200003c4 	.word	0x200003c4
    c010:	0000bd39 	.word	0x0000bd39
    c014:	0000bd6d 	.word	0x0000bd6d

0000c018 <usb_init>:
		}
	}
}

void usb_init(void)
{
    c018:	b508      	push	{r3, lr}

	composite_device_init();
    c01a:	4b01      	ldr	r3, [pc, #4]	; (c020 <usb_init+0x8>)
    c01c:	4798      	blx	r3
    c01e:	bd08      	pop	{r3, pc}
    c020:	0000bfd1 	.word	0x0000bfd1

0000c024 <__aeabi_drsub>:
    c024:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    c028:	e002      	b.n	c030 <__adddf3>
    c02a:	bf00      	nop

0000c02c <__aeabi_dsub>:
    c02c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000c030 <__adddf3>:
    c030:	b530      	push	{r4, r5, lr}
    c032:	ea4f 0441 	mov.w	r4, r1, lsl #1
    c036:	ea4f 0543 	mov.w	r5, r3, lsl #1
    c03a:	ea94 0f05 	teq	r4, r5
    c03e:	bf08      	it	eq
    c040:	ea90 0f02 	teqeq	r0, r2
    c044:	bf1f      	itttt	ne
    c046:	ea54 0c00 	orrsne.w	ip, r4, r0
    c04a:	ea55 0c02 	orrsne.w	ip, r5, r2
    c04e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    c052:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c056:	f000 80e2 	beq.w	c21e <__adddf3+0x1ee>
    c05a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    c05e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    c062:	bfb8      	it	lt
    c064:	426d      	neglt	r5, r5
    c066:	dd0c      	ble.n	c082 <__adddf3+0x52>
    c068:	442c      	add	r4, r5
    c06a:	ea80 0202 	eor.w	r2, r0, r2
    c06e:	ea81 0303 	eor.w	r3, r1, r3
    c072:	ea82 0000 	eor.w	r0, r2, r0
    c076:	ea83 0101 	eor.w	r1, r3, r1
    c07a:	ea80 0202 	eor.w	r2, r0, r2
    c07e:	ea81 0303 	eor.w	r3, r1, r3
    c082:	2d36      	cmp	r5, #54	; 0x36
    c084:	bf88      	it	hi
    c086:	bd30      	pophi	{r4, r5, pc}
    c088:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    c08c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c090:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    c094:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    c098:	d002      	beq.n	c0a0 <__adddf3+0x70>
    c09a:	4240      	negs	r0, r0
    c09c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c0a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    c0a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c0a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    c0ac:	d002      	beq.n	c0b4 <__adddf3+0x84>
    c0ae:	4252      	negs	r2, r2
    c0b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    c0b4:	ea94 0f05 	teq	r4, r5
    c0b8:	f000 80a7 	beq.w	c20a <__adddf3+0x1da>
    c0bc:	f1a4 0401 	sub.w	r4, r4, #1
    c0c0:	f1d5 0e20 	rsbs	lr, r5, #32
    c0c4:	db0d      	blt.n	c0e2 <__adddf3+0xb2>
    c0c6:	fa02 fc0e 	lsl.w	ip, r2, lr
    c0ca:	fa22 f205 	lsr.w	r2, r2, r5
    c0ce:	1880      	adds	r0, r0, r2
    c0d0:	f141 0100 	adc.w	r1, r1, #0
    c0d4:	fa03 f20e 	lsl.w	r2, r3, lr
    c0d8:	1880      	adds	r0, r0, r2
    c0da:	fa43 f305 	asr.w	r3, r3, r5
    c0de:	4159      	adcs	r1, r3
    c0e0:	e00e      	b.n	c100 <__adddf3+0xd0>
    c0e2:	f1a5 0520 	sub.w	r5, r5, #32
    c0e6:	f10e 0e20 	add.w	lr, lr, #32
    c0ea:	2a01      	cmp	r2, #1
    c0ec:	fa03 fc0e 	lsl.w	ip, r3, lr
    c0f0:	bf28      	it	cs
    c0f2:	f04c 0c02 	orrcs.w	ip, ip, #2
    c0f6:	fa43 f305 	asr.w	r3, r3, r5
    c0fa:	18c0      	adds	r0, r0, r3
    c0fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    c100:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c104:	d507      	bpl.n	c116 <__adddf3+0xe6>
    c106:	f04f 0e00 	mov.w	lr, #0
    c10a:	f1dc 0c00 	rsbs	ip, ip, #0
    c10e:	eb7e 0000 	sbcs.w	r0, lr, r0
    c112:	eb6e 0101 	sbc.w	r1, lr, r1
    c116:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    c11a:	d31b      	bcc.n	c154 <__adddf3+0x124>
    c11c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    c120:	d30c      	bcc.n	c13c <__adddf3+0x10c>
    c122:	0849      	lsrs	r1, r1, #1
    c124:	ea5f 0030 	movs.w	r0, r0, rrx
    c128:	ea4f 0c3c 	mov.w	ip, ip, rrx
    c12c:	f104 0401 	add.w	r4, r4, #1
    c130:	ea4f 5244 	mov.w	r2, r4, lsl #21
    c134:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    c138:	f080 809a 	bcs.w	c270 <__adddf3+0x240>
    c13c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    c140:	bf08      	it	eq
    c142:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c146:	f150 0000 	adcs.w	r0, r0, #0
    c14a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c14e:	ea41 0105 	orr.w	r1, r1, r5
    c152:	bd30      	pop	{r4, r5, pc}
    c154:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    c158:	4140      	adcs	r0, r0
    c15a:	eb41 0101 	adc.w	r1, r1, r1
    c15e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c162:	f1a4 0401 	sub.w	r4, r4, #1
    c166:	d1e9      	bne.n	c13c <__adddf3+0x10c>
    c168:	f091 0f00 	teq	r1, #0
    c16c:	bf04      	itt	eq
    c16e:	4601      	moveq	r1, r0
    c170:	2000      	moveq	r0, #0
    c172:	fab1 f381 	clz	r3, r1
    c176:	bf08      	it	eq
    c178:	3320      	addeq	r3, #32
    c17a:	f1a3 030b 	sub.w	r3, r3, #11
    c17e:	f1b3 0220 	subs.w	r2, r3, #32
    c182:	da0c      	bge.n	c19e <__adddf3+0x16e>
    c184:	320c      	adds	r2, #12
    c186:	dd08      	ble.n	c19a <__adddf3+0x16a>
    c188:	f102 0c14 	add.w	ip, r2, #20
    c18c:	f1c2 020c 	rsb	r2, r2, #12
    c190:	fa01 f00c 	lsl.w	r0, r1, ip
    c194:	fa21 f102 	lsr.w	r1, r1, r2
    c198:	e00c      	b.n	c1b4 <__adddf3+0x184>
    c19a:	f102 0214 	add.w	r2, r2, #20
    c19e:	bfd8      	it	le
    c1a0:	f1c2 0c20 	rsble	ip, r2, #32
    c1a4:	fa01 f102 	lsl.w	r1, r1, r2
    c1a8:	fa20 fc0c 	lsr.w	ip, r0, ip
    c1ac:	bfdc      	itt	le
    c1ae:	ea41 010c 	orrle.w	r1, r1, ip
    c1b2:	4090      	lslle	r0, r2
    c1b4:	1ae4      	subs	r4, r4, r3
    c1b6:	bfa2      	ittt	ge
    c1b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    c1bc:	4329      	orrge	r1, r5
    c1be:	bd30      	popge	{r4, r5, pc}
    c1c0:	ea6f 0404 	mvn.w	r4, r4
    c1c4:	3c1f      	subs	r4, #31
    c1c6:	da1c      	bge.n	c202 <__adddf3+0x1d2>
    c1c8:	340c      	adds	r4, #12
    c1ca:	dc0e      	bgt.n	c1ea <__adddf3+0x1ba>
    c1cc:	f104 0414 	add.w	r4, r4, #20
    c1d0:	f1c4 0220 	rsb	r2, r4, #32
    c1d4:	fa20 f004 	lsr.w	r0, r0, r4
    c1d8:	fa01 f302 	lsl.w	r3, r1, r2
    c1dc:	ea40 0003 	orr.w	r0, r0, r3
    c1e0:	fa21 f304 	lsr.w	r3, r1, r4
    c1e4:	ea45 0103 	orr.w	r1, r5, r3
    c1e8:	bd30      	pop	{r4, r5, pc}
    c1ea:	f1c4 040c 	rsb	r4, r4, #12
    c1ee:	f1c4 0220 	rsb	r2, r4, #32
    c1f2:	fa20 f002 	lsr.w	r0, r0, r2
    c1f6:	fa01 f304 	lsl.w	r3, r1, r4
    c1fa:	ea40 0003 	orr.w	r0, r0, r3
    c1fe:	4629      	mov	r1, r5
    c200:	bd30      	pop	{r4, r5, pc}
    c202:	fa21 f004 	lsr.w	r0, r1, r4
    c206:	4629      	mov	r1, r5
    c208:	bd30      	pop	{r4, r5, pc}
    c20a:	f094 0f00 	teq	r4, #0
    c20e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    c212:	bf06      	itte	eq
    c214:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    c218:	3401      	addeq	r4, #1
    c21a:	3d01      	subne	r5, #1
    c21c:	e74e      	b.n	c0bc <__adddf3+0x8c>
    c21e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c222:	bf18      	it	ne
    c224:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c228:	d029      	beq.n	c27e <__adddf3+0x24e>
    c22a:	ea94 0f05 	teq	r4, r5
    c22e:	bf08      	it	eq
    c230:	ea90 0f02 	teqeq	r0, r2
    c234:	d005      	beq.n	c242 <__adddf3+0x212>
    c236:	ea54 0c00 	orrs.w	ip, r4, r0
    c23a:	bf04      	itt	eq
    c23c:	4619      	moveq	r1, r3
    c23e:	4610      	moveq	r0, r2
    c240:	bd30      	pop	{r4, r5, pc}
    c242:	ea91 0f03 	teq	r1, r3
    c246:	bf1e      	ittt	ne
    c248:	2100      	movne	r1, #0
    c24a:	2000      	movne	r0, #0
    c24c:	bd30      	popne	{r4, r5, pc}
    c24e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    c252:	d105      	bne.n	c260 <__adddf3+0x230>
    c254:	0040      	lsls	r0, r0, #1
    c256:	4149      	adcs	r1, r1
    c258:	bf28      	it	cs
    c25a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    c25e:	bd30      	pop	{r4, r5, pc}
    c260:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    c264:	bf3c      	itt	cc
    c266:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    c26a:	bd30      	popcc	{r4, r5, pc}
    c26c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c270:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    c274:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c278:	f04f 0000 	mov.w	r0, #0
    c27c:	bd30      	pop	{r4, r5, pc}
    c27e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c282:	bf1a      	itte	ne
    c284:	4619      	movne	r1, r3
    c286:	4610      	movne	r0, r2
    c288:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    c28c:	bf1c      	itt	ne
    c28e:	460b      	movne	r3, r1
    c290:	4602      	movne	r2, r0
    c292:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c296:	bf06      	itte	eq
    c298:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    c29c:	ea91 0f03 	teqeq	r1, r3
    c2a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    c2a4:	bd30      	pop	{r4, r5, pc}
    c2a6:	bf00      	nop

0000c2a8 <__aeabi_ui2d>:
    c2a8:	f090 0f00 	teq	r0, #0
    c2ac:	bf04      	itt	eq
    c2ae:	2100      	moveq	r1, #0
    c2b0:	4770      	bxeq	lr
    c2b2:	b530      	push	{r4, r5, lr}
    c2b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c2b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c2bc:	f04f 0500 	mov.w	r5, #0
    c2c0:	f04f 0100 	mov.w	r1, #0
    c2c4:	e750      	b.n	c168 <__adddf3+0x138>
    c2c6:	bf00      	nop

0000c2c8 <__aeabi_i2d>:
    c2c8:	f090 0f00 	teq	r0, #0
    c2cc:	bf04      	itt	eq
    c2ce:	2100      	moveq	r1, #0
    c2d0:	4770      	bxeq	lr
    c2d2:	b530      	push	{r4, r5, lr}
    c2d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c2d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c2dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    c2e0:	bf48      	it	mi
    c2e2:	4240      	negmi	r0, r0
    c2e4:	f04f 0100 	mov.w	r1, #0
    c2e8:	e73e      	b.n	c168 <__adddf3+0x138>
    c2ea:	bf00      	nop

0000c2ec <__aeabi_f2d>:
    c2ec:	0042      	lsls	r2, r0, #1
    c2ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
    c2f2:	ea4f 0131 	mov.w	r1, r1, rrx
    c2f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
    c2fa:	bf1f      	itttt	ne
    c2fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    c300:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    c304:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    c308:	4770      	bxne	lr
    c30a:	f092 0f00 	teq	r2, #0
    c30e:	bf14      	ite	ne
    c310:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    c314:	4770      	bxeq	lr
    c316:	b530      	push	{r4, r5, lr}
    c318:	f44f 7460 	mov.w	r4, #896	; 0x380
    c31c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c324:	e720      	b.n	c168 <__adddf3+0x138>
    c326:	bf00      	nop

0000c328 <__aeabi_ul2d>:
    c328:	ea50 0201 	orrs.w	r2, r0, r1
    c32c:	bf08      	it	eq
    c32e:	4770      	bxeq	lr
    c330:	b530      	push	{r4, r5, lr}
    c332:	f04f 0500 	mov.w	r5, #0
    c336:	e00a      	b.n	c34e <__aeabi_l2d+0x16>

0000c338 <__aeabi_l2d>:
    c338:	ea50 0201 	orrs.w	r2, r0, r1
    c33c:	bf08      	it	eq
    c33e:	4770      	bxeq	lr
    c340:	b530      	push	{r4, r5, lr}
    c342:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    c346:	d502      	bpl.n	c34e <__aeabi_l2d+0x16>
    c348:	4240      	negs	r0, r0
    c34a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c34e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c352:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c356:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    c35a:	f43f aedc 	beq.w	c116 <__adddf3+0xe6>
    c35e:	f04f 0203 	mov.w	r2, #3
    c362:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c366:	bf18      	it	ne
    c368:	3203      	addne	r2, #3
    c36a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c36e:	bf18      	it	ne
    c370:	3203      	addne	r2, #3
    c372:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    c376:	f1c2 0320 	rsb	r3, r2, #32
    c37a:	fa00 fc03 	lsl.w	ip, r0, r3
    c37e:	fa20 f002 	lsr.w	r0, r0, r2
    c382:	fa01 fe03 	lsl.w	lr, r1, r3
    c386:	ea40 000e 	orr.w	r0, r0, lr
    c38a:	fa21 f102 	lsr.w	r1, r1, r2
    c38e:	4414      	add	r4, r2
    c390:	e6c1      	b.n	c116 <__adddf3+0xe6>
    c392:	bf00      	nop

0000c394 <__aeabi_dmul>:
    c394:	b570      	push	{r4, r5, r6, lr}
    c396:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c39a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c39e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c3a2:	bf1d      	ittte	ne
    c3a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c3a8:	ea94 0f0c 	teqne	r4, ip
    c3ac:	ea95 0f0c 	teqne	r5, ip
    c3b0:	f000 f8de 	bleq	c570 <__aeabi_dmul+0x1dc>
    c3b4:	442c      	add	r4, r5
    c3b6:	ea81 0603 	eor.w	r6, r1, r3
    c3ba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    c3be:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    c3c2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    c3c6:	bf18      	it	ne
    c3c8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    c3cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c3d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    c3d4:	d038      	beq.n	c448 <__aeabi_dmul+0xb4>
    c3d6:	fba0 ce02 	umull	ip, lr, r0, r2
    c3da:	f04f 0500 	mov.w	r5, #0
    c3de:	fbe1 e502 	umlal	lr, r5, r1, r2
    c3e2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    c3e6:	fbe0 e503 	umlal	lr, r5, r0, r3
    c3ea:	f04f 0600 	mov.w	r6, #0
    c3ee:	fbe1 5603 	umlal	r5, r6, r1, r3
    c3f2:	f09c 0f00 	teq	ip, #0
    c3f6:	bf18      	it	ne
    c3f8:	f04e 0e01 	orrne.w	lr, lr, #1
    c3fc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    c400:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    c404:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    c408:	d204      	bcs.n	c414 <__aeabi_dmul+0x80>
    c40a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    c40e:	416d      	adcs	r5, r5
    c410:	eb46 0606 	adc.w	r6, r6, r6
    c414:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    c418:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    c41c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    c420:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    c424:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    c428:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c42c:	bf88      	it	hi
    c42e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c432:	d81e      	bhi.n	c472 <__aeabi_dmul+0xde>
    c434:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    c438:	bf08      	it	eq
    c43a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    c43e:	f150 0000 	adcs.w	r0, r0, #0
    c442:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c446:	bd70      	pop	{r4, r5, r6, pc}
    c448:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    c44c:	ea46 0101 	orr.w	r1, r6, r1
    c450:	ea40 0002 	orr.w	r0, r0, r2
    c454:	ea81 0103 	eor.w	r1, r1, r3
    c458:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    c45c:	bfc2      	ittt	gt
    c45e:	ebd4 050c 	rsbsgt	r5, r4, ip
    c462:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c466:	bd70      	popgt	{r4, r5, r6, pc}
    c468:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c46c:	f04f 0e00 	mov.w	lr, #0
    c470:	3c01      	subs	r4, #1
    c472:	f300 80ab 	bgt.w	c5cc <__aeabi_dmul+0x238>
    c476:	f114 0f36 	cmn.w	r4, #54	; 0x36
    c47a:	bfde      	ittt	le
    c47c:	2000      	movle	r0, #0
    c47e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    c482:	bd70      	pople	{r4, r5, r6, pc}
    c484:	f1c4 0400 	rsb	r4, r4, #0
    c488:	3c20      	subs	r4, #32
    c48a:	da35      	bge.n	c4f8 <__aeabi_dmul+0x164>
    c48c:	340c      	adds	r4, #12
    c48e:	dc1b      	bgt.n	c4c8 <__aeabi_dmul+0x134>
    c490:	f104 0414 	add.w	r4, r4, #20
    c494:	f1c4 0520 	rsb	r5, r4, #32
    c498:	fa00 f305 	lsl.w	r3, r0, r5
    c49c:	fa20 f004 	lsr.w	r0, r0, r4
    c4a0:	fa01 f205 	lsl.w	r2, r1, r5
    c4a4:	ea40 0002 	orr.w	r0, r0, r2
    c4a8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    c4ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c4b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c4b4:	fa21 f604 	lsr.w	r6, r1, r4
    c4b8:	eb42 0106 	adc.w	r1, r2, r6
    c4bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c4c0:	bf08      	it	eq
    c4c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c4c6:	bd70      	pop	{r4, r5, r6, pc}
    c4c8:	f1c4 040c 	rsb	r4, r4, #12
    c4cc:	f1c4 0520 	rsb	r5, r4, #32
    c4d0:	fa00 f304 	lsl.w	r3, r0, r4
    c4d4:	fa20 f005 	lsr.w	r0, r0, r5
    c4d8:	fa01 f204 	lsl.w	r2, r1, r4
    c4dc:	ea40 0002 	orr.w	r0, r0, r2
    c4e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c4e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    c4e8:	f141 0100 	adc.w	r1, r1, #0
    c4ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c4f0:	bf08      	it	eq
    c4f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c4f6:	bd70      	pop	{r4, r5, r6, pc}
    c4f8:	f1c4 0520 	rsb	r5, r4, #32
    c4fc:	fa00 f205 	lsl.w	r2, r0, r5
    c500:	ea4e 0e02 	orr.w	lr, lr, r2
    c504:	fa20 f304 	lsr.w	r3, r0, r4
    c508:	fa01 f205 	lsl.w	r2, r1, r5
    c50c:	ea43 0302 	orr.w	r3, r3, r2
    c510:	fa21 f004 	lsr.w	r0, r1, r4
    c514:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c518:	fa21 f204 	lsr.w	r2, r1, r4
    c51c:	ea20 0002 	bic.w	r0, r0, r2
    c520:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    c524:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    c528:	bf08      	it	eq
    c52a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    c52e:	bd70      	pop	{r4, r5, r6, pc}
    c530:	f094 0f00 	teq	r4, #0
    c534:	d10f      	bne.n	c556 <__aeabi_dmul+0x1c2>
    c536:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    c53a:	0040      	lsls	r0, r0, #1
    c53c:	eb41 0101 	adc.w	r1, r1, r1
    c540:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c544:	bf08      	it	eq
    c546:	3c01      	subeq	r4, #1
    c548:	d0f7      	beq.n	c53a <__aeabi_dmul+0x1a6>
    c54a:	ea41 0106 	orr.w	r1, r1, r6
    c54e:	f095 0f00 	teq	r5, #0
    c552:	bf18      	it	ne
    c554:	4770      	bxne	lr
    c556:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    c55a:	0052      	lsls	r2, r2, #1
    c55c:	eb43 0303 	adc.w	r3, r3, r3
    c560:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    c564:	bf08      	it	eq
    c566:	3d01      	subeq	r5, #1
    c568:	d0f7      	beq.n	c55a <__aeabi_dmul+0x1c6>
    c56a:	ea43 0306 	orr.w	r3, r3, r6
    c56e:	4770      	bx	lr
    c570:	ea94 0f0c 	teq	r4, ip
    c574:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c578:	bf18      	it	ne
    c57a:	ea95 0f0c 	teqne	r5, ip
    c57e:	d00c      	beq.n	c59a <__aeabi_dmul+0x206>
    c580:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c584:	bf18      	it	ne
    c586:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c58a:	d1d1      	bne.n	c530 <__aeabi_dmul+0x19c>
    c58c:	ea81 0103 	eor.w	r1, r1, r3
    c590:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c594:	f04f 0000 	mov.w	r0, #0
    c598:	bd70      	pop	{r4, r5, r6, pc}
    c59a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c59e:	bf06      	itte	eq
    c5a0:	4610      	moveq	r0, r2
    c5a2:	4619      	moveq	r1, r3
    c5a4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c5a8:	d019      	beq.n	c5de <__aeabi_dmul+0x24a>
    c5aa:	ea94 0f0c 	teq	r4, ip
    c5ae:	d102      	bne.n	c5b6 <__aeabi_dmul+0x222>
    c5b0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    c5b4:	d113      	bne.n	c5de <__aeabi_dmul+0x24a>
    c5b6:	ea95 0f0c 	teq	r5, ip
    c5ba:	d105      	bne.n	c5c8 <__aeabi_dmul+0x234>
    c5bc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    c5c0:	bf1c      	itt	ne
    c5c2:	4610      	movne	r0, r2
    c5c4:	4619      	movne	r1, r3
    c5c6:	d10a      	bne.n	c5de <__aeabi_dmul+0x24a>
    c5c8:	ea81 0103 	eor.w	r1, r1, r3
    c5cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    c5d0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c5d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c5d8:	f04f 0000 	mov.w	r0, #0
    c5dc:	bd70      	pop	{r4, r5, r6, pc}
    c5de:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    c5e2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    c5e6:	bd70      	pop	{r4, r5, r6, pc}

0000c5e8 <__aeabi_ddiv>:
    c5e8:	b570      	push	{r4, r5, r6, lr}
    c5ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
    c5ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    c5f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    c5f6:	bf1d      	ittte	ne
    c5f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    c5fc:	ea94 0f0c 	teqne	r4, ip
    c600:	ea95 0f0c 	teqne	r5, ip
    c604:	f000 f8a7 	bleq	c756 <__aeabi_ddiv+0x16e>
    c608:	eba4 0405 	sub.w	r4, r4, r5
    c60c:	ea81 0e03 	eor.w	lr, r1, r3
    c610:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c614:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c618:	f000 8088 	beq.w	c72c <__aeabi_ddiv+0x144>
    c61c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c620:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    c624:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    c628:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    c62c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    c630:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    c634:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    c638:	ea4f 2600 	mov.w	r6, r0, lsl #8
    c63c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    c640:	429d      	cmp	r5, r3
    c642:	bf08      	it	eq
    c644:	4296      	cmpeq	r6, r2
    c646:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    c64a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    c64e:	d202      	bcs.n	c656 <__aeabi_ddiv+0x6e>
    c650:	085b      	lsrs	r3, r3, #1
    c652:	ea4f 0232 	mov.w	r2, r2, rrx
    c656:	1ab6      	subs	r6, r6, r2
    c658:	eb65 0503 	sbc.w	r5, r5, r3
    c65c:	085b      	lsrs	r3, r3, #1
    c65e:	ea4f 0232 	mov.w	r2, r2, rrx
    c662:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    c666:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    c66a:	ebb6 0e02 	subs.w	lr, r6, r2
    c66e:	eb75 0e03 	sbcs.w	lr, r5, r3
    c672:	bf22      	ittt	cs
    c674:	1ab6      	subcs	r6, r6, r2
    c676:	4675      	movcs	r5, lr
    c678:	ea40 000c 	orrcs.w	r0, r0, ip
    c67c:	085b      	lsrs	r3, r3, #1
    c67e:	ea4f 0232 	mov.w	r2, r2, rrx
    c682:	ebb6 0e02 	subs.w	lr, r6, r2
    c686:	eb75 0e03 	sbcs.w	lr, r5, r3
    c68a:	bf22      	ittt	cs
    c68c:	1ab6      	subcs	r6, r6, r2
    c68e:	4675      	movcs	r5, lr
    c690:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    c694:	085b      	lsrs	r3, r3, #1
    c696:	ea4f 0232 	mov.w	r2, r2, rrx
    c69a:	ebb6 0e02 	subs.w	lr, r6, r2
    c69e:	eb75 0e03 	sbcs.w	lr, r5, r3
    c6a2:	bf22      	ittt	cs
    c6a4:	1ab6      	subcs	r6, r6, r2
    c6a6:	4675      	movcs	r5, lr
    c6a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    c6ac:	085b      	lsrs	r3, r3, #1
    c6ae:	ea4f 0232 	mov.w	r2, r2, rrx
    c6b2:	ebb6 0e02 	subs.w	lr, r6, r2
    c6b6:	eb75 0e03 	sbcs.w	lr, r5, r3
    c6ba:	bf22      	ittt	cs
    c6bc:	1ab6      	subcs	r6, r6, r2
    c6be:	4675      	movcs	r5, lr
    c6c0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    c6c4:	ea55 0e06 	orrs.w	lr, r5, r6
    c6c8:	d018      	beq.n	c6fc <__aeabi_ddiv+0x114>
    c6ca:	ea4f 1505 	mov.w	r5, r5, lsl #4
    c6ce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    c6d2:	ea4f 1606 	mov.w	r6, r6, lsl #4
    c6d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    c6da:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    c6de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    c6e2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    c6e6:	d1c0      	bne.n	c66a <__aeabi_ddiv+0x82>
    c6e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c6ec:	d10b      	bne.n	c706 <__aeabi_ddiv+0x11e>
    c6ee:	ea41 0100 	orr.w	r1, r1, r0
    c6f2:	f04f 0000 	mov.w	r0, #0
    c6f6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    c6fa:	e7b6      	b.n	c66a <__aeabi_ddiv+0x82>
    c6fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c700:	bf04      	itt	eq
    c702:	4301      	orreq	r1, r0
    c704:	2000      	moveq	r0, #0
    c706:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    c70a:	bf88      	it	hi
    c70c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    c710:	f63f aeaf 	bhi.w	c472 <__aeabi_dmul+0xde>
    c714:	ebb5 0c03 	subs.w	ip, r5, r3
    c718:	bf04      	itt	eq
    c71a:	ebb6 0c02 	subseq.w	ip, r6, r2
    c71e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c722:	f150 0000 	adcs.w	r0, r0, #0
    c726:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c72a:	bd70      	pop	{r4, r5, r6, pc}
    c72c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    c730:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    c734:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    c738:	bfc2      	ittt	gt
    c73a:	ebd4 050c 	rsbsgt	r5, r4, ip
    c73e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    c742:	bd70      	popgt	{r4, r5, r6, pc}
    c744:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c748:	f04f 0e00 	mov.w	lr, #0
    c74c:	3c01      	subs	r4, #1
    c74e:	e690      	b.n	c472 <__aeabi_dmul+0xde>
    c750:	ea45 0e06 	orr.w	lr, r5, r6
    c754:	e68d      	b.n	c472 <__aeabi_dmul+0xde>
    c756:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    c75a:	ea94 0f0c 	teq	r4, ip
    c75e:	bf08      	it	eq
    c760:	ea95 0f0c 	teqeq	r5, ip
    c764:	f43f af3b 	beq.w	c5de <__aeabi_dmul+0x24a>
    c768:	ea94 0f0c 	teq	r4, ip
    c76c:	d10a      	bne.n	c784 <__aeabi_ddiv+0x19c>
    c76e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c772:	f47f af34 	bne.w	c5de <__aeabi_dmul+0x24a>
    c776:	ea95 0f0c 	teq	r5, ip
    c77a:	f47f af25 	bne.w	c5c8 <__aeabi_dmul+0x234>
    c77e:	4610      	mov	r0, r2
    c780:	4619      	mov	r1, r3
    c782:	e72c      	b.n	c5de <__aeabi_dmul+0x24a>
    c784:	ea95 0f0c 	teq	r5, ip
    c788:	d106      	bne.n	c798 <__aeabi_ddiv+0x1b0>
    c78a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    c78e:	f43f aefd 	beq.w	c58c <__aeabi_dmul+0x1f8>
    c792:	4610      	mov	r0, r2
    c794:	4619      	mov	r1, r3
    c796:	e722      	b.n	c5de <__aeabi_dmul+0x24a>
    c798:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    c79c:	bf18      	it	ne
    c79e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    c7a2:	f47f aec5 	bne.w	c530 <__aeabi_dmul+0x19c>
    c7a6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    c7aa:	f47f af0d 	bne.w	c5c8 <__aeabi_dmul+0x234>
    c7ae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    c7b2:	f47f aeeb 	bne.w	c58c <__aeabi_dmul+0x1f8>
    c7b6:	e712      	b.n	c5de <__aeabi_dmul+0x24a>

0000c7b8 <__aeabi_d2uiz>:
    c7b8:	004a      	lsls	r2, r1, #1
    c7ba:	d211      	bcs.n	c7e0 <__aeabi_d2uiz+0x28>
    c7bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    c7c0:	d211      	bcs.n	c7e6 <__aeabi_d2uiz+0x2e>
    c7c2:	d50d      	bpl.n	c7e0 <__aeabi_d2uiz+0x28>
    c7c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    c7c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    c7cc:	d40e      	bmi.n	c7ec <__aeabi_d2uiz+0x34>
    c7ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c7d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    c7d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    c7da:	fa23 f002 	lsr.w	r0, r3, r2
    c7de:	4770      	bx	lr
    c7e0:	f04f 0000 	mov.w	r0, #0
    c7e4:	4770      	bx	lr
    c7e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    c7ea:	d102      	bne.n	c7f2 <__aeabi_d2uiz+0x3a>
    c7ec:	f04f 30ff 	mov.w	r0, #4294967295
    c7f0:	4770      	bx	lr
    c7f2:	f04f 0000 	mov.w	r0, #0
    c7f6:	4770      	bx	lr

0000c7f8 <__libc_init_array>:
    c7f8:	b570      	push	{r4, r5, r6, lr}
    c7fa:	4e0d      	ldr	r6, [pc, #52]	; (c830 <__libc_init_array+0x38>)
    c7fc:	4c0d      	ldr	r4, [pc, #52]	; (c834 <__libc_init_array+0x3c>)
    c7fe:	1ba4      	subs	r4, r4, r6
    c800:	10a4      	asrs	r4, r4, #2
    c802:	2500      	movs	r5, #0
    c804:	42a5      	cmp	r5, r4
    c806:	d109      	bne.n	c81c <__libc_init_array+0x24>
    c808:	4e0b      	ldr	r6, [pc, #44]	; (c838 <__libc_init_array+0x40>)
    c80a:	4c0c      	ldr	r4, [pc, #48]	; (c83c <__libc_init_array+0x44>)
    c80c:	f002 f92c 	bl	ea68 <_init>
    c810:	1ba4      	subs	r4, r4, r6
    c812:	10a4      	asrs	r4, r4, #2
    c814:	2500      	movs	r5, #0
    c816:	42a5      	cmp	r5, r4
    c818:	d105      	bne.n	c826 <__libc_init_array+0x2e>
    c81a:	bd70      	pop	{r4, r5, r6, pc}
    c81c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    c820:	4798      	blx	r3
    c822:	3501      	adds	r5, #1
    c824:	e7ee      	b.n	c804 <__libc_init_array+0xc>
    c826:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    c82a:	4798      	blx	r3
    c82c:	3501      	adds	r5, #1
    c82e:	e7f2      	b.n	c816 <__libc_init_array+0x1e>
    c830:	0000ea74 	.word	0x0000ea74
    c834:	0000ea74 	.word	0x0000ea74
    c838:	0000ea74 	.word	0x0000ea74
    c83c:	0000ea78 	.word	0x0000ea78

0000c840 <malloc>:
    c840:	4b02      	ldr	r3, [pc, #8]	; (c84c <malloc+0xc>)
    c842:	4601      	mov	r1, r0
    c844:	6818      	ldr	r0, [r3, #0]
    c846:	f000 b865 	b.w	c914 <_malloc_r>
    c84a:	bf00      	nop
    c84c:	20000558 	.word	0x20000558

0000c850 <memcpy>:
    c850:	b510      	push	{r4, lr}
    c852:	1e43      	subs	r3, r0, #1
    c854:	440a      	add	r2, r1
    c856:	4291      	cmp	r1, r2
    c858:	d100      	bne.n	c85c <memcpy+0xc>
    c85a:	bd10      	pop	{r4, pc}
    c85c:	f811 4b01 	ldrb.w	r4, [r1], #1
    c860:	f803 4f01 	strb.w	r4, [r3, #1]!
    c864:	e7f7      	b.n	c856 <memcpy+0x6>

0000c866 <memset>:
    c866:	4402      	add	r2, r0
    c868:	4603      	mov	r3, r0
    c86a:	4293      	cmp	r3, r2
    c86c:	d100      	bne.n	c870 <memset+0xa>
    c86e:	4770      	bx	lr
    c870:	f803 1b01 	strb.w	r1, [r3], #1
    c874:	e7f9      	b.n	c86a <memset+0x4>
	...

0000c878 <_free_r>:
    c878:	b538      	push	{r3, r4, r5, lr}
    c87a:	4605      	mov	r5, r0
    c87c:	2900      	cmp	r1, #0
    c87e:	d045      	beq.n	c90c <_free_r+0x94>
    c880:	f851 3c04 	ldr.w	r3, [r1, #-4]
    c884:	1f0c      	subs	r4, r1, #4
    c886:	2b00      	cmp	r3, #0
    c888:	bfb8      	it	lt
    c88a:	18e4      	addlt	r4, r4, r3
    c88c:	f000 fcae 	bl	d1ec <__malloc_lock>
    c890:	4a1f      	ldr	r2, [pc, #124]	; (c910 <_free_r+0x98>)
    c892:	6813      	ldr	r3, [r2, #0]
    c894:	4610      	mov	r0, r2
    c896:	b933      	cbnz	r3, c8a6 <_free_r+0x2e>
    c898:	6063      	str	r3, [r4, #4]
    c89a:	6014      	str	r4, [r2, #0]
    c89c:	4628      	mov	r0, r5
    c89e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c8a2:	f000 bca4 	b.w	d1ee <__malloc_unlock>
    c8a6:	42a3      	cmp	r3, r4
    c8a8:	d90c      	bls.n	c8c4 <_free_r+0x4c>
    c8aa:	6821      	ldr	r1, [r4, #0]
    c8ac:	1862      	adds	r2, r4, r1
    c8ae:	4293      	cmp	r3, r2
    c8b0:	bf04      	itt	eq
    c8b2:	681a      	ldreq	r2, [r3, #0]
    c8b4:	685b      	ldreq	r3, [r3, #4]
    c8b6:	6063      	str	r3, [r4, #4]
    c8b8:	bf04      	itt	eq
    c8ba:	1852      	addeq	r2, r2, r1
    c8bc:	6022      	streq	r2, [r4, #0]
    c8be:	6004      	str	r4, [r0, #0]
    c8c0:	e7ec      	b.n	c89c <_free_r+0x24>
    c8c2:	4613      	mov	r3, r2
    c8c4:	685a      	ldr	r2, [r3, #4]
    c8c6:	b10a      	cbz	r2, c8cc <_free_r+0x54>
    c8c8:	42a2      	cmp	r2, r4
    c8ca:	d9fa      	bls.n	c8c2 <_free_r+0x4a>
    c8cc:	6819      	ldr	r1, [r3, #0]
    c8ce:	1858      	adds	r0, r3, r1
    c8d0:	42a0      	cmp	r0, r4
    c8d2:	d10b      	bne.n	c8ec <_free_r+0x74>
    c8d4:	6820      	ldr	r0, [r4, #0]
    c8d6:	4401      	add	r1, r0
    c8d8:	1858      	adds	r0, r3, r1
    c8da:	4282      	cmp	r2, r0
    c8dc:	6019      	str	r1, [r3, #0]
    c8de:	d1dd      	bne.n	c89c <_free_r+0x24>
    c8e0:	6810      	ldr	r0, [r2, #0]
    c8e2:	6852      	ldr	r2, [r2, #4]
    c8e4:	605a      	str	r2, [r3, #4]
    c8e6:	4401      	add	r1, r0
    c8e8:	6019      	str	r1, [r3, #0]
    c8ea:	e7d7      	b.n	c89c <_free_r+0x24>
    c8ec:	d902      	bls.n	c8f4 <_free_r+0x7c>
    c8ee:	230c      	movs	r3, #12
    c8f0:	602b      	str	r3, [r5, #0]
    c8f2:	e7d3      	b.n	c89c <_free_r+0x24>
    c8f4:	6820      	ldr	r0, [r4, #0]
    c8f6:	1821      	adds	r1, r4, r0
    c8f8:	428a      	cmp	r2, r1
    c8fa:	bf04      	itt	eq
    c8fc:	6811      	ldreq	r1, [r2, #0]
    c8fe:	6852      	ldreq	r2, [r2, #4]
    c900:	6062      	str	r2, [r4, #4]
    c902:	bf04      	itt	eq
    c904:	1809      	addeq	r1, r1, r0
    c906:	6021      	streq	r1, [r4, #0]
    c908:	605c      	str	r4, [r3, #4]
    c90a:	e7c7      	b.n	c89c <_free_r+0x24>
    c90c:	bd38      	pop	{r3, r4, r5, pc}
    c90e:	bf00      	nop
    c910:	20000f44 	.word	0x20000f44

0000c914 <_malloc_r>:
    c914:	b570      	push	{r4, r5, r6, lr}
    c916:	1ccd      	adds	r5, r1, #3
    c918:	f025 0503 	bic.w	r5, r5, #3
    c91c:	3508      	adds	r5, #8
    c91e:	2d0c      	cmp	r5, #12
    c920:	bf38      	it	cc
    c922:	250c      	movcc	r5, #12
    c924:	2d00      	cmp	r5, #0
    c926:	4606      	mov	r6, r0
    c928:	db01      	blt.n	c92e <_malloc_r+0x1a>
    c92a:	42a9      	cmp	r1, r5
    c92c:	d903      	bls.n	c936 <_malloc_r+0x22>
    c92e:	230c      	movs	r3, #12
    c930:	6033      	str	r3, [r6, #0]
    c932:	2000      	movs	r0, #0
    c934:	bd70      	pop	{r4, r5, r6, pc}
    c936:	f000 fc59 	bl	d1ec <__malloc_lock>
    c93a:	4a23      	ldr	r2, [pc, #140]	; (c9c8 <_malloc_r+0xb4>)
    c93c:	6814      	ldr	r4, [r2, #0]
    c93e:	4621      	mov	r1, r4
    c940:	b991      	cbnz	r1, c968 <_malloc_r+0x54>
    c942:	4c22      	ldr	r4, [pc, #136]	; (c9cc <_malloc_r+0xb8>)
    c944:	6823      	ldr	r3, [r4, #0]
    c946:	b91b      	cbnz	r3, c950 <_malloc_r+0x3c>
    c948:	4630      	mov	r0, r6
    c94a:	f000 f8bd 	bl	cac8 <_sbrk_r>
    c94e:	6020      	str	r0, [r4, #0]
    c950:	4629      	mov	r1, r5
    c952:	4630      	mov	r0, r6
    c954:	f000 f8b8 	bl	cac8 <_sbrk_r>
    c958:	1c43      	adds	r3, r0, #1
    c95a:	d126      	bne.n	c9aa <_malloc_r+0x96>
    c95c:	230c      	movs	r3, #12
    c95e:	6033      	str	r3, [r6, #0]
    c960:	4630      	mov	r0, r6
    c962:	f000 fc44 	bl	d1ee <__malloc_unlock>
    c966:	e7e4      	b.n	c932 <_malloc_r+0x1e>
    c968:	680b      	ldr	r3, [r1, #0]
    c96a:	1b5b      	subs	r3, r3, r5
    c96c:	d41a      	bmi.n	c9a4 <_malloc_r+0x90>
    c96e:	2b0b      	cmp	r3, #11
    c970:	d90f      	bls.n	c992 <_malloc_r+0x7e>
    c972:	600b      	str	r3, [r1, #0]
    c974:	50cd      	str	r5, [r1, r3]
    c976:	18cc      	adds	r4, r1, r3
    c978:	4630      	mov	r0, r6
    c97a:	f000 fc38 	bl	d1ee <__malloc_unlock>
    c97e:	f104 000b 	add.w	r0, r4, #11
    c982:	1d23      	adds	r3, r4, #4
    c984:	f020 0007 	bic.w	r0, r0, #7
    c988:	1ac3      	subs	r3, r0, r3
    c98a:	d01b      	beq.n	c9c4 <_malloc_r+0xb0>
    c98c:	425a      	negs	r2, r3
    c98e:	50e2      	str	r2, [r4, r3]
    c990:	bd70      	pop	{r4, r5, r6, pc}
    c992:	428c      	cmp	r4, r1
    c994:	bf0d      	iteet	eq
    c996:	6863      	ldreq	r3, [r4, #4]
    c998:	684b      	ldrne	r3, [r1, #4]
    c99a:	6063      	strne	r3, [r4, #4]
    c99c:	6013      	streq	r3, [r2, #0]
    c99e:	bf18      	it	ne
    c9a0:	460c      	movne	r4, r1
    c9a2:	e7e9      	b.n	c978 <_malloc_r+0x64>
    c9a4:	460c      	mov	r4, r1
    c9a6:	6849      	ldr	r1, [r1, #4]
    c9a8:	e7ca      	b.n	c940 <_malloc_r+0x2c>
    c9aa:	1cc4      	adds	r4, r0, #3
    c9ac:	f024 0403 	bic.w	r4, r4, #3
    c9b0:	42a0      	cmp	r0, r4
    c9b2:	d005      	beq.n	c9c0 <_malloc_r+0xac>
    c9b4:	1a21      	subs	r1, r4, r0
    c9b6:	4630      	mov	r0, r6
    c9b8:	f000 f886 	bl	cac8 <_sbrk_r>
    c9bc:	3001      	adds	r0, #1
    c9be:	d0cd      	beq.n	c95c <_malloc_r+0x48>
    c9c0:	6025      	str	r5, [r4, #0]
    c9c2:	e7d9      	b.n	c978 <_malloc_r+0x64>
    c9c4:	bd70      	pop	{r4, r5, r6, pc}
    c9c6:	bf00      	nop
    c9c8:	20000f44 	.word	0x20000f44
    c9cc:	20000f48 	.word	0x20000f48

0000c9d0 <iprintf>:
    c9d0:	b40f      	push	{r0, r1, r2, r3}
    c9d2:	4b0a      	ldr	r3, [pc, #40]	; (c9fc <iprintf+0x2c>)
    c9d4:	b513      	push	{r0, r1, r4, lr}
    c9d6:	681c      	ldr	r4, [r3, #0]
    c9d8:	b124      	cbz	r4, c9e4 <iprintf+0x14>
    c9da:	69a3      	ldr	r3, [r4, #24]
    c9dc:	b913      	cbnz	r3, c9e4 <iprintf+0x14>
    c9de:	4620      	mov	r0, r4
    c9e0:	f000 fb16 	bl	d010 <__sinit>
    c9e4:	ab05      	add	r3, sp, #20
    c9e6:	9a04      	ldr	r2, [sp, #16]
    c9e8:	68a1      	ldr	r1, [r4, #8]
    c9ea:	9301      	str	r3, [sp, #4]
    c9ec:	4620      	mov	r0, r4
    c9ee:	f000 fd77 	bl	d4e0 <_vfiprintf_r>
    c9f2:	b002      	add	sp, #8
    c9f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    c9f8:	b004      	add	sp, #16
    c9fa:	4770      	bx	lr
    c9fc:	20000558 	.word	0x20000558

0000ca00 <_puts_r>:
    ca00:	b570      	push	{r4, r5, r6, lr}
    ca02:	460e      	mov	r6, r1
    ca04:	4605      	mov	r5, r0
    ca06:	b118      	cbz	r0, ca10 <_puts_r+0x10>
    ca08:	6983      	ldr	r3, [r0, #24]
    ca0a:	b90b      	cbnz	r3, ca10 <_puts_r+0x10>
    ca0c:	f000 fb00 	bl	d010 <__sinit>
    ca10:	69ab      	ldr	r3, [r5, #24]
    ca12:	68ac      	ldr	r4, [r5, #8]
    ca14:	b913      	cbnz	r3, ca1c <_puts_r+0x1c>
    ca16:	4628      	mov	r0, r5
    ca18:	f000 fafa 	bl	d010 <__sinit>
    ca1c:	4b23      	ldr	r3, [pc, #140]	; (caac <_puts_r+0xac>)
    ca1e:	429c      	cmp	r4, r3
    ca20:	d117      	bne.n	ca52 <_puts_r+0x52>
    ca22:	686c      	ldr	r4, [r5, #4]
    ca24:	89a3      	ldrh	r3, [r4, #12]
    ca26:	071b      	lsls	r3, r3, #28
    ca28:	d51d      	bpl.n	ca66 <_puts_r+0x66>
    ca2a:	6923      	ldr	r3, [r4, #16]
    ca2c:	b1db      	cbz	r3, ca66 <_puts_r+0x66>
    ca2e:	3e01      	subs	r6, #1
    ca30:	68a3      	ldr	r3, [r4, #8]
    ca32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    ca36:	3b01      	subs	r3, #1
    ca38:	60a3      	str	r3, [r4, #8]
    ca3a:	b9e9      	cbnz	r1, ca78 <_puts_r+0x78>
    ca3c:	2b00      	cmp	r3, #0
    ca3e:	da2e      	bge.n	ca9e <_puts_r+0x9e>
    ca40:	4622      	mov	r2, r4
    ca42:	210a      	movs	r1, #10
    ca44:	4628      	mov	r0, r5
    ca46:	f000 f931 	bl	ccac <__swbuf_r>
    ca4a:	3001      	adds	r0, #1
    ca4c:	d011      	beq.n	ca72 <_puts_r+0x72>
    ca4e:	200a      	movs	r0, #10
    ca50:	bd70      	pop	{r4, r5, r6, pc}
    ca52:	4b17      	ldr	r3, [pc, #92]	; (cab0 <_puts_r+0xb0>)
    ca54:	429c      	cmp	r4, r3
    ca56:	d101      	bne.n	ca5c <_puts_r+0x5c>
    ca58:	68ac      	ldr	r4, [r5, #8]
    ca5a:	e7e3      	b.n	ca24 <_puts_r+0x24>
    ca5c:	4b15      	ldr	r3, [pc, #84]	; (cab4 <_puts_r+0xb4>)
    ca5e:	429c      	cmp	r4, r3
    ca60:	bf08      	it	eq
    ca62:	68ec      	ldreq	r4, [r5, #12]
    ca64:	e7de      	b.n	ca24 <_puts_r+0x24>
    ca66:	4621      	mov	r1, r4
    ca68:	4628      	mov	r0, r5
    ca6a:	f000 f971 	bl	cd50 <__swsetup_r>
    ca6e:	2800      	cmp	r0, #0
    ca70:	d0dd      	beq.n	ca2e <_puts_r+0x2e>
    ca72:	f04f 30ff 	mov.w	r0, #4294967295
    ca76:	bd70      	pop	{r4, r5, r6, pc}
    ca78:	2b00      	cmp	r3, #0
    ca7a:	da04      	bge.n	ca86 <_puts_r+0x86>
    ca7c:	69a2      	ldr	r2, [r4, #24]
    ca7e:	4293      	cmp	r3, r2
    ca80:	db06      	blt.n	ca90 <_puts_r+0x90>
    ca82:	290a      	cmp	r1, #10
    ca84:	d004      	beq.n	ca90 <_puts_r+0x90>
    ca86:	6823      	ldr	r3, [r4, #0]
    ca88:	1c5a      	adds	r2, r3, #1
    ca8a:	6022      	str	r2, [r4, #0]
    ca8c:	7019      	strb	r1, [r3, #0]
    ca8e:	e7cf      	b.n	ca30 <_puts_r+0x30>
    ca90:	4622      	mov	r2, r4
    ca92:	4628      	mov	r0, r5
    ca94:	f000 f90a 	bl	ccac <__swbuf_r>
    ca98:	3001      	adds	r0, #1
    ca9a:	d1c9      	bne.n	ca30 <_puts_r+0x30>
    ca9c:	e7e9      	b.n	ca72 <_puts_r+0x72>
    ca9e:	6823      	ldr	r3, [r4, #0]
    caa0:	200a      	movs	r0, #10
    caa2:	1c5a      	adds	r2, r3, #1
    caa4:	6022      	str	r2, [r4, #0]
    caa6:	7018      	strb	r0, [r3, #0]
    caa8:	bd70      	pop	{r4, r5, r6, pc}
    caaa:	bf00      	nop
    caac:	0000e9f4 	.word	0x0000e9f4
    cab0:	0000ea14 	.word	0x0000ea14
    cab4:	0000e9d4 	.word	0x0000e9d4

0000cab8 <puts>:
    cab8:	4b02      	ldr	r3, [pc, #8]	; (cac4 <puts+0xc>)
    caba:	4601      	mov	r1, r0
    cabc:	6818      	ldr	r0, [r3, #0]
    cabe:	f7ff bf9f 	b.w	ca00 <_puts_r>
    cac2:	bf00      	nop
    cac4:	20000558 	.word	0x20000558

0000cac8 <_sbrk_r>:
    cac8:	b538      	push	{r3, r4, r5, lr}
    caca:	4c06      	ldr	r4, [pc, #24]	; (cae4 <_sbrk_r+0x1c>)
    cacc:	2300      	movs	r3, #0
    cace:	4605      	mov	r5, r0
    cad0:	4608      	mov	r0, r1
    cad2:	6023      	str	r3, [r4, #0]
    cad4:	f7f9 fb18 	bl	6108 <_sbrk>
    cad8:	1c43      	adds	r3, r0, #1
    cada:	d102      	bne.n	cae2 <_sbrk_r+0x1a>
    cadc:	6823      	ldr	r3, [r4, #0]
    cade:	b103      	cbz	r3, cae2 <_sbrk_r+0x1a>
    cae0:	602b      	str	r3, [r5, #0]
    cae2:	bd38      	pop	{r3, r4, r5, pc}
    cae4:	20007de8 	.word	0x20007de8

0000cae8 <setbuf>:
    cae8:	2900      	cmp	r1, #0
    caea:	f44f 6380 	mov.w	r3, #1024	; 0x400
    caee:	bf0c      	ite	eq
    caf0:	2202      	moveq	r2, #2
    caf2:	2200      	movne	r2, #0
    caf4:	f000 b800 	b.w	caf8 <setvbuf>

0000caf8 <setvbuf>:
    caf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    cafc:	461d      	mov	r5, r3
    cafe:	4b51      	ldr	r3, [pc, #324]	; (cc44 <setvbuf+0x14c>)
    cb00:	681e      	ldr	r6, [r3, #0]
    cb02:	4604      	mov	r4, r0
    cb04:	460f      	mov	r7, r1
    cb06:	4690      	mov	r8, r2
    cb08:	b126      	cbz	r6, cb14 <setvbuf+0x1c>
    cb0a:	69b3      	ldr	r3, [r6, #24]
    cb0c:	b913      	cbnz	r3, cb14 <setvbuf+0x1c>
    cb0e:	4630      	mov	r0, r6
    cb10:	f000 fa7e 	bl	d010 <__sinit>
    cb14:	4b4c      	ldr	r3, [pc, #304]	; (cc48 <setvbuf+0x150>)
    cb16:	429c      	cmp	r4, r3
    cb18:	d152      	bne.n	cbc0 <setvbuf+0xc8>
    cb1a:	6874      	ldr	r4, [r6, #4]
    cb1c:	f1b8 0f02 	cmp.w	r8, #2
    cb20:	d006      	beq.n	cb30 <setvbuf+0x38>
    cb22:	f1b8 0f01 	cmp.w	r8, #1
    cb26:	f200 8089 	bhi.w	cc3c <setvbuf+0x144>
    cb2a:	2d00      	cmp	r5, #0
    cb2c:	f2c0 8086 	blt.w	cc3c <setvbuf+0x144>
    cb30:	4621      	mov	r1, r4
    cb32:	4630      	mov	r0, r6
    cb34:	f000 fa02 	bl	cf3c <_fflush_r>
    cb38:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cb3a:	b141      	cbz	r1, cb4e <setvbuf+0x56>
    cb3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    cb40:	4299      	cmp	r1, r3
    cb42:	d002      	beq.n	cb4a <setvbuf+0x52>
    cb44:	4630      	mov	r0, r6
    cb46:	f7ff fe97 	bl	c878 <_free_r>
    cb4a:	2300      	movs	r3, #0
    cb4c:	6363      	str	r3, [r4, #52]	; 0x34
    cb4e:	2300      	movs	r3, #0
    cb50:	61a3      	str	r3, [r4, #24]
    cb52:	6063      	str	r3, [r4, #4]
    cb54:	89a3      	ldrh	r3, [r4, #12]
    cb56:	061b      	lsls	r3, r3, #24
    cb58:	d503      	bpl.n	cb62 <setvbuf+0x6a>
    cb5a:	6921      	ldr	r1, [r4, #16]
    cb5c:	4630      	mov	r0, r6
    cb5e:	f7ff fe8b 	bl	c878 <_free_r>
    cb62:	89a3      	ldrh	r3, [r4, #12]
    cb64:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    cb68:	f023 0303 	bic.w	r3, r3, #3
    cb6c:	f1b8 0f02 	cmp.w	r8, #2
    cb70:	81a3      	strh	r3, [r4, #12]
    cb72:	d05d      	beq.n	cc30 <setvbuf+0x138>
    cb74:	ab01      	add	r3, sp, #4
    cb76:	466a      	mov	r2, sp
    cb78:	4621      	mov	r1, r4
    cb7a:	4630      	mov	r0, r6
    cb7c:	f000 fad2 	bl	d124 <__swhatbuf_r>
    cb80:	89a3      	ldrh	r3, [r4, #12]
    cb82:	4318      	orrs	r0, r3
    cb84:	81a0      	strh	r0, [r4, #12]
    cb86:	bb2d      	cbnz	r5, cbd4 <setvbuf+0xdc>
    cb88:	9d00      	ldr	r5, [sp, #0]
    cb8a:	4628      	mov	r0, r5
    cb8c:	f7ff fe58 	bl	c840 <malloc>
    cb90:	4607      	mov	r7, r0
    cb92:	2800      	cmp	r0, #0
    cb94:	d14e      	bne.n	cc34 <setvbuf+0x13c>
    cb96:	f8dd 9000 	ldr.w	r9, [sp]
    cb9a:	45a9      	cmp	r9, r5
    cb9c:	d13c      	bne.n	cc18 <setvbuf+0x120>
    cb9e:	f04f 30ff 	mov.w	r0, #4294967295
    cba2:	89a3      	ldrh	r3, [r4, #12]
    cba4:	f043 0302 	orr.w	r3, r3, #2
    cba8:	81a3      	strh	r3, [r4, #12]
    cbaa:	2300      	movs	r3, #0
    cbac:	60a3      	str	r3, [r4, #8]
    cbae:	f104 0347 	add.w	r3, r4, #71	; 0x47
    cbb2:	6023      	str	r3, [r4, #0]
    cbb4:	6123      	str	r3, [r4, #16]
    cbb6:	2301      	movs	r3, #1
    cbb8:	6163      	str	r3, [r4, #20]
    cbba:	b003      	add	sp, #12
    cbbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    cbc0:	4b22      	ldr	r3, [pc, #136]	; (cc4c <setvbuf+0x154>)
    cbc2:	429c      	cmp	r4, r3
    cbc4:	d101      	bne.n	cbca <setvbuf+0xd2>
    cbc6:	68b4      	ldr	r4, [r6, #8]
    cbc8:	e7a8      	b.n	cb1c <setvbuf+0x24>
    cbca:	4b21      	ldr	r3, [pc, #132]	; (cc50 <setvbuf+0x158>)
    cbcc:	429c      	cmp	r4, r3
    cbce:	bf08      	it	eq
    cbd0:	68f4      	ldreq	r4, [r6, #12]
    cbd2:	e7a3      	b.n	cb1c <setvbuf+0x24>
    cbd4:	2f00      	cmp	r7, #0
    cbd6:	d0d8      	beq.n	cb8a <setvbuf+0x92>
    cbd8:	69b3      	ldr	r3, [r6, #24]
    cbda:	b913      	cbnz	r3, cbe2 <setvbuf+0xea>
    cbdc:	4630      	mov	r0, r6
    cbde:	f000 fa17 	bl	d010 <__sinit>
    cbe2:	f1b8 0f01 	cmp.w	r8, #1
    cbe6:	bf08      	it	eq
    cbe8:	89a3      	ldrheq	r3, [r4, #12]
    cbea:	6027      	str	r7, [r4, #0]
    cbec:	bf04      	itt	eq
    cbee:	f043 0301 	orreq.w	r3, r3, #1
    cbf2:	81a3      	strheq	r3, [r4, #12]
    cbf4:	89a3      	ldrh	r3, [r4, #12]
    cbf6:	6127      	str	r7, [r4, #16]
    cbf8:	f013 0008 	ands.w	r0, r3, #8
    cbfc:	6165      	str	r5, [r4, #20]
    cbfe:	d01b      	beq.n	cc38 <setvbuf+0x140>
    cc00:	f013 0001 	ands.w	r0, r3, #1
    cc04:	bf18      	it	ne
    cc06:	426d      	negne	r5, r5
    cc08:	f04f 0300 	mov.w	r3, #0
    cc0c:	bf1d      	ittte	ne
    cc0e:	60a3      	strne	r3, [r4, #8]
    cc10:	61a5      	strne	r5, [r4, #24]
    cc12:	4618      	movne	r0, r3
    cc14:	60a5      	streq	r5, [r4, #8]
    cc16:	e7d0      	b.n	cbba <setvbuf+0xc2>
    cc18:	4648      	mov	r0, r9
    cc1a:	f7ff fe11 	bl	c840 <malloc>
    cc1e:	4607      	mov	r7, r0
    cc20:	2800      	cmp	r0, #0
    cc22:	d0bc      	beq.n	cb9e <setvbuf+0xa6>
    cc24:	89a3      	ldrh	r3, [r4, #12]
    cc26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    cc2a:	81a3      	strh	r3, [r4, #12]
    cc2c:	464d      	mov	r5, r9
    cc2e:	e7d3      	b.n	cbd8 <setvbuf+0xe0>
    cc30:	2000      	movs	r0, #0
    cc32:	e7b6      	b.n	cba2 <setvbuf+0xaa>
    cc34:	46a9      	mov	r9, r5
    cc36:	e7f5      	b.n	cc24 <setvbuf+0x12c>
    cc38:	60a0      	str	r0, [r4, #8]
    cc3a:	e7be      	b.n	cbba <setvbuf+0xc2>
    cc3c:	f04f 30ff 	mov.w	r0, #4294967295
    cc40:	e7bb      	b.n	cbba <setvbuf+0xc2>
    cc42:	bf00      	nop
    cc44:	20000558 	.word	0x20000558
    cc48:	0000e9f4 	.word	0x0000e9f4
    cc4c:	0000ea14 	.word	0x0000ea14
    cc50:	0000e9d4 	.word	0x0000e9d4

0000cc54 <siprintf>:
    cc54:	b40e      	push	{r1, r2, r3}
    cc56:	b500      	push	{lr}
    cc58:	b09c      	sub	sp, #112	; 0x70
    cc5a:	f44f 7102 	mov.w	r1, #520	; 0x208
    cc5e:	ab1d      	add	r3, sp, #116	; 0x74
    cc60:	f8ad 1014 	strh.w	r1, [sp, #20]
    cc64:	9002      	str	r0, [sp, #8]
    cc66:	9006      	str	r0, [sp, #24]
    cc68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    cc6c:	480a      	ldr	r0, [pc, #40]	; (cc98 <siprintf+0x44>)
    cc6e:	9104      	str	r1, [sp, #16]
    cc70:	9107      	str	r1, [sp, #28]
    cc72:	f64f 71ff 	movw	r1, #65535	; 0xffff
    cc76:	f853 2b04 	ldr.w	r2, [r3], #4
    cc7a:	f8ad 1016 	strh.w	r1, [sp, #22]
    cc7e:	6800      	ldr	r0, [r0, #0]
    cc80:	9301      	str	r3, [sp, #4]
    cc82:	a902      	add	r1, sp, #8
    cc84:	f000 fb10 	bl	d2a8 <_svfiprintf_r>
    cc88:	9b02      	ldr	r3, [sp, #8]
    cc8a:	2200      	movs	r2, #0
    cc8c:	701a      	strb	r2, [r3, #0]
    cc8e:	b01c      	add	sp, #112	; 0x70
    cc90:	f85d eb04 	ldr.w	lr, [sp], #4
    cc94:	b003      	add	sp, #12
    cc96:	4770      	bx	lr
    cc98:	20000558 	.word	0x20000558

0000cc9c <strlen>:
    cc9c:	4603      	mov	r3, r0
    cc9e:	f813 2b01 	ldrb.w	r2, [r3], #1
    cca2:	2a00      	cmp	r2, #0
    cca4:	d1fb      	bne.n	cc9e <strlen+0x2>
    cca6:	1a18      	subs	r0, r3, r0
    cca8:	3801      	subs	r0, #1
    ccaa:	4770      	bx	lr

0000ccac <__swbuf_r>:
    ccac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ccae:	460e      	mov	r6, r1
    ccb0:	4614      	mov	r4, r2
    ccb2:	4605      	mov	r5, r0
    ccb4:	b118      	cbz	r0, ccbe <__swbuf_r+0x12>
    ccb6:	6983      	ldr	r3, [r0, #24]
    ccb8:	b90b      	cbnz	r3, ccbe <__swbuf_r+0x12>
    ccba:	f000 f9a9 	bl	d010 <__sinit>
    ccbe:	4b21      	ldr	r3, [pc, #132]	; (cd44 <__swbuf_r+0x98>)
    ccc0:	429c      	cmp	r4, r3
    ccc2:	d12a      	bne.n	cd1a <__swbuf_r+0x6e>
    ccc4:	686c      	ldr	r4, [r5, #4]
    ccc6:	69a3      	ldr	r3, [r4, #24]
    ccc8:	60a3      	str	r3, [r4, #8]
    ccca:	89a3      	ldrh	r3, [r4, #12]
    cccc:	071a      	lsls	r2, r3, #28
    ccce:	d52e      	bpl.n	cd2e <__swbuf_r+0x82>
    ccd0:	6923      	ldr	r3, [r4, #16]
    ccd2:	b363      	cbz	r3, cd2e <__swbuf_r+0x82>
    ccd4:	6923      	ldr	r3, [r4, #16]
    ccd6:	6820      	ldr	r0, [r4, #0]
    ccd8:	1ac0      	subs	r0, r0, r3
    ccda:	6963      	ldr	r3, [r4, #20]
    ccdc:	b2f6      	uxtb	r6, r6
    ccde:	4298      	cmp	r0, r3
    cce0:	4637      	mov	r7, r6
    cce2:	db04      	blt.n	ccee <__swbuf_r+0x42>
    cce4:	4621      	mov	r1, r4
    cce6:	4628      	mov	r0, r5
    cce8:	f000 f928 	bl	cf3c <_fflush_r>
    ccec:	bb28      	cbnz	r0, cd3a <__swbuf_r+0x8e>
    ccee:	68a3      	ldr	r3, [r4, #8]
    ccf0:	3b01      	subs	r3, #1
    ccf2:	60a3      	str	r3, [r4, #8]
    ccf4:	6823      	ldr	r3, [r4, #0]
    ccf6:	1c5a      	adds	r2, r3, #1
    ccf8:	6022      	str	r2, [r4, #0]
    ccfa:	701e      	strb	r6, [r3, #0]
    ccfc:	6963      	ldr	r3, [r4, #20]
    ccfe:	3001      	adds	r0, #1
    cd00:	4298      	cmp	r0, r3
    cd02:	d004      	beq.n	cd0e <__swbuf_r+0x62>
    cd04:	89a3      	ldrh	r3, [r4, #12]
    cd06:	07db      	lsls	r3, r3, #31
    cd08:	d519      	bpl.n	cd3e <__swbuf_r+0x92>
    cd0a:	2e0a      	cmp	r6, #10
    cd0c:	d117      	bne.n	cd3e <__swbuf_r+0x92>
    cd0e:	4621      	mov	r1, r4
    cd10:	4628      	mov	r0, r5
    cd12:	f000 f913 	bl	cf3c <_fflush_r>
    cd16:	b190      	cbz	r0, cd3e <__swbuf_r+0x92>
    cd18:	e00f      	b.n	cd3a <__swbuf_r+0x8e>
    cd1a:	4b0b      	ldr	r3, [pc, #44]	; (cd48 <__swbuf_r+0x9c>)
    cd1c:	429c      	cmp	r4, r3
    cd1e:	d101      	bne.n	cd24 <__swbuf_r+0x78>
    cd20:	68ac      	ldr	r4, [r5, #8]
    cd22:	e7d0      	b.n	ccc6 <__swbuf_r+0x1a>
    cd24:	4b09      	ldr	r3, [pc, #36]	; (cd4c <__swbuf_r+0xa0>)
    cd26:	429c      	cmp	r4, r3
    cd28:	bf08      	it	eq
    cd2a:	68ec      	ldreq	r4, [r5, #12]
    cd2c:	e7cb      	b.n	ccc6 <__swbuf_r+0x1a>
    cd2e:	4621      	mov	r1, r4
    cd30:	4628      	mov	r0, r5
    cd32:	f000 f80d 	bl	cd50 <__swsetup_r>
    cd36:	2800      	cmp	r0, #0
    cd38:	d0cc      	beq.n	ccd4 <__swbuf_r+0x28>
    cd3a:	f04f 37ff 	mov.w	r7, #4294967295
    cd3e:	4638      	mov	r0, r7
    cd40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cd42:	bf00      	nop
    cd44:	0000e9f4 	.word	0x0000e9f4
    cd48:	0000ea14 	.word	0x0000ea14
    cd4c:	0000e9d4 	.word	0x0000e9d4

0000cd50 <__swsetup_r>:
    cd50:	4b32      	ldr	r3, [pc, #200]	; (ce1c <__swsetup_r+0xcc>)
    cd52:	b570      	push	{r4, r5, r6, lr}
    cd54:	681d      	ldr	r5, [r3, #0]
    cd56:	4606      	mov	r6, r0
    cd58:	460c      	mov	r4, r1
    cd5a:	b125      	cbz	r5, cd66 <__swsetup_r+0x16>
    cd5c:	69ab      	ldr	r3, [r5, #24]
    cd5e:	b913      	cbnz	r3, cd66 <__swsetup_r+0x16>
    cd60:	4628      	mov	r0, r5
    cd62:	f000 f955 	bl	d010 <__sinit>
    cd66:	4b2e      	ldr	r3, [pc, #184]	; (ce20 <__swsetup_r+0xd0>)
    cd68:	429c      	cmp	r4, r3
    cd6a:	d10f      	bne.n	cd8c <__swsetup_r+0x3c>
    cd6c:	686c      	ldr	r4, [r5, #4]
    cd6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    cd72:	b29a      	uxth	r2, r3
    cd74:	0715      	lsls	r5, r2, #28
    cd76:	d42c      	bmi.n	cdd2 <__swsetup_r+0x82>
    cd78:	06d0      	lsls	r0, r2, #27
    cd7a:	d411      	bmi.n	cda0 <__swsetup_r+0x50>
    cd7c:	2209      	movs	r2, #9
    cd7e:	6032      	str	r2, [r6, #0]
    cd80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cd84:	81a3      	strh	r3, [r4, #12]
    cd86:	f04f 30ff 	mov.w	r0, #4294967295
    cd8a:	bd70      	pop	{r4, r5, r6, pc}
    cd8c:	4b25      	ldr	r3, [pc, #148]	; (ce24 <__swsetup_r+0xd4>)
    cd8e:	429c      	cmp	r4, r3
    cd90:	d101      	bne.n	cd96 <__swsetup_r+0x46>
    cd92:	68ac      	ldr	r4, [r5, #8]
    cd94:	e7eb      	b.n	cd6e <__swsetup_r+0x1e>
    cd96:	4b24      	ldr	r3, [pc, #144]	; (ce28 <__swsetup_r+0xd8>)
    cd98:	429c      	cmp	r4, r3
    cd9a:	bf08      	it	eq
    cd9c:	68ec      	ldreq	r4, [r5, #12]
    cd9e:	e7e6      	b.n	cd6e <__swsetup_r+0x1e>
    cda0:	0751      	lsls	r1, r2, #29
    cda2:	d512      	bpl.n	cdca <__swsetup_r+0x7a>
    cda4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cda6:	b141      	cbz	r1, cdba <__swsetup_r+0x6a>
    cda8:	f104 0344 	add.w	r3, r4, #68	; 0x44
    cdac:	4299      	cmp	r1, r3
    cdae:	d002      	beq.n	cdb6 <__swsetup_r+0x66>
    cdb0:	4630      	mov	r0, r6
    cdb2:	f7ff fd61 	bl	c878 <_free_r>
    cdb6:	2300      	movs	r3, #0
    cdb8:	6363      	str	r3, [r4, #52]	; 0x34
    cdba:	89a3      	ldrh	r3, [r4, #12]
    cdbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    cdc0:	81a3      	strh	r3, [r4, #12]
    cdc2:	2300      	movs	r3, #0
    cdc4:	6063      	str	r3, [r4, #4]
    cdc6:	6923      	ldr	r3, [r4, #16]
    cdc8:	6023      	str	r3, [r4, #0]
    cdca:	89a3      	ldrh	r3, [r4, #12]
    cdcc:	f043 0308 	orr.w	r3, r3, #8
    cdd0:	81a3      	strh	r3, [r4, #12]
    cdd2:	6923      	ldr	r3, [r4, #16]
    cdd4:	b94b      	cbnz	r3, cdea <__swsetup_r+0x9a>
    cdd6:	89a3      	ldrh	r3, [r4, #12]
    cdd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
    cddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    cde0:	d003      	beq.n	cdea <__swsetup_r+0x9a>
    cde2:	4621      	mov	r1, r4
    cde4:	4630      	mov	r0, r6
    cde6:	f000 f9c1 	bl	d16c <__smakebuf_r>
    cdea:	89a2      	ldrh	r2, [r4, #12]
    cdec:	f012 0301 	ands.w	r3, r2, #1
    cdf0:	d00c      	beq.n	ce0c <__swsetup_r+0xbc>
    cdf2:	2300      	movs	r3, #0
    cdf4:	60a3      	str	r3, [r4, #8]
    cdf6:	6963      	ldr	r3, [r4, #20]
    cdf8:	425b      	negs	r3, r3
    cdfa:	61a3      	str	r3, [r4, #24]
    cdfc:	6923      	ldr	r3, [r4, #16]
    cdfe:	b953      	cbnz	r3, ce16 <__swsetup_r+0xc6>
    ce00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    ce04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
    ce08:	d1ba      	bne.n	cd80 <__swsetup_r+0x30>
    ce0a:	bd70      	pop	{r4, r5, r6, pc}
    ce0c:	0792      	lsls	r2, r2, #30
    ce0e:	bf58      	it	pl
    ce10:	6963      	ldrpl	r3, [r4, #20]
    ce12:	60a3      	str	r3, [r4, #8]
    ce14:	e7f2      	b.n	cdfc <__swsetup_r+0xac>
    ce16:	2000      	movs	r0, #0
    ce18:	e7f7      	b.n	ce0a <__swsetup_r+0xba>
    ce1a:	bf00      	nop
    ce1c:	20000558 	.word	0x20000558
    ce20:	0000e9f4 	.word	0x0000e9f4
    ce24:	0000ea14 	.word	0x0000ea14
    ce28:	0000e9d4 	.word	0x0000e9d4

0000ce2c <__sflush_r>:
    ce2c:	898a      	ldrh	r2, [r1, #12]
    ce2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ce32:	4605      	mov	r5, r0
    ce34:	0710      	lsls	r0, r2, #28
    ce36:	460c      	mov	r4, r1
    ce38:	d45a      	bmi.n	cef0 <__sflush_r+0xc4>
    ce3a:	684b      	ldr	r3, [r1, #4]
    ce3c:	2b00      	cmp	r3, #0
    ce3e:	dc05      	bgt.n	ce4c <__sflush_r+0x20>
    ce40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    ce42:	2b00      	cmp	r3, #0
    ce44:	dc02      	bgt.n	ce4c <__sflush_r+0x20>
    ce46:	2000      	movs	r0, #0
    ce48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ce4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    ce4e:	2e00      	cmp	r6, #0
    ce50:	d0f9      	beq.n	ce46 <__sflush_r+0x1a>
    ce52:	2300      	movs	r3, #0
    ce54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    ce58:	682f      	ldr	r7, [r5, #0]
    ce5a:	602b      	str	r3, [r5, #0]
    ce5c:	d033      	beq.n	cec6 <__sflush_r+0x9a>
    ce5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    ce60:	89a3      	ldrh	r3, [r4, #12]
    ce62:	075a      	lsls	r2, r3, #29
    ce64:	d505      	bpl.n	ce72 <__sflush_r+0x46>
    ce66:	6863      	ldr	r3, [r4, #4]
    ce68:	1ac0      	subs	r0, r0, r3
    ce6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ce6c:	b10b      	cbz	r3, ce72 <__sflush_r+0x46>
    ce6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    ce70:	1ac0      	subs	r0, r0, r3
    ce72:	2300      	movs	r3, #0
    ce74:	4602      	mov	r2, r0
    ce76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    ce78:	6a21      	ldr	r1, [r4, #32]
    ce7a:	4628      	mov	r0, r5
    ce7c:	47b0      	blx	r6
    ce7e:	1c43      	adds	r3, r0, #1
    ce80:	89a3      	ldrh	r3, [r4, #12]
    ce82:	d106      	bne.n	ce92 <__sflush_r+0x66>
    ce84:	6829      	ldr	r1, [r5, #0]
    ce86:	291d      	cmp	r1, #29
    ce88:	d84b      	bhi.n	cf22 <__sflush_r+0xf6>
    ce8a:	4a2b      	ldr	r2, [pc, #172]	; (cf38 <__sflush_r+0x10c>)
    ce8c:	40ca      	lsrs	r2, r1
    ce8e:	07d6      	lsls	r6, r2, #31
    ce90:	d547      	bpl.n	cf22 <__sflush_r+0xf6>
    ce92:	2200      	movs	r2, #0
    ce94:	6062      	str	r2, [r4, #4]
    ce96:	04d9      	lsls	r1, r3, #19
    ce98:	6922      	ldr	r2, [r4, #16]
    ce9a:	6022      	str	r2, [r4, #0]
    ce9c:	d504      	bpl.n	cea8 <__sflush_r+0x7c>
    ce9e:	1c42      	adds	r2, r0, #1
    cea0:	d101      	bne.n	cea6 <__sflush_r+0x7a>
    cea2:	682b      	ldr	r3, [r5, #0]
    cea4:	b903      	cbnz	r3, cea8 <__sflush_r+0x7c>
    cea6:	6560      	str	r0, [r4, #84]	; 0x54
    cea8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ceaa:	602f      	str	r7, [r5, #0]
    ceac:	2900      	cmp	r1, #0
    ceae:	d0ca      	beq.n	ce46 <__sflush_r+0x1a>
    ceb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    ceb4:	4299      	cmp	r1, r3
    ceb6:	d002      	beq.n	cebe <__sflush_r+0x92>
    ceb8:	4628      	mov	r0, r5
    ceba:	f7ff fcdd 	bl	c878 <_free_r>
    cebe:	2000      	movs	r0, #0
    cec0:	6360      	str	r0, [r4, #52]	; 0x34
    cec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cec6:	6a21      	ldr	r1, [r4, #32]
    cec8:	2301      	movs	r3, #1
    ceca:	4628      	mov	r0, r5
    cecc:	47b0      	blx	r6
    cece:	1c41      	adds	r1, r0, #1
    ced0:	d1c6      	bne.n	ce60 <__sflush_r+0x34>
    ced2:	682b      	ldr	r3, [r5, #0]
    ced4:	2b00      	cmp	r3, #0
    ced6:	d0c3      	beq.n	ce60 <__sflush_r+0x34>
    ced8:	2b1d      	cmp	r3, #29
    ceda:	d001      	beq.n	cee0 <__sflush_r+0xb4>
    cedc:	2b16      	cmp	r3, #22
    cede:	d101      	bne.n	cee4 <__sflush_r+0xb8>
    cee0:	602f      	str	r7, [r5, #0]
    cee2:	e7b0      	b.n	ce46 <__sflush_r+0x1a>
    cee4:	89a3      	ldrh	r3, [r4, #12]
    cee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ceea:	81a3      	strh	r3, [r4, #12]
    ceec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cef0:	690f      	ldr	r7, [r1, #16]
    cef2:	2f00      	cmp	r7, #0
    cef4:	d0a7      	beq.n	ce46 <__sflush_r+0x1a>
    cef6:	0793      	lsls	r3, r2, #30
    cef8:	680e      	ldr	r6, [r1, #0]
    cefa:	bf08      	it	eq
    cefc:	694b      	ldreq	r3, [r1, #20]
    cefe:	600f      	str	r7, [r1, #0]
    cf00:	bf18      	it	ne
    cf02:	2300      	movne	r3, #0
    cf04:	eba6 0807 	sub.w	r8, r6, r7
    cf08:	608b      	str	r3, [r1, #8]
    cf0a:	f1b8 0f00 	cmp.w	r8, #0
    cf0e:	dd9a      	ble.n	ce46 <__sflush_r+0x1a>
    cf10:	4643      	mov	r3, r8
    cf12:	463a      	mov	r2, r7
    cf14:	6a21      	ldr	r1, [r4, #32]
    cf16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    cf18:	4628      	mov	r0, r5
    cf1a:	47b0      	blx	r6
    cf1c:	2800      	cmp	r0, #0
    cf1e:	dc07      	bgt.n	cf30 <__sflush_r+0x104>
    cf20:	89a3      	ldrh	r3, [r4, #12]
    cf22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cf26:	81a3      	strh	r3, [r4, #12]
    cf28:	f04f 30ff 	mov.w	r0, #4294967295
    cf2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cf30:	4407      	add	r7, r0
    cf32:	eba8 0800 	sub.w	r8, r8, r0
    cf36:	e7e8      	b.n	cf0a <__sflush_r+0xde>
    cf38:	20400001 	.word	0x20400001

0000cf3c <_fflush_r>:
    cf3c:	b538      	push	{r3, r4, r5, lr}
    cf3e:	690b      	ldr	r3, [r1, #16]
    cf40:	4605      	mov	r5, r0
    cf42:	460c      	mov	r4, r1
    cf44:	b1db      	cbz	r3, cf7e <_fflush_r+0x42>
    cf46:	b118      	cbz	r0, cf50 <_fflush_r+0x14>
    cf48:	6983      	ldr	r3, [r0, #24]
    cf4a:	b90b      	cbnz	r3, cf50 <_fflush_r+0x14>
    cf4c:	f000 f860 	bl	d010 <__sinit>
    cf50:	4b0c      	ldr	r3, [pc, #48]	; (cf84 <_fflush_r+0x48>)
    cf52:	429c      	cmp	r4, r3
    cf54:	d109      	bne.n	cf6a <_fflush_r+0x2e>
    cf56:	686c      	ldr	r4, [r5, #4]
    cf58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    cf5c:	b17b      	cbz	r3, cf7e <_fflush_r+0x42>
    cf5e:	4621      	mov	r1, r4
    cf60:	4628      	mov	r0, r5
    cf62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    cf66:	f7ff bf61 	b.w	ce2c <__sflush_r>
    cf6a:	4b07      	ldr	r3, [pc, #28]	; (cf88 <_fflush_r+0x4c>)
    cf6c:	429c      	cmp	r4, r3
    cf6e:	d101      	bne.n	cf74 <_fflush_r+0x38>
    cf70:	68ac      	ldr	r4, [r5, #8]
    cf72:	e7f1      	b.n	cf58 <_fflush_r+0x1c>
    cf74:	4b05      	ldr	r3, [pc, #20]	; (cf8c <_fflush_r+0x50>)
    cf76:	429c      	cmp	r4, r3
    cf78:	bf08      	it	eq
    cf7a:	68ec      	ldreq	r4, [r5, #12]
    cf7c:	e7ec      	b.n	cf58 <_fflush_r+0x1c>
    cf7e:	2000      	movs	r0, #0
    cf80:	bd38      	pop	{r3, r4, r5, pc}
    cf82:	bf00      	nop
    cf84:	0000e9f4 	.word	0x0000e9f4
    cf88:	0000ea14 	.word	0x0000ea14
    cf8c:	0000e9d4 	.word	0x0000e9d4

0000cf90 <_cleanup_r>:
    cf90:	4901      	ldr	r1, [pc, #4]	; (cf98 <_cleanup_r+0x8>)
    cf92:	f000 b8a9 	b.w	d0e8 <_fwalk_reent>
    cf96:	bf00      	nop
    cf98:	0000cf3d 	.word	0x0000cf3d

0000cf9c <std.isra.0>:
    cf9c:	2300      	movs	r3, #0
    cf9e:	b510      	push	{r4, lr}
    cfa0:	4604      	mov	r4, r0
    cfa2:	6003      	str	r3, [r0, #0]
    cfa4:	6043      	str	r3, [r0, #4]
    cfa6:	6083      	str	r3, [r0, #8]
    cfa8:	8181      	strh	r1, [r0, #12]
    cfaa:	6643      	str	r3, [r0, #100]	; 0x64
    cfac:	81c2      	strh	r2, [r0, #14]
    cfae:	6103      	str	r3, [r0, #16]
    cfb0:	6143      	str	r3, [r0, #20]
    cfb2:	6183      	str	r3, [r0, #24]
    cfb4:	4619      	mov	r1, r3
    cfb6:	2208      	movs	r2, #8
    cfb8:	305c      	adds	r0, #92	; 0x5c
    cfba:	f7ff fc54 	bl	c866 <memset>
    cfbe:	4b05      	ldr	r3, [pc, #20]	; (cfd4 <std.isra.0+0x38>)
    cfc0:	6263      	str	r3, [r4, #36]	; 0x24
    cfc2:	4b05      	ldr	r3, [pc, #20]	; (cfd8 <std.isra.0+0x3c>)
    cfc4:	62a3      	str	r3, [r4, #40]	; 0x28
    cfc6:	4b05      	ldr	r3, [pc, #20]	; (cfdc <std.isra.0+0x40>)
    cfc8:	62e3      	str	r3, [r4, #44]	; 0x2c
    cfca:	4b05      	ldr	r3, [pc, #20]	; (cfe0 <std.isra.0+0x44>)
    cfcc:	6224      	str	r4, [r4, #32]
    cfce:	6323      	str	r3, [r4, #48]	; 0x30
    cfd0:	bd10      	pop	{r4, pc}
    cfd2:	bf00      	nop
    cfd4:	0000da39 	.word	0x0000da39
    cfd8:	0000da5b 	.word	0x0000da5b
    cfdc:	0000da93 	.word	0x0000da93
    cfe0:	0000dab7 	.word	0x0000dab7

0000cfe4 <__sfmoreglue>:
    cfe4:	b570      	push	{r4, r5, r6, lr}
    cfe6:	1e4a      	subs	r2, r1, #1
    cfe8:	2568      	movs	r5, #104	; 0x68
    cfea:	4355      	muls	r5, r2
    cfec:	460e      	mov	r6, r1
    cfee:	f105 0174 	add.w	r1, r5, #116	; 0x74
    cff2:	f7ff fc8f 	bl	c914 <_malloc_r>
    cff6:	4604      	mov	r4, r0
    cff8:	b140      	cbz	r0, d00c <__sfmoreglue+0x28>
    cffa:	2100      	movs	r1, #0
    cffc:	e880 0042 	stmia.w	r0, {r1, r6}
    d000:	300c      	adds	r0, #12
    d002:	60a0      	str	r0, [r4, #8]
    d004:	f105 0268 	add.w	r2, r5, #104	; 0x68
    d008:	f7ff fc2d 	bl	c866 <memset>
    d00c:	4620      	mov	r0, r4
    d00e:	bd70      	pop	{r4, r5, r6, pc}

0000d010 <__sinit>:
    d010:	6983      	ldr	r3, [r0, #24]
    d012:	b510      	push	{r4, lr}
    d014:	4604      	mov	r4, r0
    d016:	bb33      	cbnz	r3, d066 <__sinit+0x56>
    d018:	6483      	str	r3, [r0, #72]	; 0x48
    d01a:	64c3      	str	r3, [r0, #76]	; 0x4c
    d01c:	6503      	str	r3, [r0, #80]	; 0x50
    d01e:	4b12      	ldr	r3, [pc, #72]	; (d068 <__sinit+0x58>)
    d020:	4a12      	ldr	r2, [pc, #72]	; (d06c <__sinit+0x5c>)
    d022:	681b      	ldr	r3, [r3, #0]
    d024:	6282      	str	r2, [r0, #40]	; 0x28
    d026:	4298      	cmp	r0, r3
    d028:	bf04      	itt	eq
    d02a:	2301      	moveq	r3, #1
    d02c:	6183      	streq	r3, [r0, #24]
    d02e:	f000 f81f 	bl	d070 <__sfp>
    d032:	6060      	str	r0, [r4, #4]
    d034:	4620      	mov	r0, r4
    d036:	f000 f81b 	bl	d070 <__sfp>
    d03a:	60a0      	str	r0, [r4, #8]
    d03c:	4620      	mov	r0, r4
    d03e:	f000 f817 	bl	d070 <__sfp>
    d042:	2200      	movs	r2, #0
    d044:	60e0      	str	r0, [r4, #12]
    d046:	2104      	movs	r1, #4
    d048:	6860      	ldr	r0, [r4, #4]
    d04a:	f7ff ffa7 	bl	cf9c <std.isra.0>
    d04e:	2201      	movs	r2, #1
    d050:	2109      	movs	r1, #9
    d052:	68a0      	ldr	r0, [r4, #8]
    d054:	f7ff ffa2 	bl	cf9c <std.isra.0>
    d058:	2202      	movs	r2, #2
    d05a:	2112      	movs	r1, #18
    d05c:	68e0      	ldr	r0, [r4, #12]
    d05e:	f7ff ff9d 	bl	cf9c <std.isra.0>
    d062:	2301      	movs	r3, #1
    d064:	61a3      	str	r3, [r4, #24]
    d066:	bd10      	pop	{r4, pc}
    d068:	0000e9d0 	.word	0x0000e9d0
    d06c:	0000cf91 	.word	0x0000cf91

0000d070 <__sfp>:
    d070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d072:	4b1c      	ldr	r3, [pc, #112]	; (d0e4 <__sfp+0x74>)
    d074:	681e      	ldr	r6, [r3, #0]
    d076:	69b3      	ldr	r3, [r6, #24]
    d078:	4607      	mov	r7, r0
    d07a:	b913      	cbnz	r3, d082 <__sfp+0x12>
    d07c:	4630      	mov	r0, r6
    d07e:	f7ff ffc7 	bl	d010 <__sinit>
    d082:	3648      	adds	r6, #72	; 0x48
    d084:	68b4      	ldr	r4, [r6, #8]
    d086:	6873      	ldr	r3, [r6, #4]
    d088:	3b01      	subs	r3, #1
    d08a:	d503      	bpl.n	d094 <__sfp+0x24>
    d08c:	6833      	ldr	r3, [r6, #0]
    d08e:	b133      	cbz	r3, d09e <__sfp+0x2e>
    d090:	6836      	ldr	r6, [r6, #0]
    d092:	e7f7      	b.n	d084 <__sfp+0x14>
    d094:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    d098:	b16d      	cbz	r5, d0b6 <__sfp+0x46>
    d09a:	3468      	adds	r4, #104	; 0x68
    d09c:	e7f4      	b.n	d088 <__sfp+0x18>
    d09e:	2104      	movs	r1, #4
    d0a0:	4638      	mov	r0, r7
    d0a2:	f7ff ff9f 	bl	cfe4 <__sfmoreglue>
    d0a6:	6030      	str	r0, [r6, #0]
    d0a8:	2800      	cmp	r0, #0
    d0aa:	d1f1      	bne.n	d090 <__sfp+0x20>
    d0ac:	230c      	movs	r3, #12
    d0ae:	603b      	str	r3, [r7, #0]
    d0b0:	4604      	mov	r4, r0
    d0b2:	4620      	mov	r0, r4
    d0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d0b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    d0ba:	81e3      	strh	r3, [r4, #14]
    d0bc:	2301      	movs	r3, #1
    d0be:	81a3      	strh	r3, [r4, #12]
    d0c0:	6665      	str	r5, [r4, #100]	; 0x64
    d0c2:	6025      	str	r5, [r4, #0]
    d0c4:	60a5      	str	r5, [r4, #8]
    d0c6:	6065      	str	r5, [r4, #4]
    d0c8:	6125      	str	r5, [r4, #16]
    d0ca:	6165      	str	r5, [r4, #20]
    d0cc:	61a5      	str	r5, [r4, #24]
    d0ce:	2208      	movs	r2, #8
    d0d0:	4629      	mov	r1, r5
    d0d2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d0d6:	f7ff fbc6 	bl	c866 <memset>
    d0da:	6365      	str	r5, [r4, #52]	; 0x34
    d0dc:	63a5      	str	r5, [r4, #56]	; 0x38
    d0de:	64a5      	str	r5, [r4, #72]	; 0x48
    d0e0:	64e5      	str	r5, [r4, #76]	; 0x4c
    d0e2:	e7e6      	b.n	d0b2 <__sfp+0x42>
    d0e4:	0000e9d0 	.word	0x0000e9d0

0000d0e8 <_fwalk_reent>:
    d0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d0ec:	4680      	mov	r8, r0
    d0ee:	4689      	mov	r9, r1
    d0f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
    d0f4:	2600      	movs	r6, #0
    d0f6:	b914      	cbnz	r4, d0fe <_fwalk_reent+0x16>
    d0f8:	4630      	mov	r0, r6
    d0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d0fe:	68a5      	ldr	r5, [r4, #8]
    d100:	6867      	ldr	r7, [r4, #4]
    d102:	3f01      	subs	r7, #1
    d104:	d501      	bpl.n	d10a <_fwalk_reent+0x22>
    d106:	6824      	ldr	r4, [r4, #0]
    d108:	e7f5      	b.n	d0f6 <_fwalk_reent+0xe>
    d10a:	89ab      	ldrh	r3, [r5, #12]
    d10c:	2b01      	cmp	r3, #1
    d10e:	d907      	bls.n	d120 <_fwalk_reent+0x38>
    d110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    d114:	3301      	adds	r3, #1
    d116:	d003      	beq.n	d120 <_fwalk_reent+0x38>
    d118:	4629      	mov	r1, r5
    d11a:	4640      	mov	r0, r8
    d11c:	47c8      	blx	r9
    d11e:	4306      	orrs	r6, r0
    d120:	3568      	adds	r5, #104	; 0x68
    d122:	e7ee      	b.n	d102 <_fwalk_reent+0x1a>

0000d124 <__swhatbuf_r>:
    d124:	b570      	push	{r4, r5, r6, lr}
    d126:	460e      	mov	r6, r1
    d128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    d12c:	2900      	cmp	r1, #0
    d12e:	b090      	sub	sp, #64	; 0x40
    d130:	4614      	mov	r4, r2
    d132:	461d      	mov	r5, r3
    d134:	da07      	bge.n	d146 <__swhatbuf_r+0x22>
    d136:	2300      	movs	r3, #0
    d138:	602b      	str	r3, [r5, #0]
    d13a:	89b3      	ldrh	r3, [r6, #12]
    d13c:	061a      	lsls	r2, r3, #24
    d13e:	d410      	bmi.n	d162 <__swhatbuf_r+0x3e>
    d140:	f44f 6380 	mov.w	r3, #1024	; 0x400
    d144:	e00e      	b.n	d164 <__swhatbuf_r+0x40>
    d146:	aa01      	add	r2, sp, #4
    d148:	f000 fcdc 	bl	db04 <_fstat_r>
    d14c:	2800      	cmp	r0, #0
    d14e:	dbf2      	blt.n	d136 <__swhatbuf_r+0x12>
    d150:	9a02      	ldr	r2, [sp, #8]
    d152:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    d156:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    d15a:	425a      	negs	r2, r3
    d15c:	415a      	adcs	r2, r3
    d15e:	602a      	str	r2, [r5, #0]
    d160:	e7ee      	b.n	d140 <__swhatbuf_r+0x1c>
    d162:	2340      	movs	r3, #64	; 0x40
    d164:	2000      	movs	r0, #0
    d166:	6023      	str	r3, [r4, #0]
    d168:	b010      	add	sp, #64	; 0x40
    d16a:	bd70      	pop	{r4, r5, r6, pc}

0000d16c <__smakebuf_r>:
    d16c:	898b      	ldrh	r3, [r1, #12]
    d16e:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d170:	079d      	lsls	r5, r3, #30
    d172:	4606      	mov	r6, r0
    d174:	460c      	mov	r4, r1
    d176:	d507      	bpl.n	d188 <__smakebuf_r+0x1c>
    d178:	f104 0347 	add.w	r3, r4, #71	; 0x47
    d17c:	6023      	str	r3, [r4, #0]
    d17e:	6123      	str	r3, [r4, #16]
    d180:	2301      	movs	r3, #1
    d182:	6163      	str	r3, [r4, #20]
    d184:	b002      	add	sp, #8
    d186:	bd70      	pop	{r4, r5, r6, pc}
    d188:	ab01      	add	r3, sp, #4
    d18a:	466a      	mov	r2, sp
    d18c:	f7ff ffca 	bl	d124 <__swhatbuf_r>
    d190:	9900      	ldr	r1, [sp, #0]
    d192:	4605      	mov	r5, r0
    d194:	4630      	mov	r0, r6
    d196:	f7ff fbbd 	bl	c914 <_malloc_r>
    d19a:	b948      	cbnz	r0, d1b0 <__smakebuf_r+0x44>
    d19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d1a0:	059a      	lsls	r2, r3, #22
    d1a2:	d4ef      	bmi.n	d184 <__smakebuf_r+0x18>
    d1a4:	f023 0303 	bic.w	r3, r3, #3
    d1a8:	f043 0302 	orr.w	r3, r3, #2
    d1ac:	81a3      	strh	r3, [r4, #12]
    d1ae:	e7e3      	b.n	d178 <__smakebuf_r+0xc>
    d1b0:	4b0d      	ldr	r3, [pc, #52]	; (d1e8 <__smakebuf_r+0x7c>)
    d1b2:	62b3      	str	r3, [r6, #40]	; 0x28
    d1b4:	89a3      	ldrh	r3, [r4, #12]
    d1b6:	6020      	str	r0, [r4, #0]
    d1b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d1bc:	81a3      	strh	r3, [r4, #12]
    d1be:	9b00      	ldr	r3, [sp, #0]
    d1c0:	6163      	str	r3, [r4, #20]
    d1c2:	9b01      	ldr	r3, [sp, #4]
    d1c4:	6120      	str	r0, [r4, #16]
    d1c6:	b15b      	cbz	r3, d1e0 <__smakebuf_r+0x74>
    d1c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    d1cc:	4630      	mov	r0, r6
    d1ce:	f000 fcab 	bl	db28 <_isatty_r>
    d1d2:	b128      	cbz	r0, d1e0 <__smakebuf_r+0x74>
    d1d4:	89a3      	ldrh	r3, [r4, #12]
    d1d6:	f023 0303 	bic.w	r3, r3, #3
    d1da:	f043 0301 	orr.w	r3, r3, #1
    d1de:	81a3      	strh	r3, [r4, #12]
    d1e0:	89a3      	ldrh	r3, [r4, #12]
    d1e2:	431d      	orrs	r5, r3
    d1e4:	81a5      	strh	r5, [r4, #12]
    d1e6:	e7cd      	b.n	d184 <__smakebuf_r+0x18>
    d1e8:	0000cf91 	.word	0x0000cf91

0000d1ec <__malloc_lock>:
    d1ec:	4770      	bx	lr

0000d1ee <__malloc_unlock>:
    d1ee:	4770      	bx	lr

0000d1f0 <__ssputs_r>:
    d1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d1f4:	688e      	ldr	r6, [r1, #8]
    d1f6:	429e      	cmp	r6, r3
    d1f8:	4682      	mov	sl, r0
    d1fa:	460c      	mov	r4, r1
    d1fc:	4691      	mov	r9, r2
    d1fe:	4698      	mov	r8, r3
    d200:	d835      	bhi.n	d26e <__ssputs_r+0x7e>
    d202:	898a      	ldrh	r2, [r1, #12]
    d204:	f412 6f90 	tst.w	r2, #1152	; 0x480
    d208:	d031      	beq.n	d26e <__ssputs_r+0x7e>
    d20a:	6825      	ldr	r5, [r4, #0]
    d20c:	6909      	ldr	r1, [r1, #16]
    d20e:	1a6f      	subs	r7, r5, r1
    d210:	6965      	ldr	r5, [r4, #20]
    d212:	2302      	movs	r3, #2
    d214:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    d218:	fb95 f5f3 	sdiv	r5, r5, r3
    d21c:	f108 0301 	add.w	r3, r8, #1
    d220:	443b      	add	r3, r7
    d222:	429d      	cmp	r5, r3
    d224:	bf38      	it	cc
    d226:	461d      	movcc	r5, r3
    d228:	0553      	lsls	r3, r2, #21
    d22a:	d531      	bpl.n	d290 <__ssputs_r+0xa0>
    d22c:	4629      	mov	r1, r5
    d22e:	f7ff fb71 	bl	c914 <_malloc_r>
    d232:	4606      	mov	r6, r0
    d234:	b950      	cbnz	r0, d24c <__ssputs_r+0x5c>
    d236:	230c      	movs	r3, #12
    d238:	f8ca 3000 	str.w	r3, [sl]
    d23c:	89a3      	ldrh	r3, [r4, #12]
    d23e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d242:	81a3      	strh	r3, [r4, #12]
    d244:	f04f 30ff 	mov.w	r0, #4294967295
    d248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d24c:	463a      	mov	r2, r7
    d24e:	6921      	ldr	r1, [r4, #16]
    d250:	f7ff fafe 	bl	c850 <memcpy>
    d254:	89a3      	ldrh	r3, [r4, #12]
    d256:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    d25a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d25e:	81a3      	strh	r3, [r4, #12]
    d260:	6126      	str	r6, [r4, #16]
    d262:	6165      	str	r5, [r4, #20]
    d264:	443e      	add	r6, r7
    d266:	1bed      	subs	r5, r5, r7
    d268:	6026      	str	r6, [r4, #0]
    d26a:	60a5      	str	r5, [r4, #8]
    d26c:	4646      	mov	r6, r8
    d26e:	4546      	cmp	r6, r8
    d270:	bf28      	it	cs
    d272:	4646      	movcs	r6, r8
    d274:	4632      	mov	r2, r6
    d276:	4649      	mov	r1, r9
    d278:	6820      	ldr	r0, [r4, #0]
    d27a:	f000 fcc9 	bl	dc10 <memmove>
    d27e:	68a3      	ldr	r3, [r4, #8]
    d280:	1b9b      	subs	r3, r3, r6
    d282:	60a3      	str	r3, [r4, #8]
    d284:	6823      	ldr	r3, [r4, #0]
    d286:	441e      	add	r6, r3
    d288:	6026      	str	r6, [r4, #0]
    d28a:	2000      	movs	r0, #0
    d28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d290:	462a      	mov	r2, r5
    d292:	f000 fcd7 	bl	dc44 <_realloc_r>
    d296:	4606      	mov	r6, r0
    d298:	2800      	cmp	r0, #0
    d29a:	d1e1      	bne.n	d260 <__ssputs_r+0x70>
    d29c:	6921      	ldr	r1, [r4, #16]
    d29e:	4650      	mov	r0, sl
    d2a0:	f7ff faea 	bl	c878 <_free_r>
    d2a4:	e7c7      	b.n	d236 <__ssputs_r+0x46>
	...

0000d2a8 <_svfiprintf_r>:
    d2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2ac:	b09d      	sub	sp, #116	; 0x74
    d2ae:	4680      	mov	r8, r0
    d2b0:	9303      	str	r3, [sp, #12]
    d2b2:	898b      	ldrh	r3, [r1, #12]
    d2b4:	061c      	lsls	r4, r3, #24
    d2b6:	460d      	mov	r5, r1
    d2b8:	4616      	mov	r6, r2
    d2ba:	d50f      	bpl.n	d2dc <_svfiprintf_r+0x34>
    d2bc:	690b      	ldr	r3, [r1, #16]
    d2be:	b96b      	cbnz	r3, d2dc <_svfiprintf_r+0x34>
    d2c0:	2140      	movs	r1, #64	; 0x40
    d2c2:	f7ff fb27 	bl	c914 <_malloc_r>
    d2c6:	6028      	str	r0, [r5, #0]
    d2c8:	6128      	str	r0, [r5, #16]
    d2ca:	b928      	cbnz	r0, d2d8 <_svfiprintf_r+0x30>
    d2cc:	230c      	movs	r3, #12
    d2ce:	f8c8 3000 	str.w	r3, [r8]
    d2d2:	f04f 30ff 	mov.w	r0, #4294967295
    d2d6:	e0c5      	b.n	d464 <_svfiprintf_r+0x1bc>
    d2d8:	2340      	movs	r3, #64	; 0x40
    d2da:	616b      	str	r3, [r5, #20]
    d2dc:	2300      	movs	r3, #0
    d2de:	9309      	str	r3, [sp, #36]	; 0x24
    d2e0:	2320      	movs	r3, #32
    d2e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    d2e6:	2330      	movs	r3, #48	; 0x30
    d2e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    d2ec:	f04f 0b01 	mov.w	fp, #1
    d2f0:	4637      	mov	r7, r6
    d2f2:	463c      	mov	r4, r7
    d2f4:	f814 3b01 	ldrb.w	r3, [r4], #1
    d2f8:	2b00      	cmp	r3, #0
    d2fa:	d13c      	bne.n	d376 <_svfiprintf_r+0xce>
    d2fc:	ebb7 0a06 	subs.w	sl, r7, r6
    d300:	d00b      	beq.n	d31a <_svfiprintf_r+0x72>
    d302:	4653      	mov	r3, sl
    d304:	4632      	mov	r2, r6
    d306:	4629      	mov	r1, r5
    d308:	4640      	mov	r0, r8
    d30a:	f7ff ff71 	bl	d1f0 <__ssputs_r>
    d30e:	3001      	adds	r0, #1
    d310:	f000 80a3 	beq.w	d45a <_svfiprintf_r+0x1b2>
    d314:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d316:	4453      	add	r3, sl
    d318:	9309      	str	r3, [sp, #36]	; 0x24
    d31a:	783b      	ldrb	r3, [r7, #0]
    d31c:	2b00      	cmp	r3, #0
    d31e:	f000 809c 	beq.w	d45a <_svfiprintf_r+0x1b2>
    d322:	2300      	movs	r3, #0
    d324:	f04f 32ff 	mov.w	r2, #4294967295
    d328:	9304      	str	r3, [sp, #16]
    d32a:	9307      	str	r3, [sp, #28]
    d32c:	9205      	str	r2, [sp, #20]
    d32e:	9306      	str	r3, [sp, #24]
    d330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    d334:	931a      	str	r3, [sp, #104]	; 0x68
    d336:	2205      	movs	r2, #5
    d338:	7821      	ldrb	r1, [r4, #0]
    d33a:	4850      	ldr	r0, [pc, #320]	; (d47c <_svfiprintf_r+0x1d4>)
    d33c:	f000 fc18 	bl	db70 <memchr>
    d340:	1c67      	adds	r7, r4, #1
    d342:	9b04      	ldr	r3, [sp, #16]
    d344:	b9d8      	cbnz	r0, d37e <_svfiprintf_r+0xd6>
    d346:	06d9      	lsls	r1, r3, #27
    d348:	bf44      	itt	mi
    d34a:	2220      	movmi	r2, #32
    d34c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    d350:	071a      	lsls	r2, r3, #28
    d352:	bf44      	itt	mi
    d354:	222b      	movmi	r2, #43	; 0x2b
    d356:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    d35a:	7822      	ldrb	r2, [r4, #0]
    d35c:	2a2a      	cmp	r2, #42	; 0x2a
    d35e:	d016      	beq.n	d38e <_svfiprintf_r+0xe6>
    d360:	9a07      	ldr	r2, [sp, #28]
    d362:	2100      	movs	r1, #0
    d364:	200a      	movs	r0, #10
    d366:	4627      	mov	r7, r4
    d368:	3401      	adds	r4, #1
    d36a:	783b      	ldrb	r3, [r7, #0]
    d36c:	3b30      	subs	r3, #48	; 0x30
    d36e:	2b09      	cmp	r3, #9
    d370:	d951      	bls.n	d416 <_svfiprintf_r+0x16e>
    d372:	b1c9      	cbz	r1, d3a8 <_svfiprintf_r+0x100>
    d374:	e011      	b.n	d39a <_svfiprintf_r+0xf2>
    d376:	2b25      	cmp	r3, #37	; 0x25
    d378:	d0c0      	beq.n	d2fc <_svfiprintf_r+0x54>
    d37a:	4627      	mov	r7, r4
    d37c:	e7b9      	b.n	d2f2 <_svfiprintf_r+0x4a>
    d37e:	4a3f      	ldr	r2, [pc, #252]	; (d47c <_svfiprintf_r+0x1d4>)
    d380:	1a80      	subs	r0, r0, r2
    d382:	fa0b f000 	lsl.w	r0, fp, r0
    d386:	4318      	orrs	r0, r3
    d388:	9004      	str	r0, [sp, #16]
    d38a:	463c      	mov	r4, r7
    d38c:	e7d3      	b.n	d336 <_svfiprintf_r+0x8e>
    d38e:	9a03      	ldr	r2, [sp, #12]
    d390:	1d11      	adds	r1, r2, #4
    d392:	6812      	ldr	r2, [r2, #0]
    d394:	9103      	str	r1, [sp, #12]
    d396:	2a00      	cmp	r2, #0
    d398:	db01      	blt.n	d39e <_svfiprintf_r+0xf6>
    d39a:	9207      	str	r2, [sp, #28]
    d39c:	e004      	b.n	d3a8 <_svfiprintf_r+0x100>
    d39e:	4252      	negs	r2, r2
    d3a0:	f043 0302 	orr.w	r3, r3, #2
    d3a4:	9207      	str	r2, [sp, #28]
    d3a6:	9304      	str	r3, [sp, #16]
    d3a8:	783b      	ldrb	r3, [r7, #0]
    d3aa:	2b2e      	cmp	r3, #46	; 0x2e
    d3ac:	d10e      	bne.n	d3cc <_svfiprintf_r+0x124>
    d3ae:	787b      	ldrb	r3, [r7, #1]
    d3b0:	2b2a      	cmp	r3, #42	; 0x2a
    d3b2:	f107 0101 	add.w	r1, r7, #1
    d3b6:	d132      	bne.n	d41e <_svfiprintf_r+0x176>
    d3b8:	9b03      	ldr	r3, [sp, #12]
    d3ba:	1d1a      	adds	r2, r3, #4
    d3bc:	681b      	ldr	r3, [r3, #0]
    d3be:	9203      	str	r2, [sp, #12]
    d3c0:	2b00      	cmp	r3, #0
    d3c2:	bfb8      	it	lt
    d3c4:	f04f 33ff 	movlt.w	r3, #4294967295
    d3c8:	3702      	adds	r7, #2
    d3ca:	9305      	str	r3, [sp, #20]
    d3cc:	4c2c      	ldr	r4, [pc, #176]	; (d480 <_svfiprintf_r+0x1d8>)
    d3ce:	7839      	ldrb	r1, [r7, #0]
    d3d0:	2203      	movs	r2, #3
    d3d2:	4620      	mov	r0, r4
    d3d4:	f000 fbcc 	bl	db70 <memchr>
    d3d8:	b138      	cbz	r0, d3ea <_svfiprintf_r+0x142>
    d3da:	2340      	movs	r3, #64	; 0x40
    d3dc:	1b00      	subs	r0, r0, r4
    d3de:	fa03 f000 	lsl.w	r0, r3, r0
    d3e2:	9b04      	ldr	r3, [sp, #16]
    d3e4:	4303      	orrs	r3, r0
    d3e6:	9304      	str	r3, [sp, #16]
    d3e8:	3701      	adds	r7, #1
    d3ea:	7839      	ldrb	r1, [r7, #0]
    d3ec:	4825      	ldr	r0, [pc, #148]	; (d484 <_svfiprintf_r+0x1dc>)
    d3ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    d3f2:	2206      	movs	r2, #6
    d3f4:	1c7e      	adds	r6, r7, #1
    d3f6:	f000 fbbb 	bl	db70 <memchr>
    d3fa:	2800      	cmp	r0, #0
    d3fc:	d035      	beq.n	d46a <_svfiprintf_r+0x1c2>
    d3fe:	4b22      	ldr	r3, [pc, #136]	; (d488 <_svfiprintf_r+0x1e0>)
    d400:	b9fb      	cbnz	r3, d442 <_svfiprintf_r+0x19a>
    d402:	9b03      	ldr	r3, [sp, #12]
    d404:	3307      	adds	r3, #7
    d406:	f023 0307 	bic.w	r3, r3, #7
    d40a:	3308      	adds	r3, #8
    d40c:	9303      	str	r3, [sp, #12]
    d40e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d410:	444b      	add	r3, r9
    d412:	9309      	str	r3, [sp, #36]	; 0x24
    d414:	e76c      	b.n	d2f0 <_svfiprintf_r+0x48>
    d416:	fb00 3202 	mla	r2, r0, r2, r3
    d41a:	2101      	movs	r1, #1
    d41c:	e7a3      	b.n	d366 <_svfiprintf_r+0xbe>
    d41e:	2300      	movs	r3, #0
    d420:	9305      	str	r3, [sp, #20]
    d422:	4618      	mov	r0, r3
    d424:	240a      	movs	r4, #10
    d426:	460f      	mov	r7, r1
    d428:	3101      	adds	r1, #1
    d42a:	783a      	ldrb	r2, [r7, #0]
    d42c:	3a30      	subs	r2, #48	; 0x30
    d42e:	2a09      	cmp	r2, #9
    d430:	d903      	bls.n	d43a <_svfiprintf_r+0x192>
    d432:	2b00      	cmp	r3, #0
    d434:	d0ca      	beq.n	d3cc <_svfiprintf_r+0x124>
    d436:	9005      	str	r0, [sp, #20]
    d438:	e7c8      	b.n	d3cc <_svfiprintf_r+0x124>
    d43a:	fb04 2000 	mla	r0, r4, r0, r2
    d43e:	2301      	movs	r3, #1
    d440:	e7f1      	b.n	d426 <_svfiprintf_r+0x17e>
    d442:	ab03      	add	r3, sp, #12
    d444:	9300      	str	r3, [sp, #0]
    d446:	462a      	mov	r2, r5
    d448:	4b10      	ldr	r3, [pc, #64]	; (d48c <_svfiprintf_r+0x1e4>)
    d44a:	a904      	add	r1, sp, #16
    d44c:	4640      	mov	r0, r8
    d44e:	f3af 8000 	nop.w
    d452:	f1b0 3fff 	cmp.w	r0, #4294967295
    d456:	4681      	mov	r9, r0
    d458:	d1d9      	bne.n	d40e <_svfiprintf_r+0x166>
    d45a:	89ab      	ldrh	r3, [r5, #12]
    d45c:	065b      	lsls	r3, r3, #25
    d45e:	f53f af38 	bmi.w	d2d2 <_svfiprintf_r+0x2a>
    d462:	9809      	ldr	r0, [sp, #36]	; 0x24
    d464:	b01d      	add	sp, #116	; 0x74
    d466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d46a:	ab03      	add	r3, sp, #12
    d46c:	9300      	str	r3, [sp, #0]
    d46e:	462a      	mov	r2, r5
    d470:	4b06      	ldr	r3, [pc, #24]	; (d48c <_svfiprintf_r+0x1e4>)
    d472:	a904      	add	r1, sp, #16
    d474:	4640      	mov	r0, r8
    d476:	f000 f9bf 	bl	d7f8 <_printf_i>
    d47a:	e7ea      	b.n	d452 <_svfiprintf_r+0x1aa>
    d47c:	0000ea34 	.word	0x0000ea34
    d480:	0000ea3a 	.word	0x0000ea3a
    d484:	0000ea3e 	.word	0x0000ea3e
    d488:	00000000 	.word	0x00000000
    d48c:	0000d1f1 	.word	0x0000d1f1

0000d490 <__sfputc_r>:
    d490:	6893      	ldr	r3, [r2, #8]
    d492:	3b01      	subs	r3, #1
    d494:	2b00      	cmp	r3, #0
    d496:	b410      	push	{r4}
    d498:	6093      	str	r3, [r2, #8]
    d49a:	da08      	bge.n	d4ae <__sfputc_r+0x1e>
    d49c:	6994      	ldr	r4, [r2, #24]
    d49e:	42a3      	cmp	r3, r4
    d4a0:	db02      	blt.n	d4a8 <__sfputc_r+0x18>
    d4a2:	b2cb      	uxtb	r3, r1
    d4a4:	2b0a      	cmp	r3, #10
    d4a6:	d102      	bne.n	d4ae <__sfputc_r+0x1e>
    d4a8:	bc10      	pop	{r4}
    d4aa:	f7ff bbff 	b.w	ccac <__swbuf_r>
    d4ae:	6813      	ldr	r3, [r2, #0]
    d4b0:	1c58      	adds	r0, r3, #1
    d4b2:	6010      	str	r0, [r2, #0]
    d4b4:	7019      	strb	r1, [r3, #0]
    d4b6:	b2c8      	uxtb	r0, r1
    d4b8:	bc10      	pop	{r4}
    d4ba:	4770      	bx	lr

0000d4bc <__sfputs_r>:
    d4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d4be:	4606      	mov	r6, r0
    d4c0:	460f      	mov	r7, r1
    d4c2:	4614      	mov	r4, r2
    d4c4:	18d5      	adds	r5, r2, r3
    d4c6:	42ac      	cmp	r4, r5
    d4c8:	d101      	bne.n	d4ce <__sfputs_r+0x12>
    d4ca:	2000      	movs	r0, #0
    d4cc:	e007      	b.n	d4de <__sfputs_r+0x22>
    d4ce:	463a      	mov	r2, r7
    d4d0:	f814 1b01 	ldrb.w	r1, [r4], #1
    d4d4:	4630      	mov	r0, r6
    d4d6:	f7ff ffdb 	bl	d490 <__sfputc_r>
    d4da:	1c43      	adds	r3, r0, #1
    d4dc:	d1f3      	bne.n	d4c6 <__sfputs_r+0xa>
    d4de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000d4e0 <_vfiprintf_r>:
    d4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d4e4:	b09d      	sub	sp, #116	; 0x74
    d4e6:	460c      	mov	r4, r1
    d4e8:	4617      	mov	r7, r2
    d4ea:	9303      	str	r3, [sp, #12]
    d4ec:	4606      	mov	r6, r0
    d4ee:	b118      	cbz	r0, d4f8 <_vfiprintf_r+0x18>
    d4f0:	6983      	ldr	r3, [r0, #24]
    d4f2:	b90b      	cbnz	r3, d4f8 <_vfiprintf_r+0x18>
    d4f4:	f7ff fd8c 	bl	d010 <__sinit>
    d4f8:	4b7c      	ldr	r3, [pc, #496]	; (d6ec <_vfiprintf_r+0x20c>)
    d4fa:	429c      	cmp	r4, r3
    d4fc:	d157      	bne.n	d5ae <_vfiprintf_r+0xce>
    d4fe:	6874      	ldr	r4, [r6, #4]
    d500:	89a3      	ldrh	r3, [r4, #12]
    d502:	0718      	lsls	r0, r3, #28
    d504:	d55d      	bpl.n	d5c2 <_vfiprintf_r+0xe2>
    d506:	6923      	ldr	r3, [r4, #16]
    d508:	2b00      	cmp	r3, #0
    d50a:	d05a      	beq.n	d5c2 <_vfiprintf_r+0xe2>
    d50c:	2300      	movs	r3, #0
    d50e:	9309      	str	r3, [sp, #36]	; 0x24
    d510:	2320      	movs	r3, #32
    d512:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    d516:	2330      	movs	r3, #48	; 0x30
    d518:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    d51c:	f04f 0b01 	mov.w	fp, #1
    d520:	46b8      	mov	r8, r7
    d522:	4645      	mov	r5, r8
    d524:	f815 3b01 	ldrb.w	r3, [r5], #1
    d528:	2b00      	cmp	r3, #0
    d52a:	d155      	bne.n	d5d8 <_vfiprintf_r+0xf8>
    d52c:	ebb8 0a07 	subs.w	sl, r8, r7
    d530:	d00b      	beq.n	d54a <_vfiprintf_r+0x6a>
    d532:	4653      	mov	r3, sl
    d534:	463a      	mov	r2, r7
    d536:	4621      	mov	r1, r4
    d538:	4630      	mov	r0, r6
    d53a:	f7ff ffbf 	bl	d4bc <__sfputs_r>
    d53e:	3001      	adds	r0, #1
    d540:	f000 80c4 	beq.w	d6cc <_vfiprintf_r+0x1ec>
    d544:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d546:	4453      	add	r3, sl
    d548:	9309      	str	r3, [sp, #36]	; 0x24
    d54a:	f898 3000 	ldrb.w	r3, [r8]
    d54e:	2b00      	cmp	r3, #0
    d550:	f000 80bc 	beq.w	d6cc <_vfiprintf_r+0x1ec>
    d554:	2300      	movs	r3, #0
    d556:	f04f 32ff 	mov.w	r2, #4294967295
    d55a:	9304      	str	r3, [sp, #16]
    d55c:	9307      	str	r3, [sp, #28]
    d55e:	9205      	str	r2, [sp, #20]
    d560:	9306      	str	r3, [sp, #24]
    d562:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    d566:	931a      	str	r3, [sp, #104]	; 0x68
    d568:	2205      	movs	r2, #5
    d56a:	7829      	ldrb	r1, [r5, #0]
    d56c:	4860      	ldr	r0, [pc, #384]	; (d6f0 <_vfiprintf_r+0x210>)
    d56e:	f000 faff 	bl	db70 <memchr>
    d572:	f105 0801 	add.w	r8, r5, #1
    d576:	9b04      	ldr	r3, [sp, #16]
    d578:	2800      	cmp	r0, #0
    d57a:	d131      	bne.n	d5e0 <_vfiprintf_r+0x100>
    d57c:	06d9      	lsls	r1, r3, #27
    d57e:	bf44      	itt	mi
    d580:	2220      	movmi	r2, #32
    d582:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    d586:	071a      	lsls	r2, r3, #28
    d588:	bf44      	itt	mi
    d58a:	222b      	movmi	r2, #43	; 0x2b
    d58c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    d590:	782a      	ldrb	r2, [r5, #0]
    d592:	2a2a      	cmp	r2, #42	; 0x2a
    d594:	d02c      	beq.n	d5f0 <_vfiprintf_r+0x110>
    d596:	9a07      	ldr	r2, [sp, #28]
    d598:	2100      	movs	r1, #0
    d59a:	200a      	movs	r0, #10
    d59c:	46a8      	mov	r8, r5
    d59e:	3501      	adds	r5, #1
    d5a0:	f898 3000 	ldrb.w	r3, [r8]
    d5a4:	3b30      	subs	r3, #48	; 0x30
    d5a6:	2b09      	cmp	r3, #9
    d5a8:	d96d      	bls.n	d686 <_vfiprintf_r+0x1a6>
    d5aa:	b371      	cbz	r1, d60a <_vfiprintf_r+0x12a>
    d5ac:	e026      	b.n	d5fc <_vfiprintf_r+0x11c>
    d5ae:	4b51      	ldr	r3, [pc, #324]	; (d6f4 <_vfiprintf_r+0x214>)
    d5b0:	429c      	cmp	r4, r3
    d5b2:	d101      	bne.n	d5b8 <_vfiprintf_r+0xd8>
    d5b4:	68b4      	ldr	r4, [r6, #8]
    d5b6:	e7a3      	b.n	d500 <_vfiprintf_r+0x20>
    d5b8:	4b4f      	ldr	r3, [pc, #316]	; (d6f8 <_vfiprintf_r+0x218>)
    d5ba:	429c      	cmp	r4, r3
    d5bc:	bf08      	it	eq
    d5be:	68f4      	ldreq	r4, [r6, #12]
    d5c0:	e79e      	b.n	d500 <_vfiprintf_r+0x20>
    d5c2:	4621      	mov	r1, r4
    d5c4:	4630      	mov	r0, r6
    d5c6:	f7ff fbc3 	bl	cd50 <__swsetup_r>
    d5ca:	2800      	cmp	r0, #0
    d5cc:	d09e      	beq.n	d50c <_vfiprintf_r+0x2c>
    d5ce:	f04f 30ff 	mov.w	r0, #4294967295
    d5d2:	b01d      	add	sp, #116	; 0x74
    d5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d5d8:	2b25      	cmp	r3, #37	; 0x25
    d5da:	d0a7      	beq.n	d52c <_vfiprintf_r+0x4c>
    d5dc:	46a8      	mov	r8, r5
    d5de:	e7a0      	b.n	d522 <_vfiprintf_r+0x42>
    d5e0:	4a43      	ldr	r2, [pc, #268]	; (d6f0 <_vfiprintf_r+0x210>)
    d5e2:	1a80      	subs	r0, r0, r2
    d5e4:	fa0b f000 	lsl.w	r0, fp, r0
    d5e8:	4318      	orrs	r0, r3
    d5ea:	9004      	str	r0, [sp, #16]
    d5ec:	4645      	mov	r5, r8
    d5ee:	e7bb      	b.n	d568 <_vfiprintf_r+0x88>
    d5f0:	9a03      	ldr	r2, [sp, #12]
    d5f2:	1d11      	adds	r1, r2, #4
    d5f4:	6812      	ldr	r2, [r2, #0]
    d5f6:	9103      	str	r1, [sp, #12]
    d5f8:	2a00      	cmp	r2, #0
    d5fa:	db01      	blt.n	d600 <_vfiprintf_r+0x120>
    d5fc:	9207      	str	r2, [sp, #28]
    d5fe:	e004      	b.n	d60a <_vfiprintf_r+0x12a>
    d600:	4252      	negs	r2, r2
    d602:	f043 0302 	orr.w	r3, r3, #2
    d606:	9207      	str	r2, [sp, #28]
    d608:	9304      	str	r3, [sp, #16]
    d60a:	f898 3000 	ldrb.w	r3, [r8]
    d60e:	2b2e      	cmp	r3, #46	; 0x2e
    d610:	d110      	bne.n	d634 <_vfiprintf_r+0x154>
    d612:	f898 3001 	ldrb.w	r3, [r8, #1]
    d616:	2b2a      	cmp	r3, #42	; 0x2a
    d618:	f108 0101 	add.w	r1, r8, #1
    d61c:	d137      	bne.n	d68e <_vfiprintf_r+0x1ae>
    d61e:	9b03      	ldr	r3, [sp, #12]
    d620:	1d1a      	adds	r2, r3, #4
    d622:	681b      	ldr	r3, [r3, #0]
    d624:	9203      	str	r2, [sp, #12]
    d626:	2b00      	cmp	r3, #0
    d628:	bfb8      	it	lt
    d62a:	f04f 33ff 	movlt.w	r3, #4294967295
    d62e:	f108 0802 	add.w	r8, r8, #2
    d632:	9305      	str	r3, [sp, #20]
    d634:	4d31      	ldr	r5, [pc, #196]	; (d6fc <_vfiprintf_r+0x21c>)
    d636:	f898 1000 	ldrb.w	r1, [r8]
    d63a:	2203      	movs	r2, #3
    d63c:	4628      	mov	r0, r5
    d63e:	f000 fa97 	bl	db70 <memchr>
    d642:	b140      	cbz	r0, d656 <_vfiprintf_r+0x176>
    d644:	2340      	movs	r3, #64	; 0x40
    d646:	1b40      	subs	r0, r0, r5
    d648:	fa03 f000 	lsl.w	r0, r3, r0
    d64c:	9b04      	ldr	r3, [sp, #16]
    d64e:	4303      	orrs	r3, r0
    d650:	9304      	str	r3, [sp, #16]
    d652:	f108 0801 	add.w	r8, r8, #1
    d656:	f898 1000 	ldrb.w	r1, [r8]
    d65a:	4829      	ldr	r0, [pc, #164]	; (d700 <_vfiprintf_r+0x220>)
    d65c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    d660:	2206      	movs	r2, #6
    d662:	f108 0701 	add.w	r7, r8, #1
    d666:	f000 fa83 	bl	db70 <memchr>
    d66a:	2800      	cmp	r0, #0
    d66c:	d034      	beq.n	d6d8 <_vfiprintf_r+0x1f8>
    d66e:	4b25      	ldr	r3, [pc, #148]	; (d704 <_vfiprintf_r+0x224>)
    d670:	bb03      	cbnz	r3, d6b4 <_vfiprintf_r+0x1d4>
    d672:	9b03      	ldr	r3, [sp, #12]
    d674:	3307      	adds	r3, #7
    d676:	f023 0307 	bic.w	r3, r3, #7
    d67a:	3308      	adds	r3, #8
    d67c:	9303      	str	r3, [sp, #12]
    d67e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d680:	444b      	add	r3, r9
    d682:	9309      	str	r3, [sp, #36]	; 0x24
    d684:	e74c      	b.n	d520 <_vfiprintf_r+0x40>
    d686:	fb00 3202 	mla	r2, r0, r2, r3
    d68a:	2101      	movs	r1, #1
    d68c:	e786      	b.n	d59c <_vfiprintf_r+0xbc>
    d68e:	2300      	movs	r3, #0
    d690:	9305      	str	r3, [sp, #20]
    d692:	4618      	mov	r0, r3
    d694:	250a      	movs	r5, #10
    d696:	4688      	mov	r8, r1
    d698:	3101      	adds	r1, #1
    d69a:	f898 2000 	ldrb.w	r2, [r8]
    d69e:	3a30      	subs	r2, #48	; 0x30
    d6a0:	2a09      	cmp	r2, #9
    d6a2:	d903      	bls.n	d6ac <_vfiprintf_r+0x1cc>
    d6a4:	2b00      	cmp	r3, #0
    d6a6:	d0c5      	beq.n	d634 <_vfiprintf_r+0x154>
    d6a8:	9005      	str	r0, [sp, #20]
    d6aa:	e7c3      	b.n	d634 <_vfiprintf_r+0x154>
    d6ac:	fb05 2000 	mla	r0, r5, r0, r2
    d6b0:	2301      	movs	r3, #1
    d6b2:	e7f0      	b.n	d696 <_vfiprintf_r+0x1b6>
    d6b4:	ab03      	add	r3, sp, #12
    d6b6:	9300      	str	r3, [sp, #0]
    d6b8:	4622      	mov	r2, r4
    d6ba:	4b13      	ldr	r3, [pc, #76]	; (d708 <_vfiprintf_r+0x228>)
    d6bc:	a904      	add	r1, sp, #16
    d6be:	4630      	mov	r0, r6
    d6c0:	f3af 8000 	nop.w
    d6c4:	f1b0 3fff 	cmp.w	r0, #4294967295
    d6c8:	4681      	mov	r9, r0
    d6ca:	d1d8      	bne.n	d67e <_vfiprintf_r+0x19e>
    d6cc:	89a3      	ldrh	r3, [r4, #12]
    d6ce:	065b      	lsls	r3, r3, #25
    d6d0:	f53f af7d 	bmi.w	d5ce <_vfiprintf_r+0xee>
    d6d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    d6d6:	e77c      	b.n	d5d2 <_vfiprintf_r+0xf2>
    d6d8:	ab03      	add	r3, sp, #12
    d6da:	9300      	str	r3, [sp, #0]
    d6dc:	4622      	mov	r2, r4
    d6de:	4b0a      	ldr	r3, [pc, #40]	; (d708 <_vfiprintf_r+0x228>)
    d6e0:	a904      	add	r1, sp, #16
    d6e2:	4630      	mov	r0, r6
    d6e4:	f000 f888 	bl	d7f8 <_printf_i>
    d6e8:	e7ec      	b.n	d6c4 <_vfiprintf_r+0x1e4>
    d6ea:	bf00      	nop
    d6ec:	0000e9f4 	.word	0x0000e9f4
    d6f0:	0000ea34 	.word	0x0000ea34
    d6f4:	0000ea14 	.word	0x0000ea14
    d6f8:	0000e9d4 	.word	0x0000e9d4
    d6fc:	0000ea3a 	.word	0x0000ea3a
    d700:	0000ea3e 	.word	0x0000ea3e
    d704:	00000000 	.word	0x00000000
    d708:	0000d4bd 	.word	0x0000d4bd

0000d70c <_printf_common>:
    d70c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d710:	4691      	mov	r9, r2
    d712:	461f      	mov	r7, r3
    d714:	688a      	ldr	r2, [r1, #8]
    d716:	690b      	ldr	r3, [r1, #16]
    d718:	f8dd 8020 	ldr.w	r8, [sp, #32]
    d71c:	4293      	cmp	r3, r2
    d71e:	bfb8      	it	lt
    d720:	4613      	movlt	r3, r2
    d722:	f8c9 3000 	str.w	r3, [r9]
    d726:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    d72a:	4606      	mov	r6, r0
    d72c:	460c      	mov	r4, r1
    d72e:	b112      	cbz	r2, d736 <_printf_common+0x2a>
    d730:	3301      	adds	r3, #1
    d732:	f8c9 3000 	str.w	r3, [r9]
    d736:	6823      	ldr	r3, [r4, #0]
    d738:	0699      	lsls	r1, r3, #26
    d73a:	bf42      	ittt	mi
    d73c:	f8d9 3000 	ldrmi.w	r3, [r9]
    d740:	3302      	addmi	r3, #2
    d742:	f8c9 3000 	strmi.w	r3, [r9]
    d746:	6825      	ldr	r5, [r4, #0]
    d748:	f015 0506 	ands.w	r5, r5, #6
    d74c:	d107      	bne.n	d75e <_printf_common+0x52>
    d74e:	f104 0a19 	add.w	sl, r4, #25
    d752:	68e3      	ldr	r3, [r4, #12]
    d754:	f8d9 2000 	ldr.w	r2, [r9]
    d758:	1a9b      	subs	r3, r3, r2
    d75a:	429d      	cmp	r5, r3
    d75c:	db29      	blt.n	d7b2 <_printf_common+0xa6>
    d75e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    d762:	6822      	ldr	r2, [r4, #0]
    d764:	3300      	adds	r3, #0
    d766:	bf18      	it	ne
    d768:	2301      	movne	r3, #1
    d76a:	0692      	lsls	r2, r2, #26
    d76c:	d42e      	bmi.n	d7cc <_printf_common+0xc0>
    d76e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    d772:	4639      	mov	r1, r7
    d774:	4630      	mov	r0, r6
    d776:	47c0      	blx	r8
    d778:	3001      	adds	r0, #1
    d77a:	d021      	beq.n	d7c0 <_printf_common+0xb4>
    d77c:	6823      	ldr	r3, [r4, #0]
    d77e:	68e5      	ldr	r5, [r4, #12]
    d780:	f8d9 2000 	ldr.w	r2, [r9]
    d784:	f003 0306 	and.w	r3, r3, #6
    d788:	2b04      	cmp	r3, #4
    d78a:	bf08      	it	eq
    d78c:	1aad      	subeq	r5, r5, r2
    d78e:	68a3      	ldr	r3, [r4, #8]
    d790:	6922      	ldr	r2, [r4, #16]
    d792:	bf0c      	ite	eq
    d794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    d798:	2500      	movne	r5, #0
    d79a:	4293      	cmp	r3, r2
    d79c:	bfc4      	itt	gt
    d79e:	1a9b      	subgt	r3, r3, r2
    d7a0:	18ed      	addgt	r5, r5, r3
    d7a2:	f04f 0900 	mov.w	r9, #0
    d7a6:	341a      	adds	r4, #26
    d7a8:	454d      	cmp	r5, r9
    d7aa:	d11b      	bne.n	d7e4 <_printf_common+0xd8>
    d7ac:	2000      	movs	r0, #0
    d7ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d7b2:	2301      	movs	r3, #1
    d7b4:	4652      	mov	r2, sl
    d7b6:	4639      	mov	r1, r7
    d7b8:	4630      	mov	r0, r6
    d7ba:	47c0      	blx	r8
    d7bc:	3001      	adds	r0, #1
    d7be:	d103      	bne.n	d7c8 <_printf_common+0xbc>
    d7c0:	f04f 30ff 	mov.w	r0, #4294967295
    d7c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d7c8:	3501      	adds	r5, #1
    d7ca:	e7c2      	b.n	d752 <_printf_common+0x46>
    d7cc:	18e1      	adds	r1, r4, r3
    d7ce:	1c5a      	adds	r2, r3, #1
    d7d0:	2030      	movs	r0, #48	; 0x30
    d7d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    d7d6:	4422      	add	r2, r4
    d7d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    d7dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    d7e0:	3302      	adds	r3, #2
    d7e2:	e7c4      	b.n	d76e <_printf_common+0x62>
    d7e4:	2301      	movs	r3, #1
    d7e6:	4622      	mov	r2, r4
    d7e8:	4639      	mov	r1, r7
    d7ea:	4630      	mov	r0, r6
    d7ec:	47c0      	blx	r8
    d7ee:	3001      	adds	r0, #1
    d7f0:	d0e6      	beq.n	d7c0 <_printf_common+0xb4>
    d7f2:	f109 0901 	add.w	r9, r9, #1
    d7f6:	e7d7      	b.n	d7a8 <_printf_common+0x9c>

0000d7f8 <_printf_i>:
    d7f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d7fc:	4617      	mov	r7, r2
    d7fe:	7e0a      	ldrb	r2, [r1, #24]
    d800:	b085      	sub	sp, #20
    d802:	2a6e      	cmp	r2, #110	; 0x6e
    d804:	4698      	mov	r8, r3
    d806:	4606      	mov	r6, r0
    d808:	460c      	mov	r4, r1
    d80a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    d80c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    d810:	f000 80bc 	beq.w	d98c <_printf_i+0x194>
    d814:	d81a      	bhi.n	d84c <_printf_i+0x54>
    d816:	2a63      	cmp	r2, #99	; 0x63
    d818:	d02e      	beq.n	d878 <_printf_i+0x80>
    d81a:	d80a      	bhi.n	d832 <_printf_i+0x3a>
    d81c:	2a00      	cmp	r2, #0
    d81e:	f000 80c8 	beq.w	d9b2 <_printf_i+0x1ba>
    d822:	2a58      	cmp	r2, #88	; 0x58
    d824:	f000 808a 	beq.w	d93c <_printf_i+0x144>
    d828:	f104 0542 	add.w	r5, r4, #66	; 0x42
    d82c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    d830:	e02a      	b.n	d888 <_printf_i+0x90>
    d832:	2a64      	cmp	r2, #100	; 0x64
    d834:	d001      	beq.n	d83a <_printf_i+0x42>
    d836:	2a69      	cmp	r2, #105	; 0x69
    d838:	d1f6      	bne.n	d828 <_printf_i+0x30>
    d83a:	6821      	ldr	r1, [r4, #0]
    d83c:	681a      	ldr	r2, [r3, #0]
    d83e:	f011 0f80 	tst.w	r1, #128	; 0x80
    d842:	d023      	beq.n	d88c <_printf_i+0x94>
    d844:	1d11      	adds	r1, r2, #4
    d846:	6019      	str	r1, [r3, #0]
    d848:	6813      	ldr	r3, [r2, #0]
    d84a:	e027      	b.n	d89c <_printf_i+0xa4>
    d84c:	2a73      	cmp	r2, #115	; 0x73
    d84e:	f000 80b4 	beq.w	d9ba <_printf_i+0x1c2>
    d852:	d808      	bhi.n	d866 <_printf_i+0x6e>
    d854:	2a6f      	cmp	r2, #111	; 0x6f
    d856:	d02a      	beq.n	d8ae <_printf_i+0xb6>
    d858:	2a70      	cmp	r2, #112	; 0x70
    d85a:	d1e5      	bne.n	d828 <_printf_i+0x30>
    d85c:	680a      	ldr	r2, [r1, #0]
    d85e:	f042 0220 	orr.w	r2, r2, #32
    d862:	600a      	str	r2, [r1, #0]
    d864:	e003      	b.n	d86e <_printf_i+0x76>
    d866:	2a75      	cmp	r2, #117	; 0x75
    d868:	d021      	beq.n	d8ae <_printf_i+0xb6>
    d86a:	2a78      	cmp	r2, #120	; 0x78
    d86c:	d1dc      	bne.n	d828 <_printf_i+0x30>
    d86e:	2278      	movs	r2, #120	; 0x78
    d870:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    d874:	496e      	ldr	r1, [pc, #440]	; (da30 <_printf_i+0x238>)
    d876:	e064      	b.n	d942 <_printf_i+0x14a>
    d878:	681a      	ldr	r2, [r3, #0]
    d87a:	f101 0542 	add.w	r5, r1, #66	; 0x42
    d87e:	1d11      	adds	r1, r2, #4
    d880:	6019      	str	r1, [r3, #0]
    d882:	6813      	ldr	r3, [r2, #0]
    d884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    d888:	2301      	movs	r3, #1
    d88a:	e0a3      	b.n	d9d4 <_printf_i+0x1dc>
    d88c:	f011 0f40 	tst.w	r1, #64	; 0x40
    d890:	f102 0104 	add.w	r1, r2, #4
    d894:	6019      	str	r1, [r3, #0]
    d896:	d0d7      	beq.n	d848 <_printf_i+0x50>
    d898:	f9b2 3000 	ldrsh.w	r3, [r2]
    d89c:	2b00      	cmp	r3, #0
    d89e:	da03      	bge.n	d8a8 <_printf_i+0xb0>
    d8a0:	222d      	movs	r2, #45	; 0x2d
    d8a2:	425b      	negs	r3, r3
    d8a4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    d8a8:	4962      	ldr	r1, [pc, #392]	; (da34 <_printf_i+0x23c>)
    d8aa:	220a      	movs	r2, #10
    d8ac:	e017      	b.n	d8de <_printf_i+0xe6>
    d8ae:	6820      	ldr	r0, [r4, #0]
    d8b0:	6819      	ldr	r1, [r3, #0]
    d8b2:	f010 0f80 	tst.w	r0, #128	; 0x80
    d8b6:	d003      	beq.n	d8c0 <_printf_i+0xc8>
    d8b8:	1d08      	adds	r0, r1, #4
    d8ba:	6018      	str	r0, [r3, #0]
    d8bc:	680b      	ldr	r3, [r1, #0]
    d8be:	e006      	b.n	d8ce <_printf_i+0xd6>
    d8c0:	f010 0f40 	tst.w	r0, #64	; 0x40
    d8c4:	f101 0004 	add.w	r0, r1, #4
    d8c8:	6018      	str	r0, [r3, #0]
    d8ca:	d0f7      	beq.n	d8bc <_printf_i+0xc4>
    d8cc:	880b      	ldrh	r3, [r1, #0]
    d8ce:	4959      	ldr	r1, [pc, #356]	; (da34 <_printf_i+0x23c>)
    d8d0:	2a6f      	cmp	r2, #111	; 0x6f
    d8d2:	bf14      	ite	ne
    d8d4:	220a      	movne	r2, #10
    d8d6:	2208      	moveq	r2, #8
    d8d8:	2000      	movs	r0, #0
    d8da:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    d8de:	6865      	ldr	r5, [r4, #4]
    d8e0:	60a5      	str	r5, [r4, #8]
    d8e2:	2d00      	cmp	r5, #0
    d8e4:	f2c0 809c 	blt.w	da20 <_printf_i+0x228>
    d8e8:	6820      	ldr	r0, [r4, #0]
    d8ea:	f020 0004 	bic.w	r0, r0, #4
    d8ee:	6020      	str	r0, [r4, #0]
    d8f0:	2b00      	cmp	r3, #0
    d8f2:	d13f      	bne.n	d974 <_printf_i+0x17c>
    d8f4:	2d00      	cmp	r5, #0
    d8f6:	f040 8095 	bne.w	da24 <_printf_i+0x22c>
    d8fa:	4675      	mov	r5, lr
    d8fc:	2a08      	cmp	r2, #8
    d8fe:	d10b      	bne.n	d918 <_printf_i+0x120>
    d900:	6823      	ldr	r3, [r4, #0]
    d902:	07da      	lsls	r2, r3, #31
    d904:	d508      	bpl.n	d918 <_printf_i+0x120>
    d906:	6923      	ldr	r3, [r4, #16]
    d908:	6862      	ldr	r2, [r4, #4]
    d90a:	429a      	cmp	r2, r3
    d90c:	bfde      	ittt	le
    d90e:	2330      	movle	r3, #48	; 0x30
    d910:	f805 3c01 	strble.w	r3, [r5, #-1]
    d914:	f105 35ff 	addle.w	r5, r5, #4294967295
    d918:	ebae 0305 	sub.w	r3, lr, r5
    d91c:	6123      	str	r3, [r4, #16]
    d91e:	f8cd 8000 	str.w	r8, [sp]
    d922:	463b      	mov	r3, r7
    d924:	aa03      	add	r2, sp, #12
    d926:	4621      	mov	r1, r4
    d928:	4630      	mov	r0, r6
    d92a:	f7ff feef 	bl	d70c <_printf_common>
    d92e:	3001      	adds	r0, #1
    d930:	d155      	bne.n	d9de <_printf_i+0x1e6>
    d932:	f04f 30ff 	mov.w	r0, #4294967295
    d936:	b005      	add	sp, #20
    d938:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    d93c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    d940:	493c      	ldr	r1, [pc, #240]	; (da34 <_printf_i+0x23c>)
    d942:	6822      	ldr	r2, [r4, #0]
    d944:	6818      	ldr	r0, [r3, #0]
    d946:	f012 0f80 	tst.w	r2, #128	; 0x80
    d94a:	f100 0504 	add.w	r5, r0, #4
    d94e:	601d      	str	r5, [r3, #0]
    d950:	d001      	beq.n	d956 <_printf_i+0x15e>
    d952:	6803      	ldr	r3, [r0, #0]
    d954:	e002      	b.n	d95c <_printf_i+0x164>
    d956:	0655      	lsls	r5, r2, #25
    d958:	d5fb      	bpl.n	d952 <_printf_i+0x15a>
    d95a:	8803      	ldrh	r3, [r0, #0]
    d95c:	07d0      	lsls	r0, r2, #31
    d95e:	bf44      	itt	mi
    d960:	f042 0220 	orrmi.w	r2, r2, #32
    d964:	6022      	strmi	r2, [r4, #0]
    d966:	b91b      	cbnz	r3, d970 <_printf_i+0x178>
    d968:	6822      	ldr	r2, [r4, #0]
    d96a:	f022 0220 	bic.w	r2, r2, #32
    d96e:	6022      	str	r2, [r4, #0]
    d970:	2210      	movs	r2, #16
    d972:	e7b1      	b.n	d8d8 <_printf_i+0xe0>
    d974:	4675      	mov	r5, lr
    d976:	fbb3 f0f2 	udiv	r0, r3, r2
    d97a:	fb02 3310 	mls	r3, r2, r0, r3
    d97e:	5ccb      	ldrb	r3, [r1, r3]
    d980:	f805 3d01 	strb.w	r3, [r5, #-1]!
    d984:	4603      	mov	r3, r0
    d986:	2800      	cmp	r0, #0
    d988:	d1f5      	bne.n	d976 <_printf_i+0x17e>
    d98a:	e7b7      	b.n	d8fc <_printf_i+0x104>
    d98c:	6808      	ldr	r0, [r1, #0]
    d98e:	681a      	ldr	r2, [r3, #0]
    d990:	6949      	ldr	r1, [r1, #20]
    d992:	f010 0f80 	tst.w	r0, #128	; 0x80
    d996:	d004      	beq.n	d9a2 <_printf_i+0x1aa>
    d998:	1d10      	adds	r0, r2, #4
    d99a:	6018      	str	r0, [r3, #0]
    d99c:	6813      	ldr	r3, [r2, #0]
    d99e:	6019      	str	r1, [r3, #0]
    d9a0:	e007      	b.n	d9b2 <_printf_i+0x1ba>
    d9a2:	f010 0f40 	tst.w	r0, #64	; 0x40
    d9a6:	f102 0004 	add.w	r0, r2, #4
    d9aa:	6018      	str	r0, [r3, #0]
    d9ac:	6813      	ldr	r3, [r2, #0]
    d9ae:	d0f6      	beq.n	d99e <_printf_i+0x1a6>
    d9b0:	8019      	strh	r1, [r3, #0]
    d9b2:	2300      	movs	r3, #0
    d9b4:	6123      	str	r3, [r4, #16]
    d9b6:	4675      	mov	r5, lr
    d9b8:	e7b1      	b.n	d91e <_printf_i+0x126>
    d9ba:	681a      	ldr	r2, [r3, #0]
    d9bc:	1d11      	adds	r1, r2, #4
    d9be:	6019      	str	r1, [r3, #0]
    d9c0:	6815      	ldr	r5, [r2, #0]
    d9c2:	6862      	ldr	r2, [r4, #4]
    d9c4:	2100      	movs	r1, #0
    d9c6:	4628      	mov	r0, r5
    d9c8:	f000 f8d2 	bl	db70 <memchr>
    d9cc:	b108      	cbz	r0, d9d2 <_printf_i+0x1da>
    d9ce:	1b40      	subs	r0, r0, r5
    d9d0:	6060      	str	r0, [r4, #4]
    d9d2:	6863      	ldr	r3, [r4, #4]
    d9d4:	6123      	str	r3, [r4, #16]
    d9d6:	2300      	movs	r3, #0
    d9d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    d9dc:	e79f      	b.n	d91e <_printf_i+0x126>
    d9de:	6923      	ldr	r3, [r4, #16]
    d9e0:	462a      	mov	r2, r5
    d9e2:	4639      	mov	r1, r7
    d9e4:	4630      	mov	r0, r6
    d9e6:	47c0      	blx	r8
    d9e8:	3001      	adds	r0, #1
    d9ea:	d0a2      	beq.n	d932 <_printf_i+0x13a>
    d9ec:	6823      	ldr	r3, [r4, #0]
    d9ee:	079b      	lsls	r3, r3, #30
    d9f0:	d507      	bpl.n	da02 <_printf_i+0x20a>
    d9f2:	2500      	movs	r5, #0
    d9f4:	f104 0919 	add.w	r9, r4, #25
    d9f8:	68e3      	ldr	r3, [r4, #12]
    d9fa:	9a03      	ldr	r2, [sp, #12]
    d9fc:	1a9b      	subs	r3, r3, r2
    d9fe:	429d      	cmp	r5, r3
    da00:	db05      	blt.n	da0e <_printf_i+0x216>
    da02:	68e0      	ldr	r0, [r4, #12]
    da04:	9b03      	ldr	r3, [sp, #12]
    da06:	4298      	cmp	r0, r3
    da08:	bfb8      	it	lt
    da0a:	4618      	movlt	r0, r3
    da0c:	e793      	b.n	d936 <_printf_i+0x13e>
    da0e:	2301      	movs	r3, #1
    da10:	464a      	mov	r2, r9
    da12:	4639      	mov	r1, r7
    da14:	4630      	mov	r0, r6
    da16:	47c0      	blx	r8
    da18:	3001      	adds	r0, #1
    da1a:	d08a      	beq.n	d932 <_printf_i+0x13a>
    da1c:	3501      	adds	r5, #1
    da1e:	e7eb      	b.n	d9f8 <_printf_i+0x200>
    da20:	2b00      	cmp	r3, #0
    da22:	d1a7      	bne.n	d974 <_printf_i+0x17c>
    da24:	780b      	ldrb	r3, [r1, #0]
    da26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    da2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
    da2e:	e765      	b.n	d8fc <_printf_i+0x104>
    da30:	0000ea56 	.word	0x0000ea56
    da34:	0000ea45 	.word	0x0000ea45

0000da38 <__sread>:
    da38:	b510      	push	{r4, lr}
    da3a:	460c      	mov	r4, r1
    da3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    da40:	f000 f926 	bl	dc90 <_read_r>
    da44:	2800      	cmp	r0, #0
    da46:	bfab      	itete	ge
    da48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    da4a:	89a3      	ldrhlt	r3, [r4, #12]
    da4c:	181b      	addge	r3, r3, r0
    da4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    da52:	bfac      	ite	ge
    da54:	6563      	strge	r3, [r4, #84]	; 0x54
    da56:	81a3      	strhlt	r3, [r4, #12]
    da58:	bd10      	pop	{r4, pc}

0000da5a <__swrite>:
    da5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    da5e:	461f      	mov	r7, r3
    da60:	898b      	ldrh	r3, [r1, #12]
    da62:	05db      	lsls	r3, r3, #23
    da64:	4605      	mov	r5, r0
    da66:	460c      	mov	r4, r1
    da68:	4616      	mov	r6, r2
    da6a:	d505      	bpl.n	da78 <__swrite+0x1e>
    da6c:	2302      	movs	r3, #2
    da6e:	2200      	movs	r2, #0
    da70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    da74:	f000 f868 	bl	db48 <_lseek_r>
    da78:	89a3      	ldrh	r3, [r4, #12]
    da7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    da7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    da82:	81a3      	strh	r3, [r4, #12]
    da84:	4632      	mov	r2, r6
    da86:	463b      	mov	r3, r7
    da88:	4628      	mov	r0, r5
    da8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    da8e:	f000 b817 	b.w	dac0 <_write_r>

0000da92 <__sseek>:
    da92:	b510      	push	{r4, lr}
    da94:	460c      	mov	r4, r1
    da96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    da9a:	f000 f855 	bl	db48 <_lseek_r>
    da9e:	1c43      	adds	r3, r0, #1
    daa0:	89a3      	ldrh	r3, [r4, #12]
    daa2:	bf15      	itete	ne
    daa4:	6560      	strne	r0, [r4, #84]	; 0x54
    daa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    daaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    daae:	81a3      	strheq	r3, [r4, #12]
    dab0:	bf18      	it	ne
    dab2:	81a3      	strhne	r3, [r4, #12]
    dab4:	bd10      	pop	{r4, pc}

0000dab6 <__sclose>:
    dab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    daba:	f000 b813 	b.w	dae4 <_close_r>
	...

0000dac0 <_write_r>:
    dac0:	b538      	push	{r3, r4, r5, lr}
    dac2:	4c07      	ldr	r4, [pc, #28]	; (dae0 <_write_r+0x20>)
    dac4:	4605      	mov	r5, r0
    dac6:	4608      	mov	r0, r1
    dac8:	4611      	mov	r1, r2
    daca:	2200      	movs	r2, #0
    dacc:	6022      	str	r2, [r4, #0]
    dace:	461a      	mov	r2, r3
    dad0:	f7fd f852 	bl	ab78 <_write>
    dad4:	1c43      	adds	r3, r0, #1
    dad6:	d102      	bne.n	dade <_write_r+0x1e>
    dad8:	6823      	ldr	r3, [r4, #0]
    dada:	b103      	cbz	r3, dade <_write_r+0x1e>
    dadc:	602b      	str	r3, [r5, #0]
    dade:	bd38      	pop	{r3, r4, r5, pc}
    dae0:	20007de8 	.word	0x20007de8

0000dae4 <_close_r>:
    dae4:	b538      	push	{r3, r4, r5, lr}
    dae6:	4c06      	ldr	r4, [pc, #24]	; (db00 <_close_r+0x1c>)
    dae8:	2300      	movs	r3, #0
    daea:	4605      	mov	r5, r0
    daec:	4608      	mov	r0, r1
    daee:	6023      	str	r3, [r4, #0]
    daf0:	f7f8 fb1c 	bl	612c <_close>
    daf4:	1c43      	adds	r3, r0, #1
    daf6:	d102      	bne.n	dafe <_close_r+0x1a>
    daf8:	6823      	ldr	r3, [r4, #0]
    dafa:	b103      	cbz	r3, dafe <_close_r+0x1a>
    dafc:	602b      	str	r3, [r5, #0]
    dafe:	bd38      	pop	{r3, r4, r5, pc}
    db00:	20007de8 	.word	0x20007de8

0000db04 <_fstat_r>:
    db04:	b538      	push	{r3, r4, r5, lr}
    db06:	4c07      	ldr	r4, [pc, #28]	; (db24 <_fstat_r+0x20>)
    db08:	2300      	movs	r3, #0
    db0a:	4605      	mov	r5, r0
    db0c:	4608      	mov	r0, r1
    db0e:	4611      	mov	r1, r2
    db10:	6023      	str	r3, [r4, #0]
    db12:	f7f8 fb0e 	bl	6132 <_fstat>
    db16:	1c43      	adds	r3, r0, #1
    db18:	d102      	bne.n	db20 <_fstat_r+0x1c>
    db1a:	6823      	ldr	r3, [r4, #0]
    db1c:	b103      	cbz	r3, db20 <_fstat_r+0x1c>
    db1e:	602b      	str	r3, [r5, #0]
    db20:	bd38      	pop	{r3, r4, r5, pc}
    db22:	bf00      	nop
    db24:	20007de8 	.word	0x20007de8

0000db28 <_isatty_r>:
    db28:	b538      	push	{r3, r4, r5, lr}
    db2a:	4c06      	ldr	r4, [pc, #24]	; (db44 <_isatty_r+0x1c>)
    db2c:	2300      	movs	r3, #0
    db2e:	4605      	mov	r5, r0
    db30:	4608      	mov	r0, r1
    db32:	6023      	str	r3, [r4, #0]
    db34:	f7f8 fb02 	bl	613c <_isatty>
    db38:	1c43      	adds	r3, r0, #1
    db3a:	d102      	bne.n	db42 <_isatty_r+0x1a>
    db3c:	6823      	ldr	r3, [r4, #0]
    db3e:	b103      	cbz	r3, db42 <_isatty_r+0x1a>
    db40:	602b      	str	r3, [r5, #0]
    db42:	bd38      	pop	{r3, r4, r5, pc}
    db44:	20007de8 	.word	0x20007de8

0000db48 <_lseek_r>:
    db48:	b538      	push	{r3, r4, r5, lr}
    db4a:	4c07      	ldr	r4, [pc, #28]	; (db68 <_lseek_r+0x20>)
    db4c:	4605      	mov	r5, r0
    db4e:	4608      	mov	r0, r1
    db50:	4611      	mov	r1, r2
    db52:	2200      	movs	r2, #0
    db54:	6022      	str	r2, [r4, #0]
    db56:	461a      	mov	r2, r3
    db58:	f7f8 faf2 	bl	6140 <_lseek>
    db5c:	1c43      	adds	r3, r0, #1
    db5e:	d102      	bne.n	db66 <_lseek_r+0x1e>
    db60:	6823      	ldr	r3, [r4, #0]
    db62:	b103      	cbz	r3, db66 <_lseek_r+0x1e>
    db64:	602b      	str	r3, [r5, #0]
    db66:	bd38      	pop	{r3, r4, r5, pc}
    db68:	20007de8 	.word	0x20007de8
    db6c:	00000000 	.word	0x00000000

0000db70 <memchr>:
    db70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    db74:	2a10      	cmp	r2, #16
    db76:	db2b      	blt.n	dbd0 <memchr+0x60>
    db78:	f010 0f07 	tst.w	r0, #7
    db7c:	d008      	beq.n	db90 <memchr+0x20>
    db7e:	f810 3b01 	ldrb.w	r3, [r0], #1
    db82:	3a01      	subs	r2, #1
    db84:	428b      	cmp	r3, r1
    db86:	d02d      	beq.n	dbe4 <memchr+0x74>
    db88:	f010 0f07 	tst.w	r0, #7
    db8c:	b342      	cbz	r2, dbe0 <memchr+0x70>
    db8e:	d1f6      	bne.n	db7e <memchr+0xe>
    db90:	b4f0      	push	{r4, r5, r6, r7}
    db92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    db96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    db9a:	f022 0407 	bic.w	r4, r2, #7
    db9e:	f07f 0700 	mvns.w	r7, #0
    dba2:	2300      	movs	r3, #0
    dba4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    dba8:	3c08      	subs	r4, #8
    dbaa:	ea85 0501 	eor.w	r5, r5, r1
    dbae:	ea86 0601 	eor.w	r6, r6, r1
    dbb2:	fa85 f547 	uadd8	r5, r5, r7
    dbb6:	faa3 f587 	sel	r5, r3, r7
    dbba:	fa86 f647 	uadd8	r6, r6, r7
    dbbe:	faa5 f687 	sel	r6, r5, r7
    dbc2:	b98e      	cbnz	r6, dbe8 <memchr+0x78>
    dbc4:	d1ee      	bne.n	dba4 <memchr+0x34>
    dbc6:	bcf0      	pop	{r4, r5, r6, r7}
    dbc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    dbcc:	f002 0207 	and.w	r2, r2, #7
    dbd0:	b132      	cbz	r2, dbe0 <memchr+0x70>
    dbd2:	f810 3b01 	ldrb.w	r3, [r0], #1
    dbd6:	3a01      	subs	r2, #1
    dbd8:	ea83 0301 	eor.w	r3, r3, r1
    dbdc:	b113      	cbz	r3, dbe4 <memchr+0x74>
    dbde:	d1f8      	bne.n	dbd2 <memchr+0x62>
    dbe0:	2000      	movs	r0, #0
    dbe2:	4770      	bx	lr
    dbe4:	3801      	subs	r0, #1
    dbe6:	4770      	bx	lr
    dbe8:	2d00      	cmp	r5, #0
    dbea:	bf06      	itte	eq
    dbec:	4635      	moveq	r5, r6
    dbee:	3803      	subeq	r0, #3
    dbf0:	3807      	subne	r0, #7
    dbf2:	f015 0f01 	tst.w	r5, #1
    dbf6:	d107      	bne.n	dc08 <memchr+0x98>
    dbf8:	3001      	adds	r0, #1
    dbfa:	f415 7f80 	tst.w	r5, #256	; 0x100
    dbfe:	bf02      	ittt	eq
    dc00:	3001      	addeq	r0, #1
    dc02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    dc06:	3001      	addeq	r0, #1
    dc08:	bcf0      	pop	{r4, r5, r6, r7}
    dc0a:	3801      	subs	r0, #1
    dc0c:	4770      	bx	lr
    dc0e:	bf00      	nop

0000dc10 <memmove>:
    dc10:	4288      	cmp	r0, r1
    dc12:	b510      	push	{r4, lr}
    dc14:	eb01 0302 	add.w	r3, r1, r2
    dc18:	d803      	bhi.n	dc22 <memmove+0x12>
    dc1a:	1e42      	subs	r2, r0, #1
    dc1c:	4299      	cmp	r1, r3
    dc1e:	d10c      	bne.n	dc3a <memmove+0x2a>
    dc20:	bd10      	pop	{r4, pc}
    dc22:	4298      	cmp	r0, r3
    dc24:	d2f9      	bcs.n	dc1a <memmove+0xa>
    dc26:	1881      	adds	r1, r0, r2
    dc28:	1ad2      	subs	r2, r2, r3
    dc2a:	42d3      	cmn	r3, r2
    dc2c:	d100      	bne.n	dc30 <memmove+0x20>
    dc2e:	bd10      	pop	{r4, pc}
    dc30:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    dc34:	f801 4d01 	strb.w	r4, [r1, #-1]!
    dc38:	e7f7      	b.n	dc2a <memmove+0x1a>
    dc3a:	f811 4b01 	ldrb.w	r4, [r1], #1
    dc3e:	f802 4f01 	strb.w	r4, [r2, #1]!
    dc42:	e7eb      	b.n	dc1c <memmove+0xc>

0000dc44 <_realloc_r>:
    dc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dc46:	4607      	mov	r7, r0
    dc48:	4614      	mov	r4, r2
    dc4a:	460e      	mov	r6, r1
    dc4c:	b921      	cbnz	r1, dc58 <_realloc_r+0x14>
    dc4e:	4611      	mov	r1, r2
    dc50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    dc54:	f7fe be5e 	b.w	c914 <_malloc_r>
    dc58:	b922      	cbnz	r2, dc64 <_realloc_r+0x20>
    dc5a:	f7fe fe0d 	bl	c878 <_free_r>
    dc5e:	4625      	mov	r5, r4
    dc60:	4628      	mov	r0, r5
    dc62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dc64:	f000 f826 	bl	dcb4 <_malloc_usable_size_r>
    dc68:	4284      	cmp	r4, r0
    dc6a:	d90f      	bls.n	dc8c <_realloc_r+0x48>
    dc6c:	4621      	mov	r1, r4
    dc6e:	4638      	mov	r0, r7
    dc70:	f7fe fe50 	bl	c914 <_malloc_r>
    dc74:	4605      	mov	r5, r0
    dc76:	2800      	cmp	r0, #0
    dc78:	d0f2      	beq.n	dc60 <_realloc_r+0x1c>
    dc7a:	4631      	mov	r1, r6
    dc7c:	4622      	mov	r2, r4
    dc7e:	f7fe fde7 	bl	c850 <memcpy>
    dc82:	4631      	mov	r1, r6
    dc84:	4638      	mov	r0, r7
    dc86:	f7fe fdf7 	bl	c878 <_free_r>
    dc8a:	e7e9      	b.n	dc60 <_realloc_r+0x1c>
    dc8c:	4635      	mov	r5, r6
    dc8e:	e7e7      	b.n	dc60 <_realloc_r+0x1c>

0000dc90 <_read_r>:
    dc90:	b538      	push	{r3, r4, r5, lr}
    dc92:	4c07      	ldr	r4, [pc, #28]	; (dcb0 <_read_r+0x20>)
    dc94:	4605      	mov	r5, r0
    dc96:	4608      	mov	r0, r1
    dc98:	4611      	mov	r1, r2
    dc9a:	2200      	movs	r2, #0
    dc9c:	6022      	str	r2, [r4, #0]
    dc9e:	461a      	mov	r2, r3
    dca0:	f7fc ff5a 	bl	ab58 <_read>
    dca4:	1c43      	adds	r3, r0, #1
    dca6:	d102      	bne.n	dcae <_read_r+0x1e>
    dca8:	6823      	ldr	r3, [r4, #0]
    dcaa:	b103      	cbz	r3, dcae <_read_r+0x1e>
    dcac:	602b      	str	r3, [r5, #0]
    dcae:	bd38      	pop	{r3, r4, r5, pc}
    dcb0:	20007de8 	.word	0x20007de8

0000dcb4 <_malloc_usable_size_r>:
    dcb4:	f851 0c04 	ldr.w	r0, [r1, #-4]
    dcb8:	2800      	cmp	r0, #0
    dcba:	f1a0 0004 	sub.w	r0, r0, #4
    dcbe:	bfbc      	itt	lt
    dcc0:	580b      	ldrlt	r3, [r1, r0]
    dcc2:	18c0      	addlt	r0, r0, r3
    dcc4:	4770      	bx	lr
    dcc6:	0000      	movs	r0, r0
    dcc8:	682f2e2e 	.word	0x682f2e2e
    dccc:	692f6c61 	.word	0x692f6c61
    dcd0:	756c636e 	.word	0x756c636e
    dcd4:	682f6564 	.word	0x682f6564
    dcd8:	775f6c61 	.word	0x775f6c61
    dcdc:	682e7464 	.word	0x682e7464
    dce0:	00000000 	.word	0x00000000
    dce4:	7974227b 	.word	0x7974227b
    dce8:	3a226570 	.word	0x3a226570
    dcec:	44494d22 	.word	0x44494d22
    dcf0:	202c2249 	.word	0x202c2249
    dcf4:	74616422 	.word	0x74616422
    dcf8:	203a2261 	.word	0x203a2261
    dcfc:	6425225b 	.word	0x6425225b
    dd00:	22202c22 	.word	0x22202c22
    dd04:	2c226425 	.word	0x2c226425
    dd08:	64252220 	.word	0x64252220
    dd0c:	22202c22 	.word	0x22202c22
    dd10:	2c226425 	.word	0x2c226425
    dd14:	64252220 	.word	0x64252220
    dd18:	22202c22 	.word	0x22202c22
    dd1c:	5d226425 	.word	0x5d226425
    dd20:	000a0d7d 	.word	0x000a0d7d
    dd24:	4952475b 	.word	0x4952475b
    dd28:	25205d44 	.word	0x25205d44
    dd2c:	25206433 	.word	0x25206433
    dd30:	25206434 	.word	0x25206434
    dd34:	25206434 	.word	0x25206434
    dd38:	4d5b2064 	.word	0x4d5b2064
    dd3c:	5d494449 	.word	0x5d494449
    dd40:	3a684320 	.word	0x3a684320
    dd44:	20642520 	.word	0x20642520
    dd48:	646d4320 	.word	0x646d4320
    dd4c:	6425203a 	.word	0x6425203a
    dd50:	61502020 	.word	0x61502020
    dd54:	316d6172 	.word	0x316d6172
    dd58:	6425203a 	.word	0x6425203a
    dd5c:	61502020 	.word	0x61502020
    dd60:	326d6172 	.word	0x326d6172
    dd64:	6425203a 	.word	0x6425203a
    dd68:	0000000a 	.word	0x0000000a
    dd6c:	4952475b 	.word	0x4952475b
    dd70:	25205d44 	.word	0x25205d44
    dd74:	25206433 	.word	0x25206433
    dd78:	25206434 	.word	0x25206434
    dd7c:	25206434 	.word	0x25206434
    dd80:	4b5b2064 	.word	0x4b5b2064
    dd84:	4f425945 	.word	0x4f425945
    dd88:	5d445241 	.word	0x5d445241
    dd8c:	79654b20 	.word	0x79654b20
    dd90:	6425203a 	.word	0x6425203a
    dd94:	646f4d20 	.word	0x646f4d20
    dd98:	6425203a 	.word	0x6425203a
    dd9c:	646d4320 	.word	0x646d4320
    dda0:	6425203a 	.word	0x6425203a
    dda4:	4357480a 	.word	0x4357480a
    dda8:	203a4746 	.word	0x203a4746
    ddac:	78383025 	.word	0x78383025
    ddb0:	0000000a 	.word	0x0000000a
    ddb4:	4952475b 	.word	0x4952475b
    ddb8:	25205d44 	.word	0x25205d44
    ddbc:	25206433 	.word	0x25206433
    ddc0:	25206434 	.word	0x25206434
    ddc4:	25206434 	.word	0x25206434
    ddc8:	535b2064 	.word	0x535b2064
    ddcc:	205d5359 	.word	0x205d5359
    ddd0:	20643325 	.word	0x20643325
    ddd4:	20643325 	.word	0x20643325
    ddd8:	0a643325 	.word	0x0a643325
    dddc:	00000000 	.word	0x00000000
    dde0:	7974227b 	.word	0x7974227b
    dde4:	3a226570 	.word	0x3a226570
    dde8:	41454822 	.word	0x41454822
    ddec:	45425452 	.word	0x45425452
    ddf0:	2c225441 	.word	0x2c225441
    ddf4:	61642220 	.word	0x61642220
    ddf8:	3a226174 	.word	0x3a226174
    ddfc:	25225b20 	.word	0x25225b20
    de00:	202c2264 	.word	0x202c2264
    de04:	22642522 	.word	0x22642522
    de08:	2522202c 	.word	0x2522202c
    de0c:	7d5d2264 	.word	0x7d5d2264
    de10:	00000a0d 	.word	0x00000a0d
    de14:	4b4e555b 	.word	0x4b4e555b
    de18:	4e574f4e 	.word	0x4e574f4e
    de1c:	3e2d205d 	.word	0x3e2d205d
    de20:	6f725020 	.word	0x6f725020
    de24:	6f636f74 	.word	0x6f636f74
    de28:	25203a6c 	.word	0x25203a6c
    de2c:	00000a64 	.word	0x00000a64
    de30:	0f0e0d0c 	.word	0x0f0e0d0c
    de34:	0b0a0908 	.word	0x0b0a0908
    de38:	07060504 	.word	0x07060504
    de3c:	03020100 	.word	0x03020100
    de40:	30256325 	.word	0x30256325
    de44:	30257832 	.word	0x30257832
    de48:	30257832 	.word	0x30257832
    de4c:	30257832 	.word	0x30257832
    de50:	30257832 	.word	0x30257832
    de54:	63257832 	.word	0x63257832
    de58:	00000000 	.word	0x00000000
    de5c:	78383025 	.word	0x78383025
    de60:	00000000 	.word	0x00000000
    de64:	64697267 	.word	0x64697267
    de68:	7379735f 	.word	0x7379735f
    de6c:	68633a3a 	.word	0x68633a3a
    de70:	736b6365 	.word	0x736b6365
    de74:	00006d75 	.word	0x00006d75
    de78:	63656843 	.word	0x63656843
    de7c:	6d75736b 	.word	0x6d75736b
    de80:	61655220 	.word	0x61655220
    de84:	61432f64 	.word	0x61432f64
    de88:	6c75636c 	.word	0x6c75636c
    de8c:	00657461 	.word	0x00657461
    de90:	6b636170 	.word	0x6b636170
    de94:	257b7465 	.word	0x257b7465
    de98:	25202c64 	.word	0x25202c64
    de9c:	25202c64 	.word	0x25202c64
    dea0:	25202c64 	.word	0x25202c64
    dea4:	25202c64 	.word	0x25202c64
    dea8:	25202c64 	.word	0x25202c64
    deac:	25202c64 	.word	0x25202c64
    deb0:	25202c64 	.word	0x25202c64
    deb4:	52207d64 	.word	0x52207d64
    deb8:	3a646165 	.word	0x3a646165
    debc:	2c642520 	.word	0x2c642520
    dec0:	6c614320 	.word	0x6c614320
    dec4:	616c7563 	.word	0x616c7563
    dec8:	203a6574 	.word	0x203a6574
    decc:	00006425 	.word	0x00006425
    ded0:	63656843 	.word	0x63656843
    ded4:	6d75736b 	.word	0x6d75736b
    ded8:	69725720 	.word	0x69725720
    dedc:	432f6574 	.word	0x432f6574
    dee0:	75636c61 	.word	0x75636c61
    dee4:	6574616c 	.word	0x6574616c
    dee8:	00000000 	.word	0x00000000
    deec:	63656843 	.word	0x63656843
    def0:	6d75736b 	.word	0x6d75736b
    def4:	65764f20 	.word	0x65764f20
    def8:	69727772 	.word	0x69727772
    defc:	00006574 	.word	0x00006574
    df00:	61726150 	.word	0x61726150
    df04:	72706170 	.word	0x72706170
    df08:	73616b69 	.word	0x73616b69
    df0c:	00000000 	.word	0x00000000
    df10:	30256325 	.word	0x30256325
    df14:	30257832 	.word	0x30257832
    df18:	30257832 	.word	0x30257832
    df1c:	30257832 	.word	0x30257832
    df20:	63257832 	.word	0x63257832
    df24:	00000000 	.word	0x00000000
    df28:	30256325 	.word	0x30256325
    df2c:	30257832 	.word	0x30257832
    df30:	30257832 	.word	0x30257832
    df34:	63257832 	.word	0x63257832
    df38:	00000000 	.word	0x00000000
    df3c:	63256325 	.word	0x63256325
    df40:	63256325 	.word	0x63256325
    df44:	78323025 	.word	0x78323025
    df48:	78323025 	.word	0x78323025
    df4c:	78323025 	.word	0x78323025
    df50:	30306325 	.word	0x30306325
    df54:	0000000a 	.word	0x0000000a
    df58:	63256325 	.word	0x63256325
    df5c:	78323025 	.word	0x78323025
    df60:	78323025 	.word	0x78323025
    df64:	78323025 	.word	0x78323025
    df68:	78323025 	.word	0x78323025
    df6c:	78323025 	.word	0x78323025
    df70:	00006325 	.word	0x00006325
    df74:	78323025 	.word	0x78323025
    df78:	00000000 	.word	0x00000000
    df7c:	000a3030 	.word	0x000a3030
    df80:	682f2e2e 	.word	0x682f2e2e
    df84:	732f6c61 	.word	0x732f6c61
    df88:	682f6372 	.word	0x682f6372
    df8c:	615f6c61 	.word	0x615f6c61
    df90:	615f6364 	.word	0x615f6364
    df94:	636e7973 	.word	0x636e7973
    df98:	0000632e 	.word	0x0000632e
    df9c:	682f2e2e 	.word	0x682f2e2e
    dfa0:	732f6c61 	.word	0x732f6c61
    dfa4:	682f6372 	.word	0x682f6372
    dfa8:	635f6c61 	.word	0x635f6c61
    dfac:	735f6372 	.word	0x735f6372
    dfb0:	2e636e79 	.word	0x2e636e79
    dfb4:	00000063 	.word	0x00000063
    dfb8:	682f2e2e 	.word	0x682f2e2e
    dfbc:	732f6c61 	.word	0x732f6c61
    dfc0:	682f6372 	.word	0x682f6372
    dfc4:	665f6c61 	.word	0x665f6c61
    dfc8:	6873616c 	.word	0x6873616c
    dfcc:	0000632e 	.word	0x0000632e
    dfd0:	682f2e2e 	.word	0x682f2e2e
    dfd4:	732f6c61 	.word	0x732f6c61
    dfd8:	682f6372 	.word	0x682f6372
    dfdc:	695f6c61 	.word	0x695f6c61
    dfe0:	6d5f6332 	.word	0x6d5f6332
    dfe4:	7973615f 	.word	0x7973615f
    dfe8:	632e636e 	.word	0x632e636e
    dfec:	00000000 	.word	0x00000000
    dff0:	682f2e2e 	.word	0x682f2e2e
    dff4:	732f6c61 	.word	0x732f6c61
    dff8:	682f6372 	.word	0x682f6372
    dffc:	695f6c61 	.word	0x695f6c61
    e000:	00632e6f 	.word	0x00632e6f
    e004:	682f2e2e 	.word	0x682f2e2e
    e008:	732f6c61 	.word	0x732f6c61
    e00c:	682f6372 	.word	0x682f6372
    e010:	715f6c61 	.word	0x715f6c61
    e014:	5f697073 	.word	0x5f697073
    e018:	2e616d64 	.word	0x2e616d64
    e01c:	00000063 	.word	0x00000063
    e020:	682f2e2e 	.word	0x682f2e2e
    e024:	732f6c61 	.word	0x732f6c61
    e028:	682f6372 	.word	0x682f6372
    e02c:	735f6c61 	.word	0x735f6c61
    e030:	6d5f6970 	.word	0x6d5f6970
    e034:	7973615f 	.word	0x7973615f
    e038:	632e636e 	.word	0x632e636e
    e03c:	00000000 	.word	0x00000000
    e040:	682f2e2e 	.word	0x682f2e2e
    e044:	732f6c61 	.word	0x732f6c61
    e048:	682f6372 	.word	0x682f6372
    e04c:	735f6c61 	.word	0x735f6c61
    e050:	6d5f6970 	.word	0x6d5f6970
    e054:	616d645f 	.word	0x616d645f
    e058:	0000632e 	.word	0x0000632e
    e05c:	682f2e2e 	.word	0x682f2e2e
    e060:	732f6c61 	.word	0x732f6c61
    e064:	682f6372 	.word	0x682f6372
    e068:	745f6c61 	.word	0x745f6c61
    e06c:	72656d69 	.word	0x72656d69
    e070:	0000632e 	.word	0x0000632e
    e074:	682f2e2e 	.word	0x682f2e2e
    e078:	732f6c61 	.word	0x732f6c61
    e07c:	682f6372 	.word	0x682f6372
    e080:	755f6c61 	.word	0x755f6c61
    e084:	74726173 	.word	0x74726173
    e088:	7973615f 	.word	0x7973615f
    e08c:	632e636e 	.word	0x632e636e
    e090:	00000000 	.word	0x00000000
    e094:	682f2e2e 	.word	0x682f2e2e
    e098:	732f6c61 	.word	0x732f6c61
    e09c:	682f6372 	.word	0x682f6372
    e0a0:	755f6c61 	.word	0x755f6c61
    e0a4:	74726173 	.word	0x74726173
    e0a8:	6e79735f 	.word	0x6e79735f
    e0ac:	00632e63 	.word	0x00632e63
    e0b0:	682f2e2e 	.word	0x682f2e2e
    e0b4:	752f6c61 	.word	0x752f6c61
    e0b8:	736c6974 	.word	0x736c6974
    e0bc:	6372732f 	.word	0x6372732f
    e0c0:	6974752f 	.word	0x6974752f
    e0c4:	6c5f736c 	.word	0x6c5f736c
    e0c8:	2e747369 	.word	0x2e747369
    e0cc:	00000063 	.word	0x00000063
    e0d0:	682f2e2e 	.word	0x682f2e2e
    e0d4:	752f6c61 	.word	0x752f6c61
    e0d8:	736c6974 	.word	0x736c6974
    e0dc:	6372732f 	.word	0x6372732f
    e0e0:	6974752f 	.word	0x6974752f
    e0e4:	725f736c 	.word	0x725f736c
    e0e8:	62676e69 	.word	0x62676e69
    e0ec:	65666675 	.word	0x65666675
    e0f0:	00632e72 	.word	0x00632e72

0000e0f4 <_adcs>:
    e0f4:	01000000 0003000c 00041807 00000000     ................
    e104:	0014080b 00010000 000c0100 18040003     ................
    e114:	00000004 080b0000 00000014 682f2e2e     ............../h
    e124:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
    e134:	00000000                                ....

0000e138 <_cfgs>:
    e138:	00200600 08068000 00200400 08068000     .. ....... .....
    e148:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
    e168:	00200b00 14000003 00200a00 08000002     .. ....... .....
    e178:	00201300 14000003 00000000 00000000     .. .............
	...
    e228:	00005400 1c000000 00005300 0c000000     .T.......S......

0000e238 <user_mux_confs>:
	...
    e264:	04030201 04030201 00000000 00000000     ................
	...

0000e27c <channel_confs>:
    e27c:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

0000e2bc <interrupt_cfg>:
    e2bc:	00000002 00000002 00000002 00000002     ................
	...
    e33c:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    e34c:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    e35c:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
    e36c:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
    e37c:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    e38c:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    e39c:	43000000 43000400 43000800 43000c00     ...C...C...C...C

0000e3ac <_usarts>:
    e3ac:	00000000 40100004 00030000 00700002     .......@......p.
    e3bc:	0000aaaa 00000000 00000001 40100004     ...............@
    e3cc:	00030000 00700002 0000aaaa 00000000     ......p.........
    e3dc:	00000002 40100004 00030000 00700002     .......@......p.
    e3ec:	00005555 00000000 00000004 40100004     UU.............@
    e3fc:	00030000 00700002 0000aaaa 00000000     ......p.........
    e40c:	00000006 40100004 00030000 00700002     .......@......p.
    e41c:	0000aaaa 00000000                       ........

0000e424 <_i2cms>:
    e424:	00000005 00200014 00000100 0000e6e5     ...... .........
    e434:	00d70000 02dc6c00                       .....l..

0000e43c <sercomspi_regs>:
    e43c:	3020000c 00020000 00000000 01ff0005     .. 0............
    e44c:	20000c03 00000000 00000000 ff000600     ... ............
    e45c:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    e46c:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    e47c:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    e48c:	42001400 42001800 43001400 43001800     ...B...B...C...C

0000e49c <_tcs>:
    e49c:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
    e4ac:	00000000 006c0001 00000308 00000021     ......l.....!...
    e4bc:	00003a98 00000000 006d0002 00000308     .:........m.....
    e4cc:	00000021 00003a98 00000000 006e0003     !....:........n.
    e4dc:	00000308 00000021 00003a98 00000000     ....!....:......
    e4ec:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    e4fc:	0000632e                                .c..

0000e500 <_usb_ep_cfgs>:
    e500:	20000d28 00000000 00000040 00000000     (.. ....@.......
	...
    e518:	20000d20 00000000 00000008 20000ce0      .. ........... 
    e528:	20000cd8 00080040 00000000 00000000     ... @...........
	...
    e540:	20000c98 00400000 682f2e2e 772f6c70     ... ..@.../hpl/w
    e550:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    e560:	656d6954 2074756f 63736944 656e6e6f     Timeout Disconne
    e570:	26207463 73655220 52207465 69656365     ct & Reset Recei
    e580:	00726576 7974227b 3a226570 52415722     ver.{"type":"WAR
    e590:	474e494e 22202c22 61746164 5b203a22     NING", "data": [
    e5a0:	22732522 0a0d7d5d 00000000 656d6954     "%s"]}......Time
    e5b0:	2074756f 65522026 20746573 65636552     out & Reset Rece
    e5c0:	72657669 00000000 645f7872 6c62756f     iver....rx_doubl
    e5d0:	75625f65 72656666 65766f20 6e757272     e_buffer overrun
    e5e0:	00003120 645f7872 6c62756f 75625f65      1..rx_double_bu
    e5f0:	72656666 65766f20 6e757272 00003220     ffer overrun 2..
    e600:	645f7872 6c62756f 75625f65 72656666     rx_double_buffer
    e610:	65766f20 6e757272 00003320 6d617246      overrun 3..Fram
    e620:	74532065 20747261 7366664f 00007465     e Start Offset..
    e630:	6e6e6f43 00746365 7974227b 3a226570     Connect.{"type":
    e640:	41572220 4e494e52 202c2247 74616422      "WARNING", "dat
    e650:	203a2261 6e55225b 776f6e6b 73654d20     a": ["Unknow Mes
    e660:	65676173 70795420 7d5d2265 0000000d     sage Type"]}....
    e670:	7974227b 3a226570 41572220 4e494e52     {"type": "WARNIN
    e680:	202c2247 74616422 203a2261 6e49225b     G", "data": ["In
    e690:	696c6176 68432064 736b6365 5d226d75     valid Checksum"]
    e6a0:	00000d7d 7974227b 3a226570 52452220     }...{"type": "ER
    e6b0:	22524f52 6422202c 22617461 225b203a     ROR", "data": ["
    e6c0:	6d617246 72452065 22726f72 000d7d5d     Frame Error"]}..
    e6d0:	7974227b 3a226570 52452220 22524f52     {"type": "ERROR"
    e6e0:	6422202c 22617461 225b203a 69726150     , "data": ["Pari
    e6f0:	45207974 726f7272 0d7d5d22 00000000     ty Error"]}.....
    e700:	49505351 6f725020 6d617267 61745320     QSPI Program Sta
    e710:	64657472 00000d0a 73616c46 72652068     rted....Flash er
    e720:	20657361 63637573 66737365 0d0a6c75     ase successful..
    e730:	00000000 73616c46 72772068 20657469     ....Flash write 
    e740:	63637573 66737365 0d0a6c75 00000000     successful......
    e750:	73616c46 65722068 73206461 65636375     Flash read succe
    e760:	75667373 000d0a6c 73616c46 61642068     ssful...Flash da
    e770:	76206174 66697265 74616369 206e6f69     ta verification 
    e780:	6c696166 0a2e6465 0000000d 74697257     failed......Writ
    e790:	202d2065 64616552 20736920 63637573     e - Read is succ
    e7a0:	66737365 69206c75 5351206e 46204950     essful in QSPI F
    e7b0:	6873616c 6d656d20 2e79726f 00000d0a     lash memory.....
    e7c0:	64616552 20676e69 72657355 776f5220     Reading User Row
    e7d0:	00000000 7974227b 3a226570 474f4c22     ....{"type":"LOG
    e7e0:	22202c22 61746164 5b203a22 22732522     ", "data": ["%s"
    e7f0:	0a0d7d5d 00000000 69726556 6e697966     ]}......Verifyin
    e800:	73552067 52207265 0000776f 61647055     g User Row..Upda
    e810:	676e6974 65735520 6f522072 00000077     ting User Row...
    e820:	68636e55 65676e61 73552064 52207265     Unchanged User R
    e830:	0000776f 72617453 6e492074 61697469     ow..Start Initia
    e840:	657a696c 00000064 6e6b6e55 206e776f     lized...Unknown 
    e850:	65736552 6f532074 65637275 00000000     Reset Source....
    e860:	55206f4e 2074696e 74736554 00000000     No Unit Test....
    e870:	48206f4e 77647261 20657261 74736554     No Hardware Test
    e880:	00000000 706d6f43 7469736f 65442065     ....Composite De
    e890:	65636976 696e4920 6c616974 64657a69     vice Initialized
    e8a0:	00000000 64697247 646f4d20 20656c75     ....Grid Module 
    e8b0:	74696e49 696c6169 0064657a 65746e45     Initialized.Ente
    e8c0:	676e6972 69614d20 6f4c206e 0000706f     ring Main Loop..
    e8d0:	706d6f43 7469736f 65442065 65636976     Composite Device
    e8e0:	6e6f4320 7463656e 00006465 7974227b      Connected..{"ty
    e8f0:	3a226570 53415422 202c224b 74616422     pe":"TASK", "dat
    e900:	203a2261 0000005b 22642522 00000000     a": [..."%d"....
    e910:	0000202c 7974227b 3a226570 4f4f4c22     , ..{"type":"LOO
    e920:	202c2250 74616422 203a2261 6425225b     P", "data": ["%d
    e930:	22202c22 2c226425 64252220 22202c22     ", "%d", "%d", "
    e940:	5d226425 000a0d7d                       %d"]}...

0000e948 <keyboard_report_desc>:
    e948:	06090105 070501a1 e729e019 01250015     ..........)...%.
    e958:	08950175 01810281 65290019 65250015     u.........)e..%e
    e968:	06950875 08050081 05290119 01250015     u.........)...%.
    e978:	05950175 03950291 00c00191              u...........

0000e984 <mouse_report_desc>:
    e984:	02090105 010901a1 090500a1 03290119     ..............).
    e994:	01250015 03950175 05750281 01810195     ..%.u.....u.....
    e9a4:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
    e9b4:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
    e9c4:	73752f65 2e636462 00000063              e/usbdc.c...

0000e9d0 <_global_impure_ptr>:
    e9d0:	2000055c                                \.. 

0000e9d4 <__sf_fake_stderr>:
	...

0000e9f4 <__sf_fake_stdin>:
	...

0000ea14 <__sf_fake_stdout>:
	...
    ea34:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    ea44:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    ea54:	31300046 35343332 39383736 64636261     F.0123456789abcd
    ea64:	00006665                                ef..

0000ea68 <_init>:
    ea68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ea6a:	bf00      	nop
    ea6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ea6e:	bc08      	pop	{r3}
    ea70:	469e      	mov	lr, r3
    ea72:	4770      	bx	lr

0000ea74 <__init_array_start>:
    ea74:	00000289 	.word	0x00000289

0000ea78 <_fini>:
    ea78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ea7a:	bf00      	nop
    ea7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ea7e:	bc08      	pop	{r3}
    ea80:	469e      	mov	lr, r3
    ea82:	4770      	bx	lr

0000ea84 <__fini_array_start>:
    ea84:	00000265 	.word	0x00000265
