
*** Running vivado
    with args -log mouse_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mouse_led.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mouse_led.tcl -notrace
Command: synth_design -top mouse_led -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10737
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1968.363 ; gain = 369.770 ; free physical = 22431 ; free virtual = 28788
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2969.734; parent = 1971.336; children = 998.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mouse_led' [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/mouse_led.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mouse' [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/mouse.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ps2_rxtx' [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/ps2_rxtx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/ps2_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (0#1) [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/ps2_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ps2_tx' [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/ps2_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ps2_tx' (0#1) [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/ps2_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ps2_rxtx' (0#1) [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/ps2_rxtx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mouse' (0#1) [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/mouse.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mouse_led' (0#1) [/home/marc/projects/FPGA_Falling_Sand_Game/src/hdl/mouse_led.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.301 ; gain = 439.707 ; free physical = 22514 ; free virtual = 28875
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.703; parent = 2038.305; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.113 ; gain = 457.520 ; free physical = 22513 ; free virtual = 28873
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3054.516; parent = 2056.117; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2056.113 ; gain = 457.520 ; free physical = 22513 ; free virtual = 28873
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3054.516; parent = 2056.117; children = 998.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.113 ; gain = 0.000 ; free physical = 22508 ; free virtual = 28868
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marc/projects/FPGA_Falling_Sand_Game/src/main.xdc]
Finished Parsing XDC File [/home/marc/projects/FPGA_Falling_Sand_Game/src/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marc/projects/FPGA_Falling_Sand_Game/src/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mouse_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mouse_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.863 ; gain = 0.000 ; free physical = 22405 ; free virtual = 28780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.863 ; gain = 0.000 ; free physical = 22405 ; free virtual = 28780
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22464 ; free virtual = 28840
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22464 ; free virtual = 28840
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22464 ; free virtual = 28840
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mouse'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    DATA |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ps2_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
         REQUEST_TO_SEND |                              001 |                              001
                   START |                              010 |                              010
                    DATA |                              011 |                              011
                    STOP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ps2_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        SEND_INIT_PACKET |                              000 |                              000
                    WAIT |                              001 |                              001
     RECEIVE_INIT_PACKET |                              010 |                              010
        RECEIVE_PACKET_1 |                              011 |                              011
        RECEIVE_PACKET_2 |                              100 |                              100
        RECEIVE_PACKET_3 |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mouse'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22456 ; free virtual = 28832
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input   13 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   7 Input    9 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22444 ; free virtual = 28826
Synthesis current peak Physical Memory [PSS] (MB): peak = 1385.566; parent = 1180.021; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22311 ; free virtual = 28701
Synthesis current peak Physical Memory [PSS] (MB): peak = 1490.100; parent = 1284.617; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22307 ; free virtual = 28696
Synthesis current peak Physical Memory [PSS] (MB): peak = 1491.787; parent = 1286.305; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22308 ; free virtual = 28698
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.174; parent = 1286.691; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22293 ; free virtual = 28681
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.326; parent = 1286.844; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22294 ; free virtual = 28683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.342; parent = 1286.859; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22294 ; free virtual = 28683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.357; parent = 1286.875; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22294 ; free virtual = 28683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.420; parent = 1286.938; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22294 ; free virtual = 28683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.420; parent = 1286.938; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22294 ; free virtual = 28683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.451; parent = 1286.969; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    12|
|4     |LUT2   |    25|
|5     |LUT3   |    35|
|6     |LUT4   |     6|
|7     |LUT5   |    21|
|8     |LUT6   |    26|
|9     |FDCE   |    86|
|10    |FDPE   |     1|
|11    |IBUF   |     2|
|12    |IOBUF  |     2|
|13    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22294 ; free virtual = 28683
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.482; parent = 1287.000; children = 205.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3182.250; parent = 2183.852; children = 998.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2215.863 ; gain = 457.520 ; free physical = 22342 ; free virtual = 28731
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2215.863 ; gain = 617.270 ; free physical = 22342 ; free virtual = 28731
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.863 ; gain = 0.000 ; free physical = 22453 ; free virtual = 28842
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.863 ; gain = 0.000 ; free physical = 22395 ; free virtual = 28785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 71b12b59
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2215.863 ; gain = 945.246 ; free physical = 22606 ; free virtual = 28995
INFO: [Common 17-1381] The checkpoint '/home/marc/projects/FPGA_Falling_Sand_Game/src/project_1/project_1.runs/synth_1/mouse_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mouse_led_utilization_synth.rpt -pb mouse_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 09:38:09 2023...
