Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f6c1923624324171b453415e3066d13f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot PUF_controller_tb_behav xil_defaultlib.PUF_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.request_ctrl_unit [request_ctrl_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.pattern_ctrl_unit [pattern_ctrl_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.tune_ctrl_unit [tune_ctrl_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.PUF_controller [puf_controller_default]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture behavioral of entity xil_defaultlib.CHOICE_PUF [choice_puf_default]
Compiling architecture behavioral of entity xil_defaultlib.CHOICE_PUF_gen [choice_puf_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.puf_controller_tb
Built simulation snapshot PUF_controller_tb_behav
