{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521684765643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521684765647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 23:12:45 2018 " "Processing started: Wed Mar 21 23:12:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521684765647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684765647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projaoc -c projaoc " "Command: quartus_map --read_settings_files=on --write_settings_files=off projaoc -c projaoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684765648 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1521684766567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/SO/processador/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRegistradores " "Found entity 1: memoriaRegistradores" {  } { { "memoriaRegistradores.v" "" { Text "C:/SO/processador/memoriaRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancodememoria.v 1 1 " "Found 1 design units, including 1 entities, in source file bancodememoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoDeMemoria " "Found entity 1: bancoDeMemoria" {  } { { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoriaInstrucoes.v(19) " "Verilog HDL information at memoriaInstrucoes.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "memoriaInstrucoes.v" "" { Text "C:/SO/processador/memoriaInstrucoes.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521684777720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucoes " "Found entity 1: memoriaInstrucoes" {  } { { "memoriaInstrucoes.v" "" { Text "C:/SO/processador/memoriaInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/SO/processador/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordebits.v 1 1 " "Found 1 design units, including 1 entities, in source file extensordebits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensorDeBits " "Found entity 1: extensorDeBits" {  } { { "extensorDeBits.v" "" { Text "C:/SO/processador/extensorDeBits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/SO/processador/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorinstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file somadorinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 somadorInstrucoes " "Found entity 1: somadorInstrucoes" {  } { { "somadorInstrucoes.v" "" { Text "C:/SO/processador/somadorInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxula.v 1 1 " "Found 1 design units, including 1 entities, in source file muxula.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxUla " "Found entity 1: muxUla" {  } { { "muxUla.v" "" { Text "C:/SO/processador/muxUla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInstrucao " "Found entity 1: muxInstrucao" {  } { { "muxInstrucao.v" "" { Text "C:/SO/processador/muxInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projaoc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projaoc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projaoc " "Found entity 1: projaoc" {  } { { "projaoc.bdf" "" { Schematic "C:/SO/processador/projaoc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegistradores " "Found entity 1: muxRegistradores" {  } { { "muxRegistradores.v" "" { Text "C:/SO/processador/muxRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbranch.v 1 1 " "Found 1 design units, including 1 entities, in source file muxbranch.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxBranch " "Found entity 1: muxBranch" {  } { { "muxBranch.v" "" { Text "C:/SO/processador/muxBranch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unidadeControle.v(87) " "Verilog HDL warning at unidadeControle.v(87): extended using \"x\" or \"z\"" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1521684777734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unidadeControle.v(106) " "Verilog HDL warning at unidadeControle.v(106): extended using \"x\" or \"z\"" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1521684777734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unidadeControle.v(125) " "Verilog HDL warning at unidadeControle.v(125): extended using \"x\" or \"z\"" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1521684777734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unidadeControle.v(144) " "Verilog HDL warning at unidadeControle.v(144): extended using \"x\" or \"z\"" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1521684777734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unidadeControle.v(163) " "Verilog HDL warning at unidadeControle.v(163): extended using \"x\" or \"z\"" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1521684777734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "unidadeControle.v(182) " "Verilog HDL warning at unidadeControle.v(182): extended using \"x\" or \"z\"" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1521684777734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "C:/SO/processador/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidadedados.v 1 1 " "Found 1 design units, including 1 entities, in source file saidadedados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDeDados " "Found entity 1: saidaDeDados" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidadoisdisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file saidadoisdisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDoisDisplays " "Found entity 1: saidaDoisDisplays" {  } { { "saidaDoisDisplays.v" "" { Text "C:/SO/processador/saidaDoisDisplays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidaquatrodisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file saidaquatrodisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaQuatroDisplays " "Found entity 1: saidaQuatroDisplays" {  } { { "saidaQuatroDisplays.v" "" { Text "C:/SO/processador/saidaQuatroDisplays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doisdisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file doisdisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 doisDisplays " "Found entity 1: doisDisplays" {  } { { "doisDisplays.v" "" { Text "C:/SO/processador/doisDisplays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quatrodisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file quatrodisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 quatroDisplays " "Found entity 1: quatroDisplays" {  } { { "quatroDisplays.v" "" { Text "C:/SO/processador/quatroDisplays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdadoreg3.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdadoreg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxDadoReg3 " "Found entity 1: muxDadoReg3" {  } { { "muxDadoReg3.v" "" { Text "C:/SO/processador/muxDadoReg3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradadedados.v 1 1 " "Found 1 design units, including 1 entities, in source file entradadedados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDeDados " "Found entity 1: entradaDeDados" {  } { { "entradaDeDados.v" "" { Text "C:/SO/processador/entradaDeDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqdivider " "Found entity 1: freqdivider" {  } { { "freqdivider.v" "" { Text "C:/SO/processador/freqdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777746 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute top.v(4) " "Unrecognized synthesis attribute \"attribute\" at top.v(4)" {  } { { "top.v" "" { Text "C:/SO/processador/top.v" 4 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777747 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "PERIOD top.v(4) " "Unrecognized synthesis attribute \"PERIOD\" at top.v(4)" {  } { { "top.v" "" { Text "C:/SO/processador/top.v" 4 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777747 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "clk top.v(4) " "Unrecognized synthesis attribute \"clk\" at top.v(4)" {  } { { "top.v" "" { Text "C:/SO/processador/top.v" 4 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/SO/processador/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxclock.v 1 1 " "Found 1 design units, including 1 entities, in source file muxclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxClock " "Found entity 1: muxClock" {  } { { "muxClock.v" "" { Text "C:/SO/processador/muxClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd.v 1 1 " "Found 1 design units, including 1 entities, in source file hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "HD.v" "" { Text "C:/SO/processador/HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIEntradaSaida.v(29) " "Verilog HDL information at MIEntradaSaida.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "MIEntradaSaida.v" "" { Text "C:/SO/processador/MIEntradaSaida.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521684777756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mientradasaida.v 1 1 " "Found 1 design units, including 1 entities, in source file mientradasaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIEntradaSaida " "Found entity 1: MIEntradaSaida" {  } { { "MIEntradaSaida.v" "" { Text "C:/SO/processador/MIEntradaSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInstrucoes " "Found entity 1: muxInstrucoes" {  } { { "muxInstrucoes.v" "" { Text "C:/SO/processador/muxInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tabelaprocessos.v 1 1 " "Found 1 design units, including 1 entities, in source file tabelaprocessos.v" { { "Info" "ISGN_ENTITY_NAME" "1 tabelaProcessos " "Found entity 1: tabelaProcessos" {  } { { "tabelaProcessos.v" "" { Text "C:/SO/processador/tabelaProcessos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contexto.v 1 1 " "Found 1 design units, including 1 entities, in source file contexto.v" { { "Info" "ISGN_ENTITY_NAME" "1 contexto " "Found entity 1: contexto" {  } { { "contexto.v" "" { Text "C:/SO/processador/contexto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcontexto.v 1 1 " "Found 1 design units, including 1 entities, in source file muxcontexto.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxContexto " "Found entity 1: muxContexto" {  } { { "muxContexto.v" "" { Text "C:/SO/processador/muxContexto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contextoinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file contextoinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contextoInstrucao " "Found entity 1: contextoInstrucao" {  } { { "contextoInstrucao.v" "" { Text "C:/SO/processador/contextoInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temporizador.v(27) " "Verilog HDL information at temporizador.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "temporizador.v" "" { Text "C:/SO/processador/temporizador.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521684777765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "C:/SO/processador/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxhdcontext.v 1 1 " "Found 1 design units, including 1 entities, in source file muxhdcontext.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxHDContext " "Found entity 1: muxHDContext" {  } { { "muxHDContext.v" "" { Text "C:/SO/processador/muxHDContext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/muxsaida.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/muxsaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxSaida " "Found entity 1: muxSaida" {  } { { "output_files/muxSaida.v" "" { Text "C:/SO/processador/output_files/muxSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684777768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684777768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projaoc " "Elaborating entity \"projaoc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521684777873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "memoriaInstrucoes inst2 " "Block or symbol \"memoriaInstrucoes\" of instance \"inst2\" overlaps another block or symbol" {  } { { "projaoc.bdf" "" { Schematic "C:/SO/processador/projaoc.bdf" { { 496 104 352 576 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1521684777875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:inst1 " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:inst1\"" {  } { { "projaoc.bdf" "inst1" { Schematic "C:/SO/processador/projaoc.bdf" { { -88 856 1160 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxClock muxClock:inst22 " "Elaborating entity \"muxClock\" for hierarchy \"muxClock:inst22\"" {  } { { "projaoc.bdf" "inst22" { Schematic "C:/SO/processador/projaoc.bdf" { { 560 -576 -400 672 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdivider freqdivider:inst21 " "Elaborating entity \"freqdivider\" for hierarchy \"freqdivider:inst21\"" {  } { { "projaoc.bdf" "inst21" { Schematic "C:/SO/processador/projaoc.bdf" { { 576 -1096 -944 656 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst27 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst27\"" {  } { { "projaoc.bdf" "inst27" { Schematic "C:/SO/processador/projaoc.bdf" { { 656 -1112 -944 768 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(54) " "Verilog HDL assignment warning at DeBounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "C:/SO/processador/DeBounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521684777880 "|projaoc|DeBounce:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInstrucoes muxInstrucoes:inst31 " "Elaborating entity \"muxInstrucoes\" for hierarchy \"muxInstrucoes:inst31\"" {  } { { "projaoc.bdf" "inst31" { Schematic "C:/SO/processador/projaoc.bdf" { { 496 504 752 640 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777881 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_temporizador muxInstrucoes.v(16) " "Verilog HDL Always Construct warning at muxInstrucoes.v(16): variable \"flag_temporizador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucoes.v" "" { Text "C:/SO/processador/muxInstrucoes.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777882 "|projaoc|muxInstrucoes:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dado_temporizador muxInstrucoes.v(17) " "Verilog HDL Always Construct warning at muxInstrucoes.v(17): variable \"dado_temporizador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucoes.v" "" { Text "C:/SO/processador/muxInstrucoes.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777882 "|projaoc|muxInstrucoes:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:inst32 " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:inst32\"" {  } { { "projaoc.bdf" "inst32" { Schematic "C:/SO/processador/projaoc.bdf" { { 280 112 352 392 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777882 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_instrucoes\[5..10\] 0 temporizador.v(19) " "Net \"mem_instrucoes\[5..10\]\" at temporizador.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "temporizador.v" "" { Text "C:/SO/processador/temporizador.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1521684777885 "|projaoc|temporizador:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contexto contexto:inst24 " "Elaborating entity \"contexto\" for hierarchy \"contexto:inst24\"" {  } { { "projaoc.bdf" "inst24" { Schematic "C:/SO/processador/projaoc.bdf" { { -88 1680 1936 24 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRegistradores memoriaRegistradores:inst7 " "Elaborating entity \"memoriaRegistradores\" for hierarchy \"memoriaRegistradores:inst7\"" {  } { { "projaoc.bdf" "inst7" { Schematic "C:/SO/processador/projaoc.bdf" { { 280 1024 1416 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegistradores muxRegistradores:inst9 " "Elaborating entity \"muxRegistradores\" for hierarchy \"muxRegistradores:inst9\"" {  } { { "projaoc.bdf" "inst9" { Schematic "C:/SO/processador/projaoc.bdf" { { 552 904 1136 696 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD HD:inst23 " "Elaborating entity \"HD\" for hierarchy \"HD:inst23\"" {  } { { "projaoc.bdf" "inst23" { Schematic "C:/SO/processador/projaoc.bdf" { { 656 2088 2336 800 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador HD.v(18) " "Verilog HDL or VHDL warning at HD.v(18): object \"contador\" assigned a value but never read" {  } { { "HD.v" "" { Text "C:/SO/processador/HD.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521684777900 "|projaoc|HD:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst12 " "Elaborating entity \"ula\" for hierarchy \"ula:inst12\"" {  } { { "projaoc.bdf" "inst12" { Schematic "C:/SO/processador/projaoc.bdf" { { 240 1744 1944 352 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxUla muxUla:inst11 " "Elaborating entity \"muxUla\" for hierarchy \"muxUla:inst11\"" {  } { { "projaoc.bdf" "inst11" { Schematic "C:/SO/processador/projaoc.bdf" { { 400 1456 1704 512 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777902 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regOrExtensor muxUla.v(15) " "Verilog HDL Always Construct warning at muxUla.v(15): variable \"regOrExtensor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxUla.v" "" { Text "C:/SO/processador/muxUla.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777903 "|projaoc|muxUla:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensorDeBits extensorDeBits:inst8 " "Elaborating entity \"extensorDeBits\" for hierarchy \"extensorDeBits:inst8\"" {  } { { "projaoc.bdf" "inst8" { Schematic "C:/SO/processador/projaoc.bdf" { { 728 1088 1288 808 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDeDados entradaDeDados:inst20 " "Elaborating entity \"entradaDeDados\" for hierarchy \"entradaDeDados:inst20\"" {  } { { "projaoc.bdf" "inst20" { Schematic "C:/SO/processador/projaoc.bdf" { { 680 -40 168 760 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeMemoria bancoDeMemoria:inst15 " "Elaborating entity \"bancoDeMemoria\" for hierarchy \"bancoDeMemoria:inst15\"" {  } { { "projaoc.bdf" "inst15" { Schematic "C:/SO/processador/projaoc.bdf" { { 296 2080 2328 440 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst\"" {  } { { "projaoc.bdf" "inst" { Schematic "C:/SO/processador/projaoc.bdf" { { 544 -208 32 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInstrucao muxInstrucao:inst5 " "Elaborating entity \"muxInstrucao\" for hierarchy \"muxInstrucao:inst5\"" {  } { { "projaoc.bdf" "inst5" { Schematic "C:/SO/processador/projaoc.bdf" { { 232 -368 -224 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777908 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_pausa_contexto muxInstrucao.v(24) " "Verilog HDL Always Construct warning at muxInstrucao.v(24): variable \"flag_pausa_contexto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucao.v" "" { Text "C:/SO/processador/muxInstrucao.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777910 "|projaoc|muxInstrucao:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "endereco_antigo muxInstrucao.v(25) " "Verilog HDL Always Construct warning at muxInstrucao.v(25): variable \"endereco_antigo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucao.v" "" { Text "C:/SO/processador/muxInstrucao.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777910 "|projaoc|muxInstrucao:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_pausa_contexto muxInstrucao.v(33) " "Verilog HDL Always Construct warning at muxInstrucao.v(33): variable \"flag_pausa_contexto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucao.v" "" { Text "C:/SO/processador/muxInstrucao.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777910 "|projaoc|muxInstrucao:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "endereco_antigo muxInstrucao.v(34) " "Verilog HDL Always Construct warning at muxInstrucao.v(34): variable \"endereco_antigo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucao.v" "" { Text "C:/SO/processador/muxInstrucao.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777910 "|projaoc|muxInstrucao:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "endereco_antigo muxInstrucao.v(38) " "Verilog HDL Always Construct warning at muxInstrucao.v(38): variable \"endereco_antigo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxInstrucao.v" "" { Text "C:/SO/processador/muxInstrucao.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1521684777910 "|projaoc|muxInstrucao:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBranch muxBranch:inst16 " "Elaborating entity \"muxBranch\" for hierarchy \"muxBranch:inst16\"" {  } { { "projaoc.bdf" "inst16" { Schematic "C:/SO/processador/projaoc.bdf" { { 48 -264 24 160 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorInstrucoes somadorInstrucoes:inst4 " "Elaborating entity \"somadorInstrucoes\" for hierarchy \"somadorInstrucoes:inst4\"" {  } { { "projaoc.bdf" "inst4" { Schematic "C:/SO/processador/projaoc.bdf" { { 232 -128 -48 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxDadoReg3 muxDadoReg3:inst19 " "Elaborating entity \"muxDadoReg3\" for hierarchy \"muxDadoReg3:inst19\"" {  } { { "projaoc.bdf" "inst19" { Schematic "C:/SO/processador/projaoc.bdf" { { 448 1144 1336 560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstrucoes memoriaInstrucoes:inst2 " "Elaborating entity \"memoriaInstrucoes\" for hierarchy \"memoriaInstrucoes:inst2\"" {  } { { "projaoc.bdf" "inst2" { Schematic "C:/SO/processador/projaoc.bdf" { { 496 104 352 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777914 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_instrucoes\[2..16\] 0 memoriaInstrucoes.v(16) " "Net \"mem_instrucoes\[2..16\]\" at memoriaInstrucoes.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaInstrucoes.v" "" { Text "C:/SO/processador/memoriaInstrucoes.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1521684777916 "|projaoc|memoriaInstrucoes:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIEntradaSaida MIEntradaSaida:inst25 " "Elaborating entity \"MIEntradaSaida\" for hierarchy \"MIEntradaSaida:inst25\"" {  } { { "projaoc.bdf" "inst25" { Schematic "C:/SO/processador/projaoc.bdf" { { 568 200 464 712 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684777917 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem_instrucoes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem_instrucoes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1521684785824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doisDisplays doisDisplays:inst14 " "Elaborating entity \"doisDisplays\" for hierarchy \"doisDisplays:inst14\"" {  } { { "projaoc.bdf" "inst14" { Schematic "C:/SO/processador/projaoc.bdf" { { -680 1960 2136 -600 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684788209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDoisDisplays saidaDoisDisplays:inst6 " "Elaborating entity \"saidaDoisDisplays\" for hierarchy \"saidaDoisDisplays:inst6\"" {  } { { "projaoc.bdf" "inst6" { Schematic "C:/SO/processador/projaoc.bdf" { { -680 1696 1904 -600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684788210 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i saidaDoisDisplays.v(14) " "Verilog HDL Always Construct warning at saidaDoisDisplays.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "saidaDoisDisplays.v" "" { Text "C:/SO/processador/saidaDoisDisplays.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521684788211 "|projaoc|saidaDoisDisplays:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDeDados saidaDeDados:inst3 " "Elaborating entity \"saidaDeDados\" for hierarchy \"saidaDeDados:inst3\"" {  } { { "projaoc.bdf" "inst3" { Schematic "C:/SO/processador/projaoc.bdf" { { -472 1488 1632 -208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684788212 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida_1 saidaDeDados.v(23) " "Verilog HDL Always Construct warning at saidaDeDados.v(23): inferring latch(es) for variable \"saida_1\", which holds its previous value in one or more paths through the always construct" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521684788213 "|projaoc|saidaDeDados:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida_2 saidaDeDados.v(23) " "Verilog HDL Always Construct warning at saidaDeDados.v(23): inferring latch(es) for variable \"saida_2\", which holds its previous value in one or more paths through the always construct" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521684788213 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[0\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[0\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788213 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[1\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[1\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788213 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[2\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[2\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788213 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[3\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[3\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[4\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[4\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[5\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[5\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[6\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[6\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[7\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[7\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[8\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[8\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[9\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[9\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[10\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[10\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[11\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[11\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[12\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[12\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[13\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[13\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[14\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[14\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[15\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[15\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[16\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[16\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[17\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[17\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[18\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[18\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[19\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[19\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[20\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[20\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[21\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[21\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[22\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[22\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[23\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[23\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[24\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[24\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[25\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[25\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[26\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[26\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[27\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[27\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[28\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[28\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[29\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[29\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[30\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[30\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_2\[31\] saidaDeDados.v(28) " "Inferred latch for \"saida_2\[31\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788214 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[0\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[0\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[1\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[1\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[2\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[2\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[3\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[3\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[4\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[4\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[5\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[5\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[6\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[6\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[7\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[7\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[8\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[8\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[9\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[9\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[10\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[10\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[11\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[11\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[12\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[12\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[13\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[13\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[14\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[14\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[15\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[15\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[16\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[16\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[17\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[17\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[18\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[18\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[19\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[19\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[20\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[20\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[21\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[21\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[22\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[22\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[23\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[23\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[24\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[24\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[25\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[25\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[26\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[26\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[27\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[27\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788215 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[28\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[28\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788216 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[29\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[29\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788216 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[30\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[30\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788216 "|projaoc|saidaDeDados:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_1\[31\] saidaDeDados.v(28) " "Inferred latch for \"saida_1\[31\]\" at saidaDeDados.v(28)" {  } { { "saidaDeDados.v" "" { Text "C:/SO/processador/saidaDeDados.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684788216 "|projaoc|saidaDeDados:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quatroDisplays quatroDisplays:inst18 " "Elaborating entity \"quatroDisplays\" for hierarchy \"quatroDisplays:inst18\"" {  } { { "projaoc.bdf" "inst18" { Schematic "C:/SO/processador/projaoc.bdf" { { -512 1960 2144 -400 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684788216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaQuatroDisplays saidaQuatroDisplays:inst13 " "Elaborating entity \"saidaQuatroDisplays\" for hierarchy \"saidaQuatroDisplays:inst13\"" {  } { { "projaoc.bdf" "inst13" { Schematic "C:/SO/processador/projaoc.bdf" { { -512 1696 1904 -400 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684788217 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxClock:inst22\|Saida " "Found clock multiplexer muxClock:inst22\|Saida" {  } { { "muxClock.v" "" { Text "C:/SO/processador/muxClock.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1521684795636 "|projaoc|muxClock:inst22|Saida"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1521684795636 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bancoDeMemoria:inst15\|mem_ram_rtl_0 " "Inferred dual-clock RAM node \"bancoDeMemoria:inst15\|mem_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1521684821083 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "HD:inst23\|HD_rtl_0 " "Inferred dual-clock RAM node \"HD:inst23\|HD_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1521684821084 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoDeMemoria:inst15\|mem_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bancoDeMemoria:inst15\|mem_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 204 " "Parameter NUMWORDS_A set to 204" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 204 " "Parameter NUMWORDS_B set to 204" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HD:inst23\|HD_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HD:inst23\|HD_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 204 " "Parameter NUMWORDS_A set to 204" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 204 " "Parameter NUMWORDS_B set to 204" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521684906608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1521684906608 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1521684906608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula:inst12\|Div0\"" {  } { { "ula.v" "Div0" { Text "C:/SO/processador/ula.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521684906633 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ula:inst12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula:inst12\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "C:/SO/processador/ula.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521684906633 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bancoDeMemoria:inst15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bancoDeMemoria:inst15\|Mult0\"" {  } { { "bancoDeMemoria.v" "Mult0" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521684906633 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HD:inst23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HD:inst23\|Mult0\"" {  } { { "HD.v" "Mult0" { Text "C:/SO/processador/HD.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521684906633 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1521684906633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoDeMemoria:inst15\|altsyncram:mem_ram_rtl_0 " "Elaborated megafunction instantiation \"bancoDeMemoria:inst15\|altsyncram:mem_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684906713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoDeMemoria:inst15\|altsyncram:mem_ram_rtl_0 " "Instantiated megafunction \"bancoDeMemoria:inst15\|altsyncram:mem_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 204 " "Parameter \"NUMWORDS_A\" = \"204\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 204 " "Parameter \"NUMWORDS_B\" = \"204\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521684906713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2d1 " "Found entity 1: altsyncram_s2d1" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/SO/processador/db/altsyncram_s2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684906777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684906777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:inst12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ula:inst12\|lpm_divide:Div0\"" {  } { { "ula.v" "" { Text "C:/SO/processador/ula.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684906817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:inst12\|lpm_divide:Div0 " "Instantiated megafunction \"ula:inst12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684906817 ""}  } { { "ula.v" "" { Text "C:/SO/processador/ula.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521684906817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/SO/processador/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684906866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684906866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/SO/processador/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684906877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684906877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/SO/processador/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684906957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684906957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/SO/processador/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684907031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684907031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/SO/processador/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684907081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684907081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:inst12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ula:inst12\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "C:/SO/processador/ula.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684907107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:inst12\|lpm_mult:Mult0 " "Instantiated megafunction \"ula:inst12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907107 ""}  } { { "ula.v" "" { Text "C:/SO/processador/ula.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521684907107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/SO/processador/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684907161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684907161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoDeMemoria:inst15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\"" {  } { { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684907170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoDeMemoria:inst15\|lpm_mult:Mult0 " "Instantiated megafunction \"bancoDeMemoria:inst15\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521684907170 ""}  } { { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521684907170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bancoDeMemoria:inst15\|lpm_mult:Mult0\|multcore:mult_core bancoDeMemoria:inst15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684907201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bancoDeMemoria:inst15\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bancoDeMemoria:inst15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684907216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bancoDeMemoria:inst15\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] bancoDeMemoria:inst15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684907240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/SO/processador/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521684907289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521684907289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bancoDeMemoria:inst15\|lpm_mult:Mult0\|altshift:external_latency_ffs bancoDeMemoria:inst15\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bancoDeMemoria:inst15\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bancoDeMemoria.v" "" { Text "C:/SO/processador/bancoDeMemoria.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521684907303 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:inst12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ula:inst12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/SO/processador/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ula.v" "" { Text "C:/SO/processador/ula.v" 26 -1 0 } } { "projaoc.bdf" "" { Schematic "C:/SO/processador/projaoc.bdf" { { 240 1744 1944 352 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521684909718 "|projaoc|ula:inst12|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:inst12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ula:inst12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/SO/processador/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ula.v" "" { Text "C:/SO/processador/ula.v" 26 -1 0 } } { "projaoc.bdf" "" { Schematic "C:/SO/processador/projaoc.bdf" { { 240 1744 1944 352 "inst12" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521684909718 "|projaoc|ula:inst12|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1521684909718 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1521684909718 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1521684923005 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1521684923005 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521685017956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SO/processador/output_files/projaoc.map.smsg " "Generated suppressed messages file C:/SO/processador/output_files/projaoc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521685021689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521685026987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521685026987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115360 " "Implemented 115360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521685035627 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521685035627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115214 " "Implemented 115214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521685035627 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521685035627 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1521685035627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521685035627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1209 " "Peak virtual memory: 1209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521685035776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 23:17:15 2018 " "Processing ended: Wed Mar 21 23:17:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521685035776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:30 " "Elapsed time: 00:04:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521685035776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:49 " "Total CPU time (on all processors): 00:04:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521685035776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521685035776 ""}
