

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 11:03:50 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   55|   55|        26|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    284|
|Register         |        -|      -|     302|    103|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|     998|   1113|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fadd_32dEe_U2  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U3  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_fmul_32eOg_U4  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_240_p2                  |     +    |      0|  0|   3|           3|           1|
    |indvar_flatten_next_fu_234_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_318_p2                  |     +    |      0|  0|   3|           3|           1|
    |tmp_8_fu_337_p2                |     +    |      0|  0|   6|           6|           6|
    |tmp_9_fu_306_p2                |     +    |      0|  0|   4|           4|           3|
    |exitcond_flatten_fu_228_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_246_p2             |   icmp   |      0|  0|   2|           3|           4|
    |tmp_4_fu_288_p2                |    or    |      0|  0|   4|           4|           1|
    |j_mid2_fu_252_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_v_fu_260_p3           |  select  |      0|  0|   3|           1|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  36|          35|          27|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          3|   32|         96|
    |a_1_Addr_A_orig               |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter12      |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          3|   32|         96|
    |b_1_Addr_A_orig               |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_207_p0                 |  32|          3|   32|         96|
    |grp_fu_207_p1                 |  32|          3|   32|         96|
    |grp_fu_212_p0                 |  32|          3|   32|         96|
    |grp_fu_212_p1                 |  32|          3|   32|         96|
    |i_phi_fu_189_p4               |   3|          2|    3|          6|
    |i_reg_185                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_178_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_174        |   5|          2|    5|         10|
    |j_phi_fu_200_p4               |   3|          2|    3|          6|
    |j_reg_196                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 284|         45|  284|        827|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |exitcond_flatten_reg_348     |   1|   0|    1|          0|
    |i_reg_185                    |   3|   0|    3|          0|
    |indvar_flatten_next_reg_352  |   5|   0|    5|          0|
    |indvar_flatten_reg_174       |   5|   0|    5|          0|
    |j_1_reg_435                  |   3|   0|    3|          0|
    |j_mid2_reg_357               |   3|   0|    3|          0|
    |j_reg_196                    |   3|   0|    3|          0|
    |tmp_1_1_reg_485              |  32|   0|   32|          0|
    |tmp_1_2_reg_490              |  32|   0|   32|          0|
    |tmp_1_3_reg_495              |  32|   0|   32|          0|
    |tmp_6_1_reg_470              |  32|   0|   32|          0|
    |tmp_6_2_reg_465              |  32|   0|   32|          0|
    |tmp_6_3_reg_475              |  32|   0|   32|          0|
    |tmp_6_reg_460                |  32|   0|   32|          0|
    |tmp_mid2_v_reg_364           |   3|   0|    3|          0|
    |tmp_reg_370                  |   3|   0|    4|          1|
    |tmp_s_reg_480                |  32|   0|   32|          0|
    |exitcond_flatten_reg_348     |   0|   1|    1|          0|
    |j_mid2_reg_357               |   0|   3|    3|          0|
    |tmp_6_1_reg_470              |   0|  32|   32|          0|
    |tmp_6_2_reg_465              |   0|  32|   32|          0|
    |tmp_6_3_reg_475              |   0|  32|   32|          0|
    |tmp_mid2_v_reg_364           |   0|   3|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 302| 103|  406|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

