<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Document</title>

    <style>
        body{
            margin-left: 4rem;
            
        }
    </style>
</head>
<body>
    <pre>
<h1>CDICD LAB EXPERIMENTS</h1>
        <h2>1.CMOS INVERTER</h2>

<b>Source Code:</b>

module cmos_inverter(input wire in, output wire out);
supply0 gnd; 
supply1 vdd; 
pmos (out, vdd, in); 
nmos (out, gnd, in); 
endmodule

<b>Test Bench:</b>

module cmos_inverter_tb;
reg in;
wire out;
cmos_inverter c1(.in(in), .out(out)); 
initial
begin
$monitor ("in : %b , out : %b", in, out);
#10 in = 0;
#10 in = 1;
$finish;
end
endmodule


<h2>2.1 NAND GATE</h2>

<b>Source Code:</b>

module nandgate(c,a,b);
input a,b;
output c;
assign c= ~(a&b);
endmodule


<b>Test Bench:</b>

module nandgate_tb; 
reg a,b;
wire c;
nandgate DUT(c,a,b);
initial
begin
$monitor ($time,"a=%b, b=%b, c=%b",a,b,c);
#50 a=1'b0; b=1'b0;
#50 a=1'b0; b=1'b1;
#50 a=1'b1; b=1'b0;
#50 a=1'b1; b=1'b1;
#50 $finish;
end
endmodule

<h2> 2.2 NOR GATE</h2>

<b>Source Code:</b>

module norgate(c,a,b);
input a,b;
output c;
assign c= ~(a|b);
endmodule

<b>Test Bench:</b>

module norgate_tb; 
reg a,b;
wire c;
norgate DUT(c,a,b);
initial
begin
$monitor ($time,"a=%b, b=%b, c=%b",a,b,c);
#50 a=1'b0; b=1'b0;
#50 a=1'b0; b=1'b1;
#50 a=1'b1; b=1'b0;
#50 a=1'b1; b=1'b1;
#50 $finish;
end
endmodule


<h2> 3.1 XOR GATE</h2>

<b>Source Code:</b>

module xorgate(c,a,b);
input a,b;
output c;
assign c=a^b;
endmodule

<b>Test Bench:</b>

module xorgate_tb; 
reg a,b;
wire c;
xorgate DUT(c,a,b);
initial
begin
$monitor ($time,"a=%b, b=%b, c=%b",a,b,c);
#50 a=1'b0; b=1'b0;
#50 a=1'b0; b=1'b1;
#50 a=1'b1; b=1'b0;
#50 a=1'b1; b=1'b1;
#50 $finish;
end
endmodule

<h2>3.2 XNOR GATE</h2>

<b>Source Code:</b>

module xnorgate(c,a,b);
input a,b;
output c;
assign c= ~(a^b);
endmodule

<b>Test Bench:</b>

module xnorgate_tb; 
reg a,b;
wire c;
xnorgate DUT(c,a,b);
initial
begin
$monitor ($time,"a=%b, b=%b, c=%b",a,b,c);
#50 a=1'b0; b=1'b0;
#50 a=1'b0; b=1'b1;
#50 a=1'b1; b=1'b0;
#50 a=1'b1; b=1'b1;
#50 $finish;
end
endmodule

<h2>4. 2:1 MULTIPLEXER</h2>

<b>Source Code:</b>

module mux_2x1_df (input I0, I1, S, output Y);
assign Y = (~S & I0) | (S & I1);
endmodule


<b>Test Bench:</b>

module mux_tb;
reg I0, I1, S;
wire Y;
mux_2x1_df uut(I0, I1, S, Y);
initial begin
S = 0; I0 = 1; I1 = 0;
#10
I0 = 0; I1 = 1;
#10
S = 1; I0 = 1; I1 = 0;
#10
I0 = 0; I1 = 1; 
#10
$finish ();
end 
endmodule


<h2>5. FULL ADDER</h2>

<b>Source Code:</b>

module fulladder1 (a,b,cin,sum,carry);
input a,b,cin;
output sum,carry;
assign sum= a^b^cin;
assign carry= (a&b)|(a&cin)|(b&cin);
endmodule

<b>Test Bench:</b>

module fulladder1_tb; 
reg a,b,cin;
wire sum,carry;
fulladder1 adder (a,b,cin,sum,carry);
initial
begin
$monitor ($time,"a=%b,b=%b,cin=%b,sum=%b,carry=%b",a,b,cin,sum,carry);
#5 a=0;b=0;cin=0;
#5 a=0;b=0;cin=1;
#5 a=0;b=1;cin=0;
#5 a=0;b=1;cin=1;
#5 a=1;b=0;cin=0;
#5 a=1;b=0;cin=1;
#5 a=1;b=1;cin=0;
#5 a=1;b=1;cin=1;
#5 $finish;
end
endmodule


<h2>6. RS-LATCH</h2>

<b>Source Code:</b>

module rslatch(s,r,clk,reset,q,q_bar);
input s,r,clk,reset;
output q,q_bar;
wire s,r,clk,reset;
reg q,q_bar;
always @(clk) begin
if(reset) begin
q=1'b0; q_bar=1'b1;
end else begin 
case({s,r})
{1'b0,1'b0}: begin q=q;q_bar=q_bar; end
{1'b0,1'b1}: begin q=1'b0;q_bar=1'b1; end
{1'b1,1'b0}: begin q=1'b1;q_bar=1'b0; end
{1'b1,1'b1}: begin q=1'bx; q_bar=1'bx; end
endcase end end
endmodule

<b>Test Bench:</b>

module rslatch_tb;
reg clk,reset,s,r;
wire q, qb;
rslatch latch( .clk(clk), .reset(reset), .s(s), .r(r), .q(q), .q_bar(qb) );
initial begin
$monitor(clk,s,r,q,qb,reset);
s = 1'b0;r= 1'b0;reset = 1;clk=1;
#10 reset=0;s=1'b1;r=1'b0;
#100 reset=0;s=1'b0;r=1'b1;
#100 reset=0;s=1'b1;r=1'b1;
#100 reset=0;s=1'b0;r=1'b0;
#100 reset=1;s=1'b1;r=1'b0;
end
always #25 clk <= ~clk;
endmodule


<h2>7. CLOCK DIVIDER</h2>

<b>Source Code:</b>

module frequency_divider_by2 (clk, rst, out_clk);
output reg out_clk;
input clk;
input rst;
always @ (posedge clk)
begin
if (~rst)
 out_clk <= 1'b0;
else
 out_clk <= ~out_clk;
end
endmodule

<b>Test Bench:</b>

module frequencydiv;
reg clk,rst;
wire out_clk;
frequency_divider_by2 freq1(clk,rst,out_clk);
initial
clk = 1'b0;
always
#10 clk = ~clk;
initial
begin
$monitor ($time,"clk = %b,rst = %b,out_clk = %b",clk,rst,out_clk);
rst =0;
#20 rst =1;
#100 $finish;
end
initial
begin
 $dumpfile ("frequencydiv.vcd");
 $dumpvars (0, frequencydiv);
end
endmodule


<h2>8. JK-FLIPFLOP</h2>

<b>Source Code:</b>

module jkflip(j,k,clk,reset,q,q_bar);
input j,k,clk,reset;
output q,q_bar;
wire j,k,clk,reset;
reg q,q_bar;
always @(posedge clk) 
begin
if(reset) begin
q=1'b0;
q_bar=1'b1;
end 
else 
begin
case({j,k})
{1'b0,1'b0}: begin q=q;q_bar=q_bar; end
{1'b0,1'b1}: begin q=1'b0;q_bar=1'b1; end
{1'b1,1'b0}: begin q=1'b1;q_bar=1'b0; end
{1'b1,1'b1}: begin q=~q; q_bar=~q_bar; end
endcase
end
end
endmodule


<b>Test Bench:</b>

module jkflip_tb;
reg clk;
reg reset;
reg j,k;
wire q;
wire qb;
jkflip jkflipflop( .clk(clk), .reset(reset), .j(j), .k(k), .q(q), .q_bar(qb) );
initial begin
$monitor(clk,j,k,q,qb,reset);
j = 1'b0;k = 1'b0;reset = 1;clk=1;
#10 reset=0;j=1'b1;k=1'b0;
#10 reset=0;j=1'b0;k=1'b1;
#10 reset=0;j=1'b1;k=1'b1;
#10 reset=0;j=1'b0;k=1'b0;
#10 reset=1;j=1'b1;k=1'b0;
end
always #5 clk <= ~clk;
endmodule


<h2>9. SYNCHRONOUS COUNTER</h2>


<b>Source Code:</b>

module synchronous_counter (
input wire clk,
input wire rst,
output reg [3:0] count
);
always @ (posedge clk or posedge rst) begin
if (rst) begin
count <= 4'b0000;
end else begin
count <= count + 1;
end
end
endmodule

<b>Test Bench:</b>

module testbench;
reg clk;
reg rst;
wire [3:0] count; 
synchronous_counter counter_inst (
.clk(clk),
.rst(rst),
.count(count)
);
initial begin
clk = 0;
forever #5 clk = ~clk;
end
initial begin
rst = 1;
#10 rst = 0;
#50 $finish;
end
always @ (posedge clk) begin
$display ("Time=%0t, Count=%b", $time, count);
end
endmodule


<h2>10. ASYNCHRONOUS COUNTER</h2>

<b>Source Code:</b>

module asynchronouscountermod(clk, clear, q);
input clk;
input clear;
output [3:0] q;
reg [3:0] q;
always @(negedge clk or posedge clear)
q[0]<=~q[0];
always @(negedge q[0] or posedge clear)
q[1]<=~q[1];
always @(negedge q[1] or posedge clear)
q[2]<=~q[2];
always @(negedge q[2] or posedge clear)
begin
if(clear)
q <=4'b0000;
else
q[3]<=~q[3];
end
endmodule

<b>Test Bench:</b>

module asynchronouscountert_b;
reg clk;
reg clear;
wire [3:0] q;
asynchronouscountermod uut (. clk(clk). clear(clear), q(q));
initial begin
clk = 0;
clear = 0;
#5 clear=1'b1;
#5 clear=1'b0;
end
always #5 clk=~clk;
initial #200 $stop;
endmodule

    </pre>
</body>
</html>