

================================================================
== Vitis HLS Report for 'compute_tile_Block_entry87_proc'
================================================================
* Date:           Tue Oct 21 03:21:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.772 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %phase"   --->   Operation 3 'read' 'phase_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %phase_c, i1 %phase_read"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %w0" [src/srcnn.cpp:531]   --->   Operation 7 'read' 'w0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln531_cast = zext i8 %w0_read" [src/srcnn.cpp:531]   --->   Operation 8 'zext' 'trunc_ln531_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%write_ln531 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %w0_c, i8 %w0_read" [src/srcnn.cpp:531]   --->   Operation 10 'write' 'write_ln531' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %h0"   --->   Operation 12 'read' 'h0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%write_ln538 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c, i9 %h0_read" [src/srcnn.cpp:538]   --->   Operation 14 'write' 'write_ln538' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.28ns)   --->   "%xor_ln538 = xor i1 %phase_read, i1 1" [src/srcnn.cpp:538]   --->   Operation 15 'xor' 'xor_ln538' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln532 = add i9 %trunc_ln531_cast, i9 16" [src/srcnn.cpp:532]   --->   Operation 16 'add' 'add_ln532' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln532, i32 8" [src/srcnn.cpp:532]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%xor_ln532 = xor i8 %w0_read, i8 255" [src/srcnn.cpp:532]   --->   Operation 18 'xor' 'xor_ln532' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln532 = select i1 %tmp, i8 %xor_ln532, i8 16" [src/srcnn.cpp:532]   --->   Operation 19 'select' 'select_ln532' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln529 = add i9 %h0_read, i9 16" [src/srcnn.cpp:529]   --->   Operation 20 'add' 'add_ln529' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln529)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln529, i32 8" [src/srcnn.cpp:529]   --->   Operation 21 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln529)   --->   "%trunc_ln528 = trunc i9 %h0_read" [src/srcnn.cpp:528]   --->   Operation 22 'trunc' 'trunc_ln528' <Predicate = (tmp_27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln529)   --->   "%xor_ln529 = xor i8 %trunc_ln528, i8 255" [src/srcnn.cpp:529]   --->   Operation 23 'xor' 'xor_ln529' <Predicate = (tmp_27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln529 = select i1 %tmp_27, i8 %xor_ln529, i8 16" [src/srcnn.cpp:529]   --->   Operation 24 'select' 'select_ln529' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_tile_offset_cast_loc_i_i_0 = zext i1 %xor_ln538" [src/srcnn.cpp:538]   --->   Operation 25 'zext' 'out_tile_offset_cast_loc_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_tile_0_offset_cast_loc_i_i_0 = zext i1 %phase_read"   --->   Operation 26 'zext' 'in_tile_0_offset_cast_loc_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tw_eff_cast_loc_i_i_0 = zext i8 %select_ln532" [src/srcnn.cpp:532]   --->   Operation 27 'zext' 'tw_eff_cast_loc_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%th_eff_cast_loc_i_i_0 = zext i8 %select_ln529" [src/srcnn.cpp:529]   --->   Operation 28 'zext' 'th_eff_cast_loc_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln110 = add i9 %th_eff_cast_loc_i_i_0, i9 2" [src/srcnn.cpp:110]   --->   Operation 29 'add' 'add_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i9 %add_ln110" [src/srcnn.cpp:110]   --->   Operation 30 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%add_ln110_1 = add i9 %tw_eff_cast_loc_i_i_0, i9 2" [src/srcnn.cpp:110]   --->   Operation 31 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i9 %add_ln110_1" [src/srcnn.cpp:110]   --->   Operation 32 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc3_sum = load i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"   --->   Operation 33 'load' 'acc3_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i8 %w0_read" [src/srcnn.cpp:110]   --->   Operation 34 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i9 %h0_read" [src/srcnn.cpp:110]   --->   Operation 35 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv = insertvalue i219 <undef>, i64 %out_tile_offset_cast_loc_i_i_0" [src/srcnn.cpp:538]   --->   Operation 36 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i219 %mrv, i64 %in_tile_0_offset_cast_loc_i_i_0" [src/srcnn.cpp:538]   --->   Operation 37 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i219 %mrv_1, i9 %tw_eff_cast_loc_i_i_0" [src/srcnn.cpp:538]   --->   Operation 38 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i219 %mrv_2, i9 %th_eff_cast_loc_i_i_0" [src/srcnn.cpp:538]   --->   Operation 39 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i219 %mrv_3, i10 %zext_ln110" [src/srcnn.cpp:538]   --->   Operation 40 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i219 %mrv_4, i10 %zext_ln110_1" [src/srcnn.cpp:538]   --->   Operation 41 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i219 %mrv_5, i32 %acc3_sum" [src/srcnn.cpp:538]   --->   Operation 42 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i219 %mrv_6, i10 %zext_ln110_2" [src/srcnn.cpp:538]   --->   Operation 43 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i219 %mrv_7, i11 %zext_ln110_3" [src/srcnn.cpp:538]   --->   Operation 44 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln538 = ret i219 %mrv_8" [src/srcnn.cpp:538]   --->   Operation 45 'ret' 'ret_ln538' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phase]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ phase_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0               (specinterface) [ 00]
phase_read                      (read         ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln0                       (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
w0_read                         (read         ) [ 00]
trunc_ln531_cast                (zext         ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln531                     (write        ) [ 00]
specinterface_ln0               (specinterface) [ 00]
h0_read                         (read         ) [ 00]
specinterface_ln0               (specinterface) [ 00]
write_ln538                     (write        ) [ 00]
xor_ln538                       (xor          ) [ 00]
add_ln532                       (add          ) [ 00]
tmp                             (bitselect    ) [ 01]
xor_ln532                       (xor          ) [ 00]
select_ln532                    (select       ) [ 00]
add_ln529                       (add          ) [ 00]
tmp_27                          (bitselect    ) [ 01]
trunc_ln528                     (trunc        ) [ 00]
xor_ln529                       (xor          ) [ 00]
select_ln529                    (select       ) [ 00]
out_tile_offset_cast_loc_i_i_0  (zext         ) [ 00]
in_tile_0_offset_cast_loc_i_i_0 (zext         ) [ 00]
tw_eff_cast_loc_i_i_0           (zext         ) [ 00]
th_eff_cast_loc_i_i_0           (zext         ) [ 00]
add_ln110                       (add          ) [ 00]
zext_ln110                      (zext         ) [ 00]
add_ln110_1                     (add          ) [ 00]
zext_ln110_1                    (zext         ) [ 00]
acc3_sum                        (load         ) [ 00]
zext_ln110_2                    (zext         ) [ 00]
zext_ln110_3                    (zext         ) [ 00]
mrv                             (insertvalue  ) [ 00]
mrv_1                           (insertvalue  ) [ 00]
mrv_2                           (insertvalue  ) [ 00]
mrv_3                           (insertvalue  ) [ 00]
mrv_4                           (insertvalue  ) [ 00]
mrv_5                           (insertvalue  ) [ 00]
mrv_6                           (insertvalue  ) [ 00]
mrv_7                           (insertvalue  ) [ 00]
mrv_8                           (insertvalue  ) [ 00]
ret_ln538                       (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phase">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h0_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phase_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="phase_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="w0_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln531_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln531/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="h0_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln538_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln538/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln531_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln531_cast/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="xor_ln538_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln538/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln532_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="xor_ln532_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln532/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln532_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln529_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_27_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln528_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln528/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln529_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln529/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln529_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln529/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_tile_offset_cast_loc_i_i_0_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_tile_offset_cast_loc_i_i_0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_tile_0_offset_cast_loc_i_i_0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_tile_0_offset_cast_loc_i_i_0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tw_eff_cast_loc_i_i_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tw_eff_cast_loc_i_i_0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="th_eff_cast_loc_i_i_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast_loc_i_i_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln110_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln110_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln110_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln110_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="acc3_sum_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc3_sum/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln110_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln110_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="219" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="219" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="219" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mrv_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="219" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mrv_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="219" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="0"/>
<pin id="245" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mrv_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="219" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mrv_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="219" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mrv_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="219" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="219" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mrv_8_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="219" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="0"/>
<pin id="269" dir="1" index="2" bw="219" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="58" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="86" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="72" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="58" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="100" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="72" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="116" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="86" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="86" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="144" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="104" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="58" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="130" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="162" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="178" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="72" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="86" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="170" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="174" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="178" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="182" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="192" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="202" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="206" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="210" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="214" pin="1"/><net_sink comp="266" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h0_c | {1 }
	Port: w0_c | {1 }
	Port: phase_c | {1 }
 - Input state : 
	Port: compute_tile_Block_entry87_proc : phase | {1 }
	Port: compute_tile_Block_entry87_proc : w0 | {1 }
	Port: compute_tile_Block_entry87_proc : h0 | {1 }
	Port: compute_tile_Block_entry87_proc : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {1 }
  - Chain level:
	State 1
		add_ln532 : 1
		tmp : 2
		select_ln532 : 3
		tmp_27 : 1
		xor_ln529 : 1
		select_ln529 : 1
		tw_eff_cast_loc_i_i_0 : 4
		th_eff_cast_loc_i_i_0 : 2
		add_ln110 : 3
		zext_ln110 : 4
		add_ln110_1 : 5
		zext_ln110_1 : 6
		mrv : 1
		mrv_1 : 2
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		mrv_8 : 11
		ret_ln538 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |            add_ln532_fu_110            |    0    |    15   |
|    add   |            add_ln529_fu_138            |    0    |    16   |
|          |            add_ln110_fu_186            |    0    |    15   |
|          |           add_ln110_1_fu_196           |    0    |    15   |
|----------|----------------------------------------|---------|---------|
|          |            xor_ln538_fu_104            |    0    |    2    |
|    xor   |            xor_ln532_fu_124            |    0    |    8    |
|          |            xor_ln529_fu_156            |    0    |    8    |
|----------|----------------------------------------|---------|---------|
|  select  |           select_ln532_fu_130          |    0    |    8    |
|          |           select_ln529_fu_162          |    0    |    8    |
|----------|----------------------------------------|---------|---------|
|          |          phase_read_read_fu_58         |    0    |    0    |
|   read   |           w0_read_read_fu_72           |    0    |    0    |
|          |           h0_read_read_fu_86           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |          write_ln0_write_fu_64         |    0    |    0    |
|   write  |         write_ln531_write_fu_78        |    0    |    0    |
|          |         write_ln538_write_fu_92        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |         trunc_ln531_cast_fu_100        |    0    |    0    |
|          |  out_tile_offset_cast_loc_i_i_0_fu_170 |    0    |    0    |
|          | in_tile_0_offset_cast_loc_i_i_0_fu_174 |    0    |    0    |
|          |      tw_eff_cast_loc_i_i_0_fu_178      |    0    |    0    |
|   zext   |      th_eff_cast_loc_i_i_0_fu_182      |    0    |    0    |
|          |            zext_ln110_fu_192           |    0    |    0    |
|          |           zext_ln110_1_fu_202          |    0    |    0    |
|          |           zext_ln110_2_fu_210          |    0    |    0    |
|          |           zext_ln110_3_fu_214          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|               tmp_fu_116               |    0    |    0    |
|          |              tmp_27_fu_144             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |           trunc_ln528_fu_152           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               mrv_fu_218               |    0    |    0    |
|          |              mrv_1_fu_224              |    0    |    0    |
|          |              mrv_2_fu_230              |    0    |    0    |
|          |              mrv_3_fu_236              |    0    |    0    |
|insertvalue|              mrv_4_fu_242              |    0    |    0    |
|          |              mrv_5_fu_248              |    0    |    0    |
|          |              mrv_6_fu_254              |    0    |    0    |
|          |              mrv_7_fu_260              |    0    |    0    |
|          |              mrv_8_fu_266              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    95   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   95   |
+-----------+--------+--------+
