{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 15:09:55 2013 " "Info: Processing started: Sun Apr 28 15:09:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock27 " "Info: Assuming node \"Clock27\" is an undefined clock" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock27 register VGAController:VGA\|HCount\[6\] register VGAController:VGA\|VCount\[2\] 312.01 MHz 3.205 ns Internal " "Info: Clock \"Clock27\" has Internal fmax of 312.01 MHz between source register \"VGAController:VGA\|HCount\[6\]\" and destination register \"VGAController:VGA\|VCount\[2\]\" (period= 3.205 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.992 ns + Longest register register " "Info: + Longest register to register delay is 2.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGAController:VGA\|HCount\[6\] 1 REG LCFF_X11_Y15_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y15_N17; Fanout = 5; REG Node = 'VGAController:VGA\|HCount\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGAController:VGA|HCount[6] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.371 ns) 0.896 ns VGAController:VGA\|Equal0~107 2 COMB LCCOMB_X12_Y15_N14 2 " "Info: 2: + IC(0.525 ns) + CELL(0.371 ns) = 0.896 ns; Loc. = LCCOMB_X12_Y15_N14; Fanout = 2; COMB Node = 'VGAController:VGA\|Equal0~107'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { VGAController:VGA|HCount[6] VGAController:VGA|Equal0~107 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.389 ns) 1.688 ns VGAController:VGA\|Equal0~110 3 COMB LCCOMB_X11_Y15_N28 13 " "Info: 3: + IC(0.403 ns) + CELL(0.389 ns) = 1.688 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 13; COMB Node = 'VGAController:VGA\|Equal0~110'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { VGAController:VGA|Equal0~107 VGAController:VGA|Equal0~110 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.660 ns) 2.992 ns VGAController:VGA\|VCount\[2\] 4 REG LCFF_X13_Y15_N9 5 " "Info: 4: + IC(0.644 ns) + CELL(0.660 ns) = 2.992 ns; Loc. = LCFF_X13_Y15_N9; Fanout = 5; REG Node = 'VGAController:VGA\|VCount\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { VGAController:VGA|Equal0~110 VGAController:VGA|VCount[2] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 47.46 % ) " "Info: Total cell delay = 1.420 ns ( 47.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.572 ns ( 52.54 % ) " "Info: Total interconnect delay = 1.572 ns ( 52.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { VGAController:VGA|HCount[6] VGAController:VGA|Equal0~107 VGAController:VGA|Equal0~110 VGAController:VGA|VCount[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { VGAController:VGA|HCount[6] {} VGAController:VGA|Equal0~107 {} VGAController:VGA|Equal0~110 {} VGAController:VGA|VCount[2] {} } { 0.000ns 0.525ns 0.403ns 0.644ns } { 0.000ns 0.371ns 0.389ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock27 destination 2.641 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock27\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns Clock27 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'Clock27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock27 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.187 ns Clock27~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'Clock27~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { Clock27 Clock27~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.537 ns) 2.641 ns VGAController:VGA\|VCount\[2\] 3 REG LCFF_X13_Y15_N9 5 " "Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X13_Y15_N9; Fanout = 5; REG Node = 'VGAController:VGA\|VCount\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Clock27~clkctrl VGAController:VGA|VCount[2] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 57.02 % ) " "Info: Total cell delay = 1.506 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Clock27 Clock27~clkctrl VGAController:VGA|VCount[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|VCount[2] {} } { 0.000ns 0.000ns 0.218ns 0.917ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock27 source 2.640 ns - Longest register " "Info: - Longest clock path from clock \"Clock27\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns Clock27 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'Clock27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock27 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.187 ns Clock27~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'Clock27~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { Clock27 Clock27~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.537 ns) 2.640 ns VGAController:VGA\|HCount\[6\] 3 REG LCFF_X11_Y15_N17 5 " "Info: 3: + IC(0.916 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X11_Y15_N17; Fanout = 5; REG Node = 'VGAController:VGA\|HCount\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 57.05 % ) " "Info: Total cell delay = 1.506 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.95 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Clock27 Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|HCount[6] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Clock27 Clock27~clkctrl VGAController:VGA|VCount[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|VCount[2] {} } { 0.000ns 0.000ns 0.218ns 0.917ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Clock27 Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|HCount[6] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { VGAController:VGA|HCount[6] VGAController:VGA|Equal0~107 VGAController:VGA|Equal0~110 VGAController:VGA|VCount[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { VGAController:VGA|HCount[6] {} VGAController:VGA|Equal0~107 {} VGAController:VGA|Equal0~110 {} VGAController:VGA|VCount[2] {} } { 0.000ns 0.525ns 0.403ns 0.644ns } { 0.000ns 0.371ns 0.389ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { Clock27 Clock27~clkctrl VGAController:VGA|VCount[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|VCount[2] {} } { 0.000ns 0.000ns 0.218ns 0.917ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Clock27 Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|HCount[6] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock27 VGAr\[2\] VGAController:VGA\|HCount\[6\] 10.896 ns register " "Info: tco from clock \"Clock27\" to destination pin \"VGAr\[2\]\" through register \"VGAController:VGA\|HCount\[6\]\" is 10.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock27 source 2.640 ns + Longest register " "Info: + Longest clock path from clock \"Clock27\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns Clock27 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'Clock27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock27 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.187 ns Clock27~clkctrl 2 COMB CLKCTRL_G11 26 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G11; Fanout = 26; COMB Node = 'Clock27~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { Clock27 Clock27~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.537 ns) 2.640 ns VGAController:VGA\|HCount\[6\] 3 REG LCFF_X11_Y15_N17 5 " "Info: 3: + IC(0.916 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X11_Y15_N17; Fanout = 5; REG Node = 'VGAController:VGA\|HCount\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 57.05 % ) " "Info: Total cell delay = 1.506 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.95 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Clock27 Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|HCount[6] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.006 ns + Longest register pin " "Info: + Longest register to pin delay is 8.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGAController:VGA\|HCount\[6\] 1 REG LCFF_X11_Y15_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y15_N17; Fanout = 5; REG Node = 'VGAController:VGA\|HCount\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGAController:VGA|HCount[6] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.371 ns) 0.896 ns VGAController:VGA\|Equal0~107 2 COMB LCCOMB_X12_Y15_N14 2 " "Info: 2: + IC(0.525 ns) + CELL(0.371 ns) = 0.896 ns; Loc. = LCCOMB_X12_Y15_N14; Fanout = 2; COMB Node = 'VGAController:VGA\|Equal0~107'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { VGAController:VGA|HCount[6] VGAController:VGA|Equal0~107 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 1.566 ns VGAController:VGA\|oRed~96 3 COMB LCCOMB_X12_Y15_N10 1 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 1.566 ns; Loc. = LCCOMB_X12_Y15_N10; Fanout = 1; COMB Node = 'VGAController:VGA\|oRed~96'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { VGAController:VGA|Equal0~107 VGAController:VGA|oRed~96 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.413 ns) 2.257 ns VGAController:VGA\|oRed~98 4 COMB LCCOMB_X12_Y15_N6 4 " "Info: 4: + IC(0.278 ns) + CELL(0.413 ns) = 2.257 ns; Loc. = LCCOMB_X12_Y15_N6; Fanout = 4; COMB Node = 'VGAController:VGA\|oRed~98'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { VGAController:VGA|oRed~96 VGAController:VGA|oRed~98 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.410 ns) 2.960 ns VGAController:VGA\|oRed\[2\]~101 5 COMB LCCOMB_X12_Y15_N24 3 " "Info: 5: + IC(0.293 ns) + CELL(0.410 ns) = 2.960 ns; Loc. = LCCOMB_X12_Y15_N24; Fanout = 3; COMB Node = 'VGAController:VGA\|oRed\[2\]~101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { VGAController:VGA|oRed~98 VGAController:VGA|oRed[2]~101 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(2.788 ns) 8.006 ns VGAr\[2\] 6 PIN PIN_A7 0 " "Info: 6: + IC(2.258 ns) + CELL(2.788 ns) = 8.006 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'VGAr\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.046 ns" { VGAController:VGA|oRed[2]~101 VGAr[2] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.401 ns ( 54.97 % ) " "Info: Total cell delay = 4.401 ns ( 54.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.605 ns ( 45.03 % ) " "Info: Total interconnect delay = 3.605 ns ( 45.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { VGAController:VGA|HCount[6] VGAController:VGA|Equal0~107 VGAController:VGA|oRed~96 VGAController:VGA|oRed~98 VGAController:VGA|oRed[2]~101 VGAr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { VGAController:VGA|HCount[6] {} VGAController:VGA|Equal0~107 {} VGAController:VGA|oRed~96 {} VGAController:VGA|oRed~98 {} VGAController:VGA|oRed[2]~101 {} VGAr[2] {} } { 0.000ns 0.525ns 0.251ns 0.278ns 0.293ns 2.258ns } { 0.000ns 0.371ns 0.419ns 0.413ns 0.410ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { Clock27 Clock27~clkctrl VGAController:VGA|HCount[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { Clock27 {} Clock27~combout {} Clock27~clkctrl {} VGAController:VGA|HCount[6] {} } { 0.000ns 0.000ns 0.218ns 0.916ns } { 0.000ns 0.969ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { VGAController:VGA|HCount[6] VGAController:VGA|Equal0~107 VGAController:VGA|oRed~96 VGAController:VGA|oRed~98 VGAController:VGA|oRed[2]~101 VGAr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { VGAController:VGA|HCount[6] {} VGAController:VGA|Equal0~107 {} VGAController:VGA|oRed~96 {} VGAController:VGA|oRed~98 {} VGAController:VGA|oRed[2]~101 {} VGAr[2] {} } { 0.000ns 0.525ns 0.251ns 0.278ns 0.293ns 2.258ns } { 0.000ns 0.371ns 0.419ns 0.413ns 0.410ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CamData\[10\] VGAr\[2\] 12.185 ns Longest " "Info: Longest tpd from source pin \"CamData\[10\]\" to destination pin \"VGAr\[2\]\" is 12.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CamData\[10\] 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'CamData\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CamData[10] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.169 ns) + CELL(0.150 ns) 7.139 ns VGAController:VGA\|oRed\[2\]~101 2 COMB LCCOMB_X12_Y15_N24 3 " "Info: 2: + IC(6.169 ns) + CELL(0.150 ns) = 7.139 ns; Loc. = LCCOMB_X12_Y15_N24; Fanout = 3; COMB Node = 'VGAController:VGA\|oRed\[2\]~101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { CamData[10] VGAController:VGA|oRed[2]~101 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(2.788 ns) 12.185 ns VGAr\[2\] 3 PIN PIN_A7 0 " "Info: 3: + IC(2.258 ns) + CELL(2.788 ns) = 12.185 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'VGAr\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.046 ns" { VGAController:VGA|oRed[2]~101 VGAr[2] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.758 ns ( 30.84 % ) " "Info: Total cell delay = 3.758 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.427 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.427 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.185 ns" { CamData[10] VGAController:VGA|oRed[2]~101 VGAr[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.185 ns" { CamData[10] {} CamData[10]~combout {} VGAController:VGA|oRed[2]~101 {} VGAr[2] {} } { 0.000ns 0.000ns 6.169ns 2.258ns } { 0.000ns 0.820ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 15:09:58 2013 " "Info: Processing ended: Sun Apr 28 15:09:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
