
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354557500                       # Number of ticks simulated
final_tick                               2261607356500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              274950179                       # Simulator instruction rate (inst/s)
host_op_rate                                274941289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              826875868                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751772                       # Number of bytes of host memory used
host_seconds                                     0.43                       # Real time elapsed on the host
sim_insts                                   117889008                       # Number of instructions simulated
sim_ops                                     117889008                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        38592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       128320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       639680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1235392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       128320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        286784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       593216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          593216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9269                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9269                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    338089026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    614444766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    108845533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    256861017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    361915909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1804164346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3484320597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    338089026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    108845533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    361915909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        808850469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1673116490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1673116490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1673116490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    338089026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    614444766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    108845533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    256861017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    361915909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1804164346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5157437087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138964000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151223500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61981500     75.51%     75.51% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.49%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.414500                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64919                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.926922                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.622804                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.791695                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048091                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921468                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130049                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25708                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25708                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56275                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56275                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56275                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56275                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085778                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076713                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081659                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3089                       # number of writebacks
system.cpu0.dcache.writebacks::total             3089                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338160                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.244964                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.618028                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.353934                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334751                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163651                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163651                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163651                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163651                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163651                       # number of overall hits
system.cpu0.icache.overall_hits::total         163651                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166134                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166134                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166134                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166134                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014946                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014946                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014946                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014946                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014946                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014946                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351607000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357393000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1019586000     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.266428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.306115                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.960313                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170520                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893098                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          929                       # number of writebacks
system.cpu1.dcache.writebacks::total              929                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803920                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.408964                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.394956                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375799                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623818                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357129500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357294000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.128784                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.979536                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149248                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531210                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533455                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551078500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560511500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509986500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.812172                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.674825                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.137346                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335302                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621362                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956664                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8104                       # number of writebacks
system.cpu3.dcache.writebacks::total             8104                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871203                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.419467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.451735                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401210                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598539                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21981                       # number of replacements
system.l2.tags.tagsinuse                  4010.311787                       # Cycle average of tags in use
system.l2.tags.total_refs                       17718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.806060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2139.894197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        84.594469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       193.208720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.416855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.655717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        61.103522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        47.373289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        18.690795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        13.033415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   311.753320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   258.130490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    88.480112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   117.600945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   230.123946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   442.251995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.522435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.020653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.047170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.014918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.011566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.004563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.076112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.063020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.028711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.056183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.107972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979080                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1641                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441461                       # Number of tag accesses
system.l2.tags.data_accesses                   441461                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12123                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   902                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3542                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3881                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          736                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2736                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8325                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          610                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1311                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          666                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          736                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2266                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2736                       # number of overall hits
system.l2.overall_hits::total                    8325                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8665                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4481                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6162                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1873                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2005                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10000                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19308                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1873                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3404                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          603                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1423                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2005                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10000                       # number of overall misses
system.l2.overall_misses::total                 19308                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               25                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4715                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27633                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4715                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27633                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.846453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.865204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.927230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905718                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.754329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.475177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.469445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558519                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.625518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.572650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.618755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613562                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.754329                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.721951                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.475177                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.659101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.469445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.785176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698730                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.754329                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.721951                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.475177                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.659101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.469445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.785176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698730                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9269                       # number of writebacks
system.l2.writebacks::total                      9269                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10643                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9269                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8156                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              131                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              33                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8697                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10643                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1828608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1828688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1828688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36965                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33933                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28437                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4593                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62370                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12734                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301753                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166022                       # Number of instructions committed
system.switch_cpus0.committedOps               166022                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160215                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17162                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160215                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220954                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112972                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62634                       # number of memory refs
system.switch_cpus0.num_load_insts              34137                       # Number of load instructions
system.switch_cpus0.num_store_insts             28497                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231017.652716                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70735.347284                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234415                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765585                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22560                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95974     57.77%     59.49% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35097     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28777     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166134                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522807635                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655455956.159034                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867351678.840966                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191773                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808227                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522807521                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520454001.513680                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353519.486320                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523214714                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644633121.659387                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878581592.340613                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636402                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363598                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6888                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1776                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18550                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6011                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       203800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1339616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2925392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21981                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            78231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.337334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.767032                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62000     79.25%     79.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9833     12.57%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2986      3.82%     95.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3063      3.92%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    349      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78231                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.072151                       # Number of seconds simulated
sim_ticks                                 72151427000                       # Number of ticks simulated
final_tick                               2334115292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2312801                       # Simulator instruction rate (inst/s)
host_op_rate                                  2312801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              633693191                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756892                       # Number of bytes of host memory used
host_seconds                                   113.86                       # Real time elapsed on the host
sim_insts                                   263332248                       # Number of instructions simulated
sim_ops                                     263332248                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        24960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       133440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       241984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1564544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     17679104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        37184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        37632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19745280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        24960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       133440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1564544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1760128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18021632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18021632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        24446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       276236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              308520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        281588                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             281588                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       345939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       302475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1849444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3353835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     21684173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    245027780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       515361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       521570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           63866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             273664442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       345939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1849444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     21684173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       515361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24394916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       249775129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249775129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       249775129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       345939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       302475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1849444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3353835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     21684173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    245027780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       515361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       521570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          63866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            523439571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      75                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2806                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     886     33.33%     33.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    170      6.40%     39.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     74      2.78%     42.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     42.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1527     57.45%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2658                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      886     43.93%     43.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     170      8.43%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      74      3.67%     56.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.05%     56.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     886     43.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2017                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             72209512500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12750000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3626000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              132162500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         72358215500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.580223                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.758841                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 2170     84.73%     84.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                    148      5.78%     90.51% # number of callpals executed
system.cpu0.kern.callpal::rti                     243      9.49%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2561                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              559                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          473.817717                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              38139                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              559                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.227191                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   473.817717                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.925425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.925425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           252148                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          252148                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        78175                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          78175                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        43298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         43298                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1618                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1372                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1372                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       121473                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          121473                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       121473                       # number of overall hits
system.cpu0.dcache.overall_hits::total         121473                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          641                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          641                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           46                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          118                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1052                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1052                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1052                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1052                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        78816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        78816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        43709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        43709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1490                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1490                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       122525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       122525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       122525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       122525                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008133                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008133                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009403                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.027644                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.027644                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.079195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008586                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008586                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008586                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008586                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          247                       # number of writebacks
system.cpu0.dcache.writebacks::total              247                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1029                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             147641                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1029                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.480078                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           782183                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          782183                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       389548                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         389548                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       389548                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          389548                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       389548                       # number of overall hits
system.cpu0.icache.overall_hits::total         389548                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1029                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1029                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1029                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1029                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1029                       # number of overall misses
system.cpu0.icache.overall_misses::total         1029                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       390577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       390577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       390577                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       390577                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       390577                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       390577                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002635                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002635                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002635                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002635                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002635                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         1029                       # number of writebacks
system.cpu0.icache.writebacks::total             1029                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2023                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     496     31.63%     31.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     74      4.72%     36.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.06%     36.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    997     63.58%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1568                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      496     46.53%     46.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      74      6.94%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.09%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     495     46.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1066                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             71966929500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3626000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               51410500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         72022130500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.496489                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.679847                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.84%      0.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.12%      1.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1398     83.76%     84.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                    148      8.87%     93.65% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.06%     93.71% # number of callpals executed
system.cpu1.kern.callpal::rti                      95      5.69%     99.40% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.54%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1669                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 76                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.013158                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.323077                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65273000     49.16%     49.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            67496000     50.84%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5586                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.388025                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              96384                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5586                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.254565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.388025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.961695                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961695                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           285054                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          285054                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        79005                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79005                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        52983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         52983                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       131988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          131988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       131988                       # number of overall hits
system.cpu1.dcache.overall_hits::total         131988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3603                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2266                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           46                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5869                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5869                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        82608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        82608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        55249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        55249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          866                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          866                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       137857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       137857                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       137857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       137857                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043616                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043616                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.041014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041014                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.125576                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125576                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.053118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.053118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.042573                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042573                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.042573                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042573                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3178                       # number of writebacks
system.cpu1.dcache.writebacks::total             3178                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3372                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999816                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             483074                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3372                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.260380                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.001029                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998787                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           780900                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          780900                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       385389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         385389                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       385389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          385389                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       385389                       # number of overall hits
system.cpu1.icache.overall_hits::total         385389                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3374                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3374                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3374                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3374                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3374                       # number of overall misses
system.cpu1.icache.overall_misses::total         3374                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       388763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       388763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       388763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       388763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       388763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       388763                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008679                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008679                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008679                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008679                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008679                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008679                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3372                       # number of writebacks
system.cpu1.icache.writebacks::total             3372                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     130                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     90188                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4685     42.23%     42.23% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.36%     42.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     74      0.67%     43.26% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     43.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6294     56.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               11094                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4684     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.42%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      74      0.78%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4683     49.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 9482                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             71735847500     99.14%     99.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2860000      0.00%     99.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3626000      0.01%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              615901500      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         72358347000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999787                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.744042                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.854696                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       161     73.52%     73.52% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      2.74%     76.26% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.91%     77.17% # number of syscalls executed
system.cpu2.kern.syscall::17                       37     16.89%     94.06% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.46%     94.52% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.46%     94.98% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.46%     95.43% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.46%     95.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        6      2.74%     98.63% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.46%     99.09% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.46%     99.54% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.46%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   219                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  184      0.38%      0.38% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.39% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9314     19.06%     19.45% # number of callpals executed
system.cpu2.kern.callpal::rdps                    344      0.70%     20.16% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     20.16% # number of callpals executed
system.cpu2.kern.callpal::rti                    1665      3.41%     23.57% # number of callpals executed
system.cpu2.kern.callpal::callsys                 234      0.48%     24.04% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     24.05% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37118     75.95%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 48872                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1848                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1620                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1619                      
system.cpu2.kern.mode_good::user                 1620                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.876082                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.933968                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        4689612500      6.41%      6.41% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         68447351500     93.59%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     184                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           418541                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.495790                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           46229140                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           418541                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           110.453074                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.452801                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.042989                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000884                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997062                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         94420421                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        94420421                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     30730655                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30730655                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15668223                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15668223                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        89886                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        89886                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        92443                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        92443                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46398878                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46398878                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46398878                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46398878                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133677                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133677                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       282979                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       282979                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2680                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2680                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           74                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       416656                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        416656                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       416656                       # number of overall misses
system.cpu2.dcache.overall_misses::total       416656                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     30864332                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30864332                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15951202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15951202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        92566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        92566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        92517                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        92517                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     46815534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     46815534                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     46815534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     46815534                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004331                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004331                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.017740                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017740                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.028952                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.028952                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000800                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000800                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008900                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008900                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008900                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008900                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       340811                       # number of writebacks
system.cpu2.dcache.writebacks::total           340811                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            78379                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          141960557                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            78379                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1811.206535                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.858392                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.141608                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001677                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998323                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        287676277                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       287676277                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    143720570                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      143720570                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    143720570                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       143720570                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    143720570                       # number of overall hits
system.cpu2.icache.overall_hits::total      143720570                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        78379                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        78379                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        78379                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         78379                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        78379                       # number of overall misses
system.cpu2.icache.overall_misses::total        78379                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    143798949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    143798949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    143798949                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    143798949                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    143798949                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    143798949                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000545                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000545                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000545                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000545                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000545                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000545                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        78379                       # number of writebacks
system.cpu2.icache.writebacks::total            78379                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      79                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1473                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     372     28.27%     28.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     74      5.62%     33.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.23%     34.12% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    867     65.88%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1316                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      372     45.37%     45.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      74      9.02%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.37%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     371     45.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  820                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             72181466000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3626000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43325000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         72228768500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.427912                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.623100                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.22%      0.22% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1164     83.50%     83.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                    151     10.83%     94.55% # number of callpals executed
system.cpu3.kern.callpal::rti                      76      5.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1394                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               79                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              931                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          451.366118                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5368                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              931                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.765843                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   451.366118                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.881574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            98701                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           98701                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        29337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          29337                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        17334                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         17334                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          263                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          263                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          248                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          248                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        46671                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           46671                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        46671                       # number of overall hits
system.cpu3.dcache.overall_hits::total          46671                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1046                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1046                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          368                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          368                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           42                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1414                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1414                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1414                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1414                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        30383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        30383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17702                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17702                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        48085                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        48085                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        48085                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        48085                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.034427                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.034427                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.020789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020789                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.117450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.117450                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.144828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.144828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.029406                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029406                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.029406                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029406                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          353                       # number of writebacks
system.cpu3.dcache.writebacks::total              353                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1589                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              76933                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1589                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            48.415985                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           290497                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          290497                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       142865                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         142865                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       142865                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          142865                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       142865                       # number of overall hits
system.cpu3.icache.overall_hits::total         142865                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1589                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1589                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1589                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1589                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1589                       # number of overall misses
system.cpu3.icache.overall_misses::total         1589                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       144454                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       144454                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       144454                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       144454                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       144454                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       144454                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.011000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011000                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.011000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.011000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1589                       # number of writebacks
system.cpu3.icache.writebacks::total             1589                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1529                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1529                       # Transaction distribution
system.iobus.trans_dist::WriteReq               43346                       # Transaction distribution
system.iobus.trans_dist::WriteResp              43346                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   89750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1869                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8793                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2676057                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                41760                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41760                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375840                       # Number of tag accesses
system.iocache.tags.data_accesses              375840                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           96                       # number of demand (read+write) misses
system.iocache.demand_misses::total                96                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           96                       # number of overall misses
system.iocache.overall_misses::total               96                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           96                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           96                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    332860                       # number of replacements
system.l2.tags.tagsinuse                  3944.151010                       # Cycle average of tags in use
system.l2.tags.total_refs                      329446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    332860                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.989743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2612.958616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.015412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.002129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.333561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.002970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    16.145697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    19.470175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    34.159818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    41.008943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   491.517130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   689.954373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    20.193818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    18.388368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.637929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.119999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.168446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.004489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          746                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8392883                       # Number of tag accesses
system.l2.tags.data_accesses                  8392883                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       344589                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           344589                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        53827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53827                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        57140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57483                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        53933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56869                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        84739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             86514                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1289                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1520                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        53933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       141879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          410                       # number of demand (read+write) hits
system.l2.demand_hits::total                   200866                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          639                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          188                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1289                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1520                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        53933                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       141879                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1008                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          410                       # number of overall hits
system.l2.overall_hits::total                  200866                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          278                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                431                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              161                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       225650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              227751                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        24446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27502                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        50596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53206                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          390                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          341                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2085                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        24446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       276246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          581                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          588                       # number of demand (read+write) misses
system.l2.demand_misses::total                 308459                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          390                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          341                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2085                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3782                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        24446                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       276246                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          581                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          588                       # number of overall misses
system.l2.overall_misses::total                308459                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       344589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       344589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        53827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53827                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          293                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              458                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       282790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            285234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         1029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        78379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          84371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       135335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        139720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          529                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5302                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        78379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       418125                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          998                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               509325                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          529                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5302                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        78379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       418125                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          998                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              509325                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.948805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.982759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.787234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.983333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.941048                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.989130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.781250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.952663                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.916667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.848042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.797942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.941909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.798471                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.379009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.617961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.311895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.365639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.325965                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.593258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.623626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.373857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.476882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.380804                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.379009                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.644612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.617961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.713316                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.311895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.660678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.365639                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.589178                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.605623                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.379009                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.644612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.617961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.713316                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.311895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.660678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.365639                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.589178                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.605623                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               239924                       # number of writebacks
system.l2.writebacks::total                    239924                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1433                       # Transaction distribution
system.membus.trans_dist::ReadResp              82237                       # Transaction distribution
system.membus.trans_dist::WriteReq               1682                       # Transaction distribution
system.membus.trans_dist::WriteResp              1682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281588                       # Transaction distribution
system.membus.trans_dist::CleanEvict            52983                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              635                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            272                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             597                       # Transaction distribution
system.membus.trans_dist::ReadExReq            227879                       # Transaction distribution
system.membus.trans_dist::ReadExResp           227746                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         80804                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         41664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        41664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       911375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       917605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1042866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2672640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2672640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35096192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35104985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37777625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            688962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  688962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              688962                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               81159                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              46125                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              127284                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              42833                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          42833                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               144716805                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             390577                       # Number of instructions committed
system.switch_cpus0.committedOps               390577                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       375083                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              28344                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        26633                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              375083                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       491380                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       292321                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               127699                       # number of memory refs
system.switch_cpus0.num_load_insts              81499                       # Number of load instructions
system.switch_cpus0.num_store_insts             46200                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      144325183.796458                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      391621.203542                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002706                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997294                       # Percentage of idle cycles
system.switch_cpus0.Branches                    61016                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         1734      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           242687     62.14%     62.58% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             782      0.20%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.78% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           86191     22.07%     84.85% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          46348     11.87%     96.71% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12835      3.29%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            390577                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               83346                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           30239                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              56169                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          17485                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              139515                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           47724                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             154912                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         155033                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               144043889                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             388605                       # Number of instructions committed
system.switch_cpus1.committedOps               388605                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       374965                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           355                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              11825                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        37706                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              374965                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  355                       # number of float instructions
system.switch_cpus1.num_int_register_reads       513819                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       277007                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               139921                       # number of memory refs
system.switch_cpus1.num_load_insts              83606                       # Number of load instructions
system.switch_cpus1.num_store_insts             56315                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      143655777.754207                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      388111.245793                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002694                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997306                       # Percentage of idle cycles
system.switch_cpus1.Branches                    54036                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5480      1.41%      1.41% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           231493     59.55%     60.96% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             624      0.16%     61.12% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           85100     21.89%     83.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          56596     14.56%     97.58% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          9421      2.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            388763                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            30911543                       # DTB read hits
system.switch_cpus2.dtb.read_misses             14679                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        30061155                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           16045515                       # DTB write hits
system.switch_cpus2.dtb.write_misses            25877                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       14426789                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            46957058                       # DTB hits
system.switch_cpus2.dtb.data_misses             40556                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        44487944                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          137059642                       # ITB hits
system.switch_cpus2.itb.fetch_misses              624                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      137060266                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               144716883                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          143758372                       # Number of instructions committed
system.switch_cpus2.committedOps            143758372                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    130851458                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1398950                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4581881                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     17960720                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           130851458                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1398950                       # number of float instructions
system.switch_cpus2.num_int_register_reads    186264749                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     94036555                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1002874                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       942727                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             47044032                       # number of memory refs
system.switch_cpus2.num_load_insts           30971999                       # Number of load instructions
system.switch_cpus2.num_store_insts          16072033                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      504848.304052                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      144212034.695948                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.996511                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.003489                       # Percentage of idle cycles
system.switch_cpus2.Branches                 24187730                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     10778513      7.50%      7.50% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         84877446     59.03%     66.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          156683      0.11%     66.63% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         220390      0.15%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             36      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            128      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           111      0.00%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         109563      0.08%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        31074227     21.61%     88.47% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       16074015     11.18%     99.65% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        507837      0.35%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         143798949                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               30668                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              21                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18076                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               48744                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              21                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              17263                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          17263                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               144457616                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             144451                       # Number of instructions committed
system.switch_cpus3.committedOps               144451                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       138598                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               5908                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        11054                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              138598                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       190329                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       108022                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                48849                       # number of memory refs
system.switch_cpus3.num_load_insts              30688                       # Number of load instructions
system.switch_cpus3.num_store_insts             18161                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      144313086.160627                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      144529.839373                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001000                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999000                       # Percentage of idle cycles
system.switch_cpus3.Branches                    19736                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          920      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            87561     60.62%     61.25% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             502      0.35%     61.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           31285     21.66%     83.26% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          18167     12.58%     95.84% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6008      4.16%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            144454                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1022498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       487682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        72927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          56089                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        42776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        13313                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1433                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            227641                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1682                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       344589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        53827                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             657                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           285367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          285367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         84371                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       141837                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         6373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       207375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1243560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1493105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        87360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        71047                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       353408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       579808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8255744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     48642750                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       148160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       109940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               58248217                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          416380                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1441993                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180171                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.600129                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1286999     89.25%     89.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  94412      6.55%     95.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20485      1.42%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  35965      2.49%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4132      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1441993                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.261556                       # Number of seconds simulated
sim_ticks                                261556041000                       # Number of ticks simulated
final_tick                               2595671333500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1575635                       # Simulator instruction rate (inst/s)
host_op_rate                                  1575635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176257291                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756892                       # Number of bytes of host memory used
host_seconds                                  1483.94                       # Real time elapsed on the host
sim_insts                                  2338154319                       # Number of instructions simulated
sim_ops                                    2338154319                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       171328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     27050624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     26826176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       171520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     27334208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       142592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     25133120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107033920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       171328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       204352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       171520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       142592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        689792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44636032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44636032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       422666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       419159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       427097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       392705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1672405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        697438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             697438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       655034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    103421905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       781293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    102563779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       655768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    104506124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       545168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     96090765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             409219835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       655034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       781293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       655768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       545168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2637263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       170655710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170655710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       170655710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       655034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    103421905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       781293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    102563779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       655768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    104506124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       545168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     96090765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            579875546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    252670                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1675     27.47%     27.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     54      0.89%     28.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    267      4.38%     32.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.28%     33.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4084     66.98%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6097                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1675     45.55%     45.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      54      1.47%     47.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     267      7.26%     54.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.46%     54.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1664     45.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3677                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            261261273000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4050000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               13083000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2281500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              274918500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        261555606000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.407444                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.603083                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    9      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5241      2.18%      2.19% # number of callpals executed
system.cpu0.kern.callpal::rdps                    538      0.22%      2.41% # number of callpals executed
system.cpu0.kern.callpal::rti                     519      0.22%      2.63% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.01%      2.63% # number of callpals executed
system.cpu0.kern.callpal::rdunique             234289     97.37%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                240626                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              529                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                452                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                452                      
system.cpu0.kern.mode_good::user                  452                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.854442                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.921509                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       73041233500     21.87%     21.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        260893220500     78.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           675832                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.783769                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          136274150                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           675832                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           201.639091                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.783769                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991765                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991765                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        274459253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       274459253                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    115025670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      115025670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     20206472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      20206472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       464200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       464200                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       464806                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       464806                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    135232142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       135232142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    135232142                       # number of overall hits
system.cpu0.dcache.overall_hits::total      135232142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       601487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       601487                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       103444                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       103444                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         7495                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7495                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         6442                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6442                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       704931                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        704931                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       704931                       # number of overall misses
system.cpu0.dcache.overall_misses::total       704931                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    115627157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    115627157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     20309916                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20309916                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       471695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       471695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       471248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       471248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    135937073                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135937073                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    135937073                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    135937073                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005202                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005093                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005093                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.015890                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015890                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.013670                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.013670                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005186                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       259507                       # number of writebacks
system.cpu0.dcache.writebacks::total           259507                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            11048                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          478542325                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11048                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         43314.837527                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1045697618                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1045697618                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    522832237                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      522832237                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    522832237                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       522832237                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    522832237                       # number of overall hits
system.cpu0.icache.overall_hits::total      522832237                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11048                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11048                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11048                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11048                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11048                       # number of overall misses
system.cpu0.icache.overall_misses::total        11048                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    522843285                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    522843285                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    522843285                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    522843285                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    522843285                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    522843285                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        11048                       # number of writebacks
system.cpu0.icache.writebacks::total            11048                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    230384                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1525     29.20%     29.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    267      5.11%     34.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     21      0.40%     34.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3410     65.29%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5223                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1525     45.89%     45.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     267      8.03%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      21      0.63%     54.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1510     45.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3323                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            261470475000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               13083000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2787500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              198201000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        261684546500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.442815                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.636224                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   19      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   22      0.01%      0.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.00%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4455      2.04%      2.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                    538      0.25%      2.30% # number of callpals executed
system.cpu1.kern.callpal::rti                     480      0.22%      2.52% # number of callpals executed
system.cpu1.kern.callpal::callsys                  30      0.01%      2.54% # number of callpals executed
system.cpu1.kern.callpal::rdunique             213122     97.46%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                218669                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              472                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                460                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 30                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                471                      
system.cpu1.kern.mode_good::user                  460                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.997881                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.366667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.979210                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         429370500      0.13%      0.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        256640143000     76.94%     77.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         76504332500     22.93%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           610905                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.725095                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133200172                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           610905                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           218.037456                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.725095                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.981885                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981885                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          296                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        268245353                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       268245353                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    112489028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      112489028                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     19810177                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19810177                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       423935                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       423935                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       425268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       425268                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    132299205                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       132299205                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    132299205                       # number of overall hits
system.cpu1.dcache.overall_hits::total      132299205                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       543298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       543298                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       102499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       102499                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4539                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4539                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3074                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3074                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       645797                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        645797                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       645797                       # number of overall misses
system.cpu1.dcache.overall_misses::total       645797                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    113032326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    113032326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19912676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19912676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       428474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       428474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       428342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       428342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    132945002                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    132945002                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    132945002                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    132945002                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004807                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005147                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.010593                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010593                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.007177                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.007177                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004858                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004858                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004858                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       231252                       # number of writebacks
system.cpu1.dcache.writebacks::total           231252                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            10557                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          493869806                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10557                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         46781.264185                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1028321897                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1028321897                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    514145113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      514145113                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    514145113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       514145113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    514145113                       # number of overall hits
system.cpu1.icache.overall_hits::total      514145113                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        10557                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10557                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        10557                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10557                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        10557                       # number of overall misses
system.cpu1.icache.overall_misses::total        10557                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    514155670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    514155670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    514155670                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    514155670                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    514155670                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    514155670                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000021                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000021                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        10557                       # number of writebacks
system.cpu1.icache.writebacks::total            10557                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    272303                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1576     29.51%     29.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    267      5.00%     34.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     14      0.26%     34.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3484     65.23%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5341                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1576     45.91%     45.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     267      7.78%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      14      0.41%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1576     45.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3433                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            261328453500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               13083000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1672500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              212346500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        261555555500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.452354                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.642764                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     44.44%     55.56% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     44.44%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   26      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                    9      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4589      1.76%      1.78% # number of callpals executed
system.cpu2.kern.callpal::rdps                    538      0.21%      1.98% # number of callpals executed
system.cpu2.kern.callpal::rti                     475      0.18%      2.17% # number of callpals executed
system.cpu2.kern.callpal::callsys                  28      0.01%      2.18% # number of callpals executed
system.cpu2.kern.callpal::rdunique             254614     97.82%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                260280                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              484                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                470                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                470                      
system.cpu2.kern.mode_good::user                  470                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.971074                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.985325                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         481482500      0.18%      0.18% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        261074073000     99.82%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           642774                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.106267                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          136660588                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           642774                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           212.610635                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.106267                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.978723                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978723                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        274639836                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       274639836                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    115011566                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115011566                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     20270213                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      20270213                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       505113                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       505113                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       508484                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       508484                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    135281779                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       135281779                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    135281779                       # number of overall hits
system.cpu2.dcache.overall_hits::total      135281779                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       577317                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       577317                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       100491                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       100491                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         6711                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6711                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3174                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       677808                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        677808                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       677808                       # number of overall misses
system.cpu2.dcache.overall_misses::total       677808                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    115588883                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115588883                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     20370704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20370704                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       511824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       511824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       511658                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       511658                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    135959587                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135959587                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    135959587                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    135959587                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004995                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004995                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004933                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004933                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.013112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.013112                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006203                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006203                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004985                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004985                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004985                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004985                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       248083                       # number of writebacks
system.cpu2.dcache.writebacks::total           248083                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            10954                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          502992311                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10954                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         45918.596951                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1046235012                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1046235012                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    523101075                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      523101075                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    523101075                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       523101075                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    523101075                       # number of overall hits
system.cpu2.icache.overall_hits::total      523101075                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        10954                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        10954                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        10954                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         10954                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        10954                       # number of overall misses
system.cpu2.icache.overall_misses::total        10954                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    523112029                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    523112029                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    523112029                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    523112029                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    523112029                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    523112029                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000021                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000021                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        10954                       # number of writebacks
system.cpu2.icache.writebacks::total            10954                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    210641                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1547     29.30%     29.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    267      5.06%     34.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     30      0.57%     34.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3435     65.07%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5279                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1547     45.67%     45.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     267      7.88%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      30      0.89%     54.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1543     45.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3387                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            261471729500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               13083000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3266500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              197150500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        261685229500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.449199                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.641599                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   15      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   26      0.01%      0.02% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.00%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4508      2.26%      2.29% # number of callpals executed
system.cpu3.kern.callpal::rdps                    537      0.27%      2.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     482      0.24%      2.80% # number of callpals executed
system.cpu3.kern.callpal::callsys                  31      0.02%      2.81% # number of callpals executed
system.cpu3.kern.callpal::rdunique             193611     97.19%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                199219                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              508                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                464                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                464                      
system.cpu3.kern.mode_good::user                  464                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.913386                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.954733                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       77037451000     23.07%     23.07% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        256941226500     76.93%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      26                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           592992                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.377212                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          132845678                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           592992                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           224.026088                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   507.377212                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.990971                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990971                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        267480456                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       267480456                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    112447134                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      112447134                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19574741                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19574741                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       384941                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       384941                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       384035                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       384035                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    132021875                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       132021875                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    132021875                       # number of overall hits
system.cpu3.dcache.overall_hits::total      132021875                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       523784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       523784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       104047                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104047                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4630                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4630                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         5485                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5485                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       627831                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        627831                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       627831                       # number of overall misses
system.cpu3.dcache.overall_misses::total       627831                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    112970918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    112970918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19678788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19678788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       389571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       389571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       389520                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       389520                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    132649706                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    132649706                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    132649706                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    132649706                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004636                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004636                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005287                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005287                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.011885                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.011885                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014081                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014081                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004733                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004733                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004733                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004733                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       225108                       # number of writebacks
system.cpu3.dcache.writebacks::total           225108                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            10179                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          493477158                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10179                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         48479.925140                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1029524169                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1029524169                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    514746816                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      514746816                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    514746816                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       514746816                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    514746816                       # number of overall hits
system.cpu3.icache.overall_hits::total      514746816                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        10179                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10179                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        10179                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10179                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        10179                       # number of overall misses
system.cpu3.icache.overall_misses::total        10179                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    514756995                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    514756995                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    514756995                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    514756995                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    514756995                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    514756995                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        10179                       # number of writebacks
system.cpu3.icache.writebacks::total            10179                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  334                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 334                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1427                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1427                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3522                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3522                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          595                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10959                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10959                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1982904                       # number of replacements
system.l2.tags.tagsinuse                  4080.072595                       # Cycle average of tags in use
system.l2.tags.total_refs                     1943883                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1982904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.980321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      962.804857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     8.010384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   839.205856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     6.016822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   736.494584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     4.145444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   811.242926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     5.109671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   707.042051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.235060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.204884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.179808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.198057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.172618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996111                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41037511                       # Number of tag accesses
system.l2.tags.data_accesses                 41037511                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       963950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           963950                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11157                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11157                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          274                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          149                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          170                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  683                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          169                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                277                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         7438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         6116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         7269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         6822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27645                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         8371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         7364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         8274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         7951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31960                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       237523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       187469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       215012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       191882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            831886                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         8371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       244961                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         7364                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       193585                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         8274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       222281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7951                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       198704                       # number of demand (read+write) hits
system.l2.demand_hits::total                   891491                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         8371                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       244961                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         7364                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       193585                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         8274                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       222281                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7951                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       198704                       # number of overall hits
system.l2.overall_hits::total                  891491                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          401                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1293                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2684                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          223                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              614                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        71796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        70178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        72768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        72535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              287277                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10778                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       350876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       348999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       354345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       320216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1374436                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       422672                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       419177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2680                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       427113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       392751                       # number of demand (read+write) misses
system.l2.demand_misses::total                1672491                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2677                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       422672                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3193                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       419177                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2680                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       427113                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2228                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       392751                       # number of overall misses
system.l2.overall_misses::total               1672491                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       963950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       963950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11157                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11157                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          835                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3367                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          392                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            891                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        79234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        76294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        80037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        79357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        11048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        10557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        10954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        10179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          42738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       588399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       536468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       569357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       512098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2206322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       667633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        10557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       612762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        10954                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       649394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        10179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       591455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2563982                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       667633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        10557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       612762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        10954                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       649394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        10179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       591455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2563982                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.594074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.896671                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.796407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.783133                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.797149                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.568878                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.919540                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.819672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.727586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.689113                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.906126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.919836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.909180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.914034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912216                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.242306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.302453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.244659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.218882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.252188                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.596323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.650550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.622360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.625302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622953                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.242306                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.633090                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.302453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.684078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.244659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.657710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.218882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.664042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.652302                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.242306                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.633090                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.302453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.684078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.244659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.657710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.218882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.664042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.652302                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               697438                       # number of writebacks
system.l2.writebacks::total                    697438                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp            1385548                       # Transaction distribution
system.membus.trans_dist::WriteReq               1427                       # Transaction distribution
system.membus.trans_dist::WriteResp              1427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       697438                       # Transaction distribution
system.membus.trans_dist::CleanEvict           912618                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            41647                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17898                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3384                       # Transaction distribution
system.membus.trans_dist::ReadExReq            340506                       # Transaction distribution
system.membus.trans_dist::ReadExResp           287191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1385214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5071110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5074632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5074632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    151669952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    151680911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               151680911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3397085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3397085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3397085                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           115863025                       # DTB read hits
system.switch_cpus0.dtb.read_misses              9433                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       115688437                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           20781894                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2255                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       20508619                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           136644919                       # DTB hits
system.switch_cpus0.dtb.data_misses             11688                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       136197056                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          521869467                       # ITB hits
system.switch_cpus0.itb.fetch_misses               19                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      521869486                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               523110979                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          522831597                       # Number of instructions committed
system.switch_cpus0.committedOps            522831597                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    378818801                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     171275649                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3310963                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     46945106                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           378818801                       # number of integer instructions
system.switch_cpus0.num_fp_insts            171275649                       # number of float instructions
system.switch_cpus0.num_int_register_reads    664040857                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    254268843                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    204346477                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    157535763                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            136893096                       # number of memory refs
system.switch_cpus0.num_load_insts          116108619                       # Number of load instructions
system.switch_cpus0.num_store_insts          20784477                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      268782.435261                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      522842196.564739                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999486                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000514                       # Percentage of idle cycles
system.switch_cpus0.Branches                 52501138                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     37415941      7.16%      7.16% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        243053925     46.49%     53.64% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          519791      0.10%     53.74% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     53.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       61300272     11.72%     65.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        8964760      1.71%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      31370145      6.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2001485      0.38%     73.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        467240      0.09%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       116582988     22.30%     95.95% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       20785190      3.98%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        381548      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         522843285                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           113246078                       # DTB read hits
system.switch_cpus1.dtb.read_misses              9130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       113113554                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           20341453                       # DTB write hits
system.switch_cpus1.dtb.write_misses             2280                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       20096913                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           133587531                       # DTB hits
system.switch_cpus1.dtb.data_misses             11410                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       133210467                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          513352108                       # ITB hits
system.switch_cpus1.itb.fetch_misses               17                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      513352125                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               523369172                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          514144260                       # Number of instructions committed
system.switch_cpus1.committedOps            514144260                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    373604398                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     166411797                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            3154759                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     46402556                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           373604398                       # number of integer instructions
system.switch_cpus1.num_fp_insts            166411797                       # number of float instructions
system.switch_cpus1.num_int_register_reads    653018286                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    251723601                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    198709906                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    152976748                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            133814036                       # number of memory refs
system.switch_cpus1.num_load_insts          113469930                       # Number of load instructions
system.switch_cpus1.num_store_insts          20344106                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8960815.744068                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      514408356.255932                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.982879                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.017121                       # Percentage of idle cycles
system.switch_cpus1.Branches                 51678611                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     37025771      7.20%      7.20% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        240843216     46.84%     54.04% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          518903      0.10%     54.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       59512212     11.57%     65.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8693920      1.69%     67.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      30515580      5.94%     73.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1984530      0.39%     73.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        463020      0.09%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.82% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       113900335     22.15%     95.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       20344309      3.96%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        353874      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         514155670                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           115844330                       # DTB read hits
system.switch_cpus2.dtb.read_misses              9435                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       115697898                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           20882841                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2258                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       20615866                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           136727171                       # DTB hits
system.switch_cpus2.dtb.data_misses             11693                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       136313764                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          522221050                       # ITB hits
system.switch_cpus2.itb.fetch_misses               53                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      522221103                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               523112082                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          523100336                       # Number of instructions committed
system.switch_cpus2.committedOps            523100336                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    378692559                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     172305854                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            3447083                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     46519680                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           378692559                       # number of integer instructions
system.switch_cpus2.num_fp_insts            172305854                       # number of float instructions
system.switch_cpus2.num_int_register_reads    664841552                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    254123595                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    205636661                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    158467377                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            136995571                       # number of memory refs
system.switch_cpus2.num_load_insts          116110142                       # Number of load instructions
system.switch_cpus2.num_store_insts          20885429                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles         523112082                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                 52324375                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     37038581      7.08%      7.08% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        242899441     46.43%     53.51% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          519746      0.10%     53.61% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     53.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       61655377     11.79%     65.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        9013205      1.72%     67.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     67.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      31576855      6.04%     73.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        2026280      0.39%     73.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        473405      0.09%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       116624780     22.29%     95.93% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       20885676      3.99%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        398683      0.08%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         523112029                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           113165274                       # DTB read hits
system.switch_cpus3.dtb.read_misses              8898                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       113032520                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           20068724                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2219                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       19823853                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           133233998                       # DTB hits
system.switch_cpus3.dtb.data_misses             11117                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       132856373                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          513955006                       # ITB hits
system.switch_cpus3.itb.fetch_misses               16                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      513955022                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               523371139                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          514745878                       # Number of instructions committed
system.switch_cpus3.committedOps            514745878                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    374130266                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     166703838                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            3024754                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     46552972                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           374130266                       # number of integer instructions
system.switch_cpus3.num_fp_insts            166703838                       # number of float instructions
system.switch_cpus3.num_int_register_reads    654249566                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    252270636                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    198984038                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    153266047                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            133440712                       # number of memory refs
system.switch_cpus3.num_load_insts          113369387                       # Number of load instructions
system.switch_cpus3.num_store_insts          20071325                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8359225.629563                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      515011913.370437                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.984028                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.015972                       # Percentage of idle cycles
system.switch_cpus3.Branches                 51602264                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     37058396      7.20%      7.20% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        241685860     46.95%     54.15% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          520027      0.10%     54.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       59633919     11.58%     65.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        8715940      1.69%     67.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     67.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      30547235      5.93%     73.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1972235      0.38%     73.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        459710      0.09%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       113760420     22.10%     96.04% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       20071523      3.90%     99.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        331730      0.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         514756995                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5305896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2607301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       427816                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         965313                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       874261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        91052                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2312333                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1427                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       963950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1297433                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          60419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           368237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          368237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         42738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2269261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        25049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2045336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        22566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1851769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        26784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1953231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        22234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1810403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7757372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       896064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     61362239                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       768576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     55872472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1013120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     58996408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       771520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     54272512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              233952911                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1982904                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7290561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.285076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.577216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5561963     76.29%     76.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1490627     20.45%     96.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 136203      1.87%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  91740      1.26%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  10028      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7290561                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.052778                       # Number of seconds simulated
sim_ticks                                 52777539500                       # Number of ticks simulated
final_tick                               2648448873000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               28414234                       # Simulator instruction rate (inst/s)
host_op_rate                                 28414226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              613552594                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757916                       # Number of bytes of host memory used
host_seconds                                    86.02                       # Real time elapsed on the host
sim_insts                                  2444179520                       # Number of instructions simulated
sim_ops                                    2444179520                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       156032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       656320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         7680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       829248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     11208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        47360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       106880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13015104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       156032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       829248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1035392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8673536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8673536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        12957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       175138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              203361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        135524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2956409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     12435593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        52143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       145516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     15712138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    212378828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       897351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2025104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             246603084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2956409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        52143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     15712138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       897351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19618042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       164341424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164341424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       164341424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2956409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     12435593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        52143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       145516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     15712138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    212378828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       897351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2025104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            410944508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3409                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     957     36.98%     36.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    155      5.99%     42.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     55      2.13%     45.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     45.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1420     54.87%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2588                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      955     45.05%     45.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     155      7.31%     52.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      55      2.59%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.05%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     954     45.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2120                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             52641621000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11625000      0.02%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2695000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              121874500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         52777927500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997910                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.671831                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.819165                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      2.07%      2.18% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2067     80.62%     82.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                    113      4.41%     87.21% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.04%     87.25% # number of callpals executed
system.cpu0.kern.callpal::rti                     310     12.09%     99.34% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.59%     99.92% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.08%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2564                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              362                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.265193                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.420479                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       52705410000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12648                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.007541                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             266985                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13160                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.287614                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.007541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.953140                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953140                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           557146                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          557146                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       138925                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         138925                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       115074                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        115074                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2599                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2599                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2496                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2496                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       253999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          253999                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       253999                       # number of overall hits
system.cpu0.dcache.overall_hits::total         253999                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5727                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5727                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7127                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7127                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          150                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           89                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12854                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12854                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12854                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12854                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       144652                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       144652                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       122201                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       122201                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2585                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2585                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       266853                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       266853                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       266853                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       266853                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.039592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.058322                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058322                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.054565                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.054565                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.034429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.048169                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048169                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.048169                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048169                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8107                       # number of writebacks
system.cpu0.dcache.writebacks::total             8107                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             5049                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999990                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45345226                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5561                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8154.149613                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999990                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1533643                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1533643                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       759245                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         759245                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       759245                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          759245                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       759245                       # number of overall hits
system.cpu0.icache.overall_hits::total         759245                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         5051                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5051                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         5051                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5051                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         5051                       # number of overall misses
system.cpu0.icache.overall_misses::total         5051                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       764296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       764296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       764296                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       764296                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       764296                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       764296                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006609                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006609                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006609                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006609                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006609                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006609                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         5049                       # number of writebacks
system.cpu0.icache.writebacks::total             5049                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       961                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     227     26.67%     26.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     55      6.46%     33.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.12%     33.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    568     66.75%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 851                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      227     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      55     10.81%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     226     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             52736291500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2695000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28676500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         52767827500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397887                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598120                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  739     81.66%     81.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                    110     12.15%     93.81% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      6.19%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   905                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 56                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              207                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          478.904538                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              30241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            45.889226                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   478.904538                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.935360                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935360                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            52037                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           52037                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        16242                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          16242                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         8966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8966                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          174                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          174                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        25208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           25208                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        25208                       # number of overall hits
system.cpu1.dcache.overall_hits::total          25208                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           12                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           16                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          296                       # number of overall misses
system.cpu1.dcache.overall_misses::total          296                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        16501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        16501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         9003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         9003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        25504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        25504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        25504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        25504                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015696                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015696                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004110                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.064516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.064516                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.087912                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.087912                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011606                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu1.dcache.writebacks::total               48                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              271                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20487753                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              783                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         26165.712644                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           148301                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          148301                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        73744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          73744                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        73744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           73744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        73744                       # number of overall hits
system.cpu1.icache.overall_hits::total          73744                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          271                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          271                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          271                       # number of overall misses
system.cpu1.icache.overall_misses::total          271                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        74015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        74015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        74015                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        74015                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        74015                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        74015                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003661                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003661                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003661                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003661                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003661                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003661                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          271                       # number of writebacks
system.cpu1.icache.writebacks::total              271                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     12659                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4089     46.29%     46.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.06%     46.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     55      0.62%     46.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     46.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4684     53.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                8834                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4089     49.64%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.06%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      55      0.67%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4088     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8238                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             52195196500     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 357500      0.00%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2695000      0.01%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              569066000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         52767479500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.872758                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.932533                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.35%      4.47% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.03% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.56%      5.59% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      6.15% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.70% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      7.26% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.79%     10.61% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   179                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   40      0.39%      0.40% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.03%      0.43% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 8502     83.66%     84.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                    778      7.66%     91.75% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     91.76% # number of callpals executed
system.cpu2.kern.callpal::rti                     271      2.67%     94.43% # number of callpals executed
system.cpu2.kern.callpal::callsys                 188      1.85%     96.28% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.06%     96.34% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      3.66%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 10162                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              312                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                261                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                262                      
system.cpu2.kern.mode_good::user                  261                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.839744                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.912740                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2070375000      3.94%      3.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         50432680000     96.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      40                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           247237                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.309093                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35659551                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           247652                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           143.990563                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.309093                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998651                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998651                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72049933                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72049933                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21634228                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21634228                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13843160                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13843160                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        87334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        87334                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        88703                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        88703                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     35477388                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35477388                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     35477388                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35477388                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       202337                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       202337                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        43796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        43796                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1588                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1588                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           48                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       246133                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        246133                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       246133                       # number of overall misses
system.cpu2.dcache.overall_misses::total       246133                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     21836565                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21836565                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13886956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13886956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        88922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        88922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        88751                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        88751                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     35723521                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35723521                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     35723521                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35723521                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.003154                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003154                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.017858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006890                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006890                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006890                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006890                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       170092                       # number of writebacks
system.cpu2.dcache.writebacks::total           170092                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            56393                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999095                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          126842803                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            56905                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2229.027379                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999095                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        210016976                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       210016976                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    104923891                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      104923891                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    104923891                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       104923891                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    104923891                       # number of overall hits
system.cpu2.icache.overall_hits::total      104923891                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        56398                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        56398                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        56398                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         56398                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        56398                       # number of overall misses
system.cpu2.icache.overall_misses::total        56398                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    104980289                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    104980289                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    104980289                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    104980289                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    104980289                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    104980289                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000537                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000537                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000537                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        56393                       # number of writebacks
system.cpu2.icache.writebacks::total            56393                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1747                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     320     30.48%     30.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     55      5.24%     35.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.29%     36.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    672     64.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1050                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      320     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      55      7.90%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.43%     54.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     318     45.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  696                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             52729573000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2695000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               34668500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         52767288000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.473214                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.662857                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   59      5.00%      5.08% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.42%      5.51% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  869     73.64%     79.15% # number of callpals executed
system.cpu3.kern.callpal::rdps                    111      9.41%     88.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     124     10.51%     99.07% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.76%     99.83% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1180                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              183                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.366120                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.536000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       52541175000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      59                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2299                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          478.963412                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              66253                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2757                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.030831                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   478.963412                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.935475                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.935475                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           130404                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          130404                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        38359                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          38359                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        21692                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         21692                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          608                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          608                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          628                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          628                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        60051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           60051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        60051                       # number of overall hits
system.cpu3.dcache.overall_hits::total          60051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1850                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1850                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          710                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          710                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           49                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2560                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2560                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2560                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2560                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        40209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        40209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        22402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        22402                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        62611                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        62611                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        62611                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        62611                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.046010                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.046010                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.031694                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.031694                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.074581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.074581                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.038285                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038285                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.040887                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040887                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.040887                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040887                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          989                       # number of writebacks
system.cpu3.dcache.writebacks::total              989                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1624                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21593659                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10109.390918                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           420798                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          420798                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       207963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         207963                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       207963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          207963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       207963                       # number of overall hits
system.cpu3.icache.overall_hits::total         207963                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1624                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1624                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1624                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1624                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1624                       # number of overall misses
system.cpu3.icache.overall_misses::total         1624                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       209587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       209587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       209587                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       209587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       209587                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       209587                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007749                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007749                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007749                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007749                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007749                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007749                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1624                       # number of writebacks
system.cpu3.icache.writebacks::total             1624                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  994                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 994                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2354                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2354                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1705                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5889                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    96057                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    267284                       # number of replacements
system.l2.tags.tagsinuse                  3994.804603                       # Cycle average of tags in use
system.l2.tags.total_refs                      294515                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.085686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1548.690959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     8.182952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    48.475674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     9.415929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    43.465742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   281.013645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2003.267785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     9.490753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    42.801163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.378098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.011835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.068607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.489079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.010450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.973389                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5376813                       # Number of tag accesses
system.l2.tags.data_accesses                  5376813                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       179236                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           179236                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        53099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53099                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        17768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18394                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        43441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          884                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47165                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           98                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        53381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55974                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2375                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           98                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        43441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        71149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          746                       # number of demand (read+write) hits
system.l2.demand_hits::total                   121533                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2612                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2375                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          228                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           98                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        43441                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        71149                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          884                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          746                       # number of overall hits
system.l2.overall_hits::total                  121533                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                283                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        25843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32781                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        12957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16178                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       149303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          154427                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2438                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        12957                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       175146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          740                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1671                       # number of demand (read+write) misses
system.l2.demand_misses::total                 203386                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2438                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10271                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          120                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        12957                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       175146                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          740                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1671                       # number of overall misses
system.l2.overall_misses::total                203386                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       179236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       179236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        53099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53099                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              373                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        43611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             51175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         5050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        56398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          63343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       202684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        210401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         5050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12646                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        56398                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       246295                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1624                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2417                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               324919                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         5050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12646                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        56398                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       246295                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1624                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2417                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              324919                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.973822                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.458333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758713                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.943182                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.920238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.592580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.883510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.640567                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.482772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.158672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.229742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.455665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.255403                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.683151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.505051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.736629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.619021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733965                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.482772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.812194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.158672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.550459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.229742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.711123                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.455665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.691353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.625959                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.482772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.812194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.158672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.550459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.229742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.711123                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.455665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.691353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.625959                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               134116                       # number of writebacks
system.l2.writebacks::total                    134116                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 987                       # Transaction distribution
system.membus.trans_dist::ReadResp             171599                       # Transaction distribution
system.membus.trans_dist::WriteReq                946                       # Transaction distribution
system.membus.trans_dist::WriteResp               946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135524                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62466                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              401                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            173                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             387                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32785                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        170612                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       604298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       608164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 612402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21598784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21604673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21695233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            405310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  405310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              405310                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              147556                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             125562                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              273118                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             196938                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         197090                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               105556244                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             763814                       # Number of instructions committed
system.switch_cpus0.committedOps               763814                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       734136                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              32749                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        67346                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              734136                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1014267                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       528499                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               274596                       # number of memory refs
system.switch_cpus0.num_load_insts             148705                       # Number of load instructions
system.switch_cpus0.num_store_insts            125891                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      104791844.561514                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      764399.438486                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.007242                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.992758                       # Percentage of idle cycles
system.switch_cpus0.Branches                   107720                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        11149      1.46%      1.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           450243     58.91%     60.37% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1063      0.14%     60.51% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.15%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.03%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.69% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          155131     20.30%     80.99% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         126068     16.49%     97.48% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         19243      2.52%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            764296                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               16687                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               9244                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               25931                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              11515                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          11515                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               105535651                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              74015                       # Number of instructions committed
system.switch_cpus1.committedOps                74015                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        70483                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3184                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         4868                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               70483                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        95430                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        55865                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                25987                       # number of memory refs
system.switch_cpus1.num_load_insts              16687                       # Number of load instructions
system.switch_cpus1.num_store_insts              9300                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      105461705.612567                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      73945.387433                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000701                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999299                       # Percentage of idle cycles
system.switch_cpus1.Branches                     9703                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          493      0.67%      0.67% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            42979     58.07%     58.73% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             277      0.37%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           17057     23.05%     82.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           9301     12.57%     94.72% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3908      5.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             74015                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            21924666                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2044                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        21340810                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13975950                       # DTB write hits
system.switch_cpus2.dtb.write_misses               63                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13473296                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35900616                       # DTB hits
system.switch_cpus2.dtb.data_misses              2107                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        34814106                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          100955502                       # ITB hits
system.switch_cpus2.itb.fetch_misses              317                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      100955819                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               105533948                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          104978170                       # Number of instructions committed
system.switch_cpus2.committedOps            104978170                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     93450113                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          1694                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            7185292                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      9951592                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            93450113                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 1694                       # number of float instructions
system.switch_cpus2.num_int_register_reads    124766132                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     66025340                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          716                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          665                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             35903787                       # number of memory refs
system.switch_cpus2.num_load_insts           21927585                       # Number of load instructions
system.switch_cpus2.num_store_insts          13976202                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      574375.285165                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      104959572.714835                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.994557                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.005443                       # Percentage of idle cycles
system.switch_cpus2.Branches                 18241023                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     10312137      9.82%      9.82% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         58591264     55.81%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9491      0.01%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            515      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              5      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             16      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        22028148     20.98%     86.63% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13976858     13.31%     99.94% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         61853      0.06%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         104980289                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               40315                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              23006                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               63321                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              34665                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          34790                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               105533970                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             209202                       # Number of instructions committed
system.switch_cpus3.committedOps               209202                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       200386                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           363                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               5894                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        20819                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              200386                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  363                       # number of float instructions
system.switch_cpus3.num_int_register_reads       268029                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       154826                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          186                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          189                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                64492                       # number of memory refs
system.switch_cpus3.num_load_insts              41204                       # Number of load instructions
system.switch_cpus3.num_store_insts             23288                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      105324356.927000                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      209613.073000                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001986                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998014                       # Percentage of idle cycles
system.switch_cpus3.Branches                    29391                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3300      1.57%      1.57% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           129702     61.88%     63.46% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             359      0.17%     63.63% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             26      0.01%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           42615     20.33%     83.98% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          23299     11.12%     95.09% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         10283      4.91%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            209587                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       652892                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       312015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33409                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          92286                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        86624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5662                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                987                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            276303                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               946                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       179236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        53099                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           74560                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             470                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           178                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51200                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         63344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       211972                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        41322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       161886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       735878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                965089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       536320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1340455                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        22272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6751232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     26729546                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       145600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       227728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35772353                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          270114                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           924939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211460                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.615281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 794146     85.86%     85.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96816     10.47%     96.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5509      0.60%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  26118      2.82%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2350      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             924939                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
