============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Tue Nov 18 12:42:33 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'PRETRIGGER_SAMPLES' is not a constant in zaklad.v(473)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(938)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1174/454 useful/useless nets, 930/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          818
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1921/1 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.16), #lev = 9 (2.97)
SYN-3001 : Mapper mapped 943 instances into 284 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1489 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/495 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   540
  #lut only           170   out of    540   31.48%
  #reg only            12   out of    540    2.22%
  #lut&reg            358   out of    540   66.30%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |540   |528   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.800456s wall, 1.875000s user + 0.296875s system = 2.171875s CPU (120.6%)

RUN-1004 : used memory is 153 MB, reserved memory is 115 MB, peak memory is 176 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 151 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 75 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 296 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4537, tnet num: 1000, tinst num: 367, tnode num: 5551, tedge num: 7761.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080281s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (116.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173694
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 156824, overlap = 72
PHY-3002 : Step(2): len = 148958, overlap = 72
PHY-3002 : Step(3): len = 136526, overlap = 72
PHY-3002 : Step(4): len = 129430, overlap = 72
PHY-3002 : Step(5): len = 118835, overlap = 72
PHY-3002 : Step(6): len = 112588, overlap = 72
PHY-3002 : Step(7): len = 103222, overlap = 72
PHY-3002 : Step(8): len = 97643.9, overlap = 72
PHY-3002 : Step(9): len = 89793.1, overlap = 72
PHY-3002 : Step(10): len = 84931.6, overlap = 72
PHY-3002 : Step(11): len = 78142.9, overlap = 65.25
PHY-3002 : Step(12): len = 73894.4, overlap = 65.25
PHY-3002 : Step(13): len = 68021.2, overlap = 69.75
PHY-3002 : Step(14): len = 64295.9, overlap = 69.75
PHY-3002 : Step(15): len = 59685.8, overlap = 69.75
PHY-3002 : Step(16): len = 56722.3, overlap = 69.75
PHY-3002 : Step(17): len = 52383.2, overlap = 67.5
PHY-3002 : Step(18): len = 49816.8, overlap = 67.75
PHY-3002 : Step(19): len = 46180.3, overlap = 73.25
PHY-3002 : Step(20): len = 44029.5, overlap = 73.5
PHY-3002 : Step(21): len = 41169.6, overlap = 74.25
PHY-3002 : Step(22): len = 39392, overlap = 74.25
PHY-3002 : Step(23): len = 37140.2, overlap = 74
PHY-3002 : Step(24): len = 35667.1, overlap = 73.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0697e-06
PHY-3002 : Step(25): len = 36566.3, overlap = 73.5
PHY-3002 : Step(26): len = 37459.4, overlap = 65.25
PHY-3002 : Step(27): len = 37292.5, overlap = 63
PHY-3002 : Step(28): len = 36814.2, overlap = 62.75
PHY-3002 : Step(29): len = 35434.2, overlap = 56.25
PHY-3002 : Step(30): len = 34617.4, overlap = 57
PHY-3002 : Step(31): len = 33262, overlap = 55.5
PHY-3002 : Step(32): len = 32610.4, overlap = 62.5
PHY-3002 : Step(33): len = 31427.1, overlap = 68.5
PHY-3002 : Step(34): len = 30879, overlap = 72.75
PHY-3002 : Step(35): len = 30218.7, overlap = 81.75
PHY-3002 : Step(36): len = 30138, overlap = 82.5
PHY-3002 : Step(37): len = 29678.4, overlap = 82.5
PHY-3002 : Step(38): len = 29429.5, overlap = 82.5
PHY-3002 : Step(39): len = 29084.4, overlap = 83.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.13941e-06
PHY-3002 : Step(40): len = 29832.4, overlap = 83.5
PHY-3002 : Step(41): len = 29732.1, overlap = 83.5
PHY-3002 : Step(42): len = 29949.4, overlap = 83.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.27881e-06
PHY-3002 : Step(43): len = 31502.1, overlap = 74.75
PHY-3002 : Step(44): len = 31949.2, overlap = 79
PHY-3002 : Step(45): len = 32582.3, overlap = 74.25
PHY-3002 : Step(46): len = 32748, overlap = 66.75
PHY-3002 : Step(47): len = 32832.8, overlap = 64.5
PHY-3002 : Step(48): len = 32556.8, overlap = 66.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.55763e-06
PHY-3002 : Step(49): len = 33402.3, overlap = 55
PHY-3002 : Step(50): len = 33513.3, overlap = 57
PHY-3002 : Step(51): len = 33729.4, overlap = 56.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.71153e-05
PHY-3002 : Step(52): len = 34121.6, overlap = 51.25
PHY-3002 : Step(53): len = 34672.9, overlap = 50.25
PHY-3002 : Step(54): len = 35058.9, overlap = 49.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030172s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (362.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.48202e-07
PHY-3002 : Step(55): len = 36278.3, overlap = 17.5
PHY-3002 : Step(56): len = 36181.3, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2964e-06
PHY-3002 : Step(57): len = 36093.2, overlap = 18.5
PHY-3002 : Step(58): len = 36074.1, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.59281e-06
PHY-3002 : Step(59): len = 36097.4, overlap = 18.25
PHY-3002 : Step(60): len = 36097.4, overlap = 18.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.18342e-06
PHY-3002 : Step(61): len = 36097.2, overlap = 30.5
PHY-3002 : Step(62): len = 36201.8, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.36684e-06
PHY-3002 : Step(63): len = 36198.2, overlap = 30
PHY-3002 : Step(64): len = 36249.1, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.08733e-06
PHY-3002 : Step(65): len = 36271.2, overlap = 29.25
PHY-3002 : Step(66): len = 36728.9, overlap = 28.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52495e-05
PHY-3002 : Step(67): len = 36738.1, overlap = 28.75
PHY-3002 : Step(68): len = 37665.3, overlap = 26
PHY-3002 : Step(69): len = 38113.6, overlap = 24.5
PHY-3002 : Step(70): len = 38243.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.04989e-05
PHY-3002 : Step(71): len = 38340.8, overlap = 24
PHY-3002 : Step(72): len = 38801.4, overlap = 23.75
PHY-3002 : Step(73): len = 38966.9, overlap = 23.5
PHY-3002 : Step(74): len = 39021, overlap = 23.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.04834e-05
PHY-3002 : Step(75): len = 39409.3, overlap = 21.75
PHY-3002 : Step(76): len = 39483.9, overlap = 21.5
PHY-3002 : Step(77): len = 39942.7, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000120967
PHY-3002 : Step(78): len = 40052.7, overlap = 21.25
PHY-3002 : Step(79): len = 40719.5, overlap = 20.25
PHY-3002 : Step(80): len = 41407.9, overlap = 19.25
PHY-3002 : Step(81): len = 41497.4, overlap = 19.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000241934
PHY-3002 : Step(82): len = 41717.4, overlap = 19.25
PHY-3002 : Step(83): len = 41866.4, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.083983s wall, 0.062500s user + 0.171875s system = 0.234375s CPU (279.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00021958
PHY-3002 : Step(84): len = 42334.8, overlap = 8
PHY-3002 : Step(85): len = 41828.1, overlap = 13
PHY-3002 : Step(86): len = 41706.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000427185
PHY-3002 : Step(87): len = 41947.4, overlap = 14
PHY-3002 : Step(88): len = 42129.9, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000810522
PHY-3002 : Step(89): len = 42176.8, overlap = 13
PHY-3002 : Step(90): len = 42340.6, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43159.3, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 43223.3, Over = 0
RUN-1003 : finish command "place" in  2.109331s wall, 2.828125s user + 2.437500s system = 5.265625s CPU (249.6%)

RUN-1004 : used memory is 168 MB, reserved memory is 128 MB, peak memory is 183 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 342 to 272
PHY-1001 : Pin misalignment score is improved from 272 to 272
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 296 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126936, over cnt = 40(0%), over = 47, worst = 3
PHY-1002 : len = 127056, over cnt = 29(0%), over = 33, worst = 3
PHY-1002 : len = 126680, over cnt = 9(0%), over = 11, worst = 3
PHY-1002 : len = 121984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.206381s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (136.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 230 to 65
PHY-1001 : End pin swap;  0.024250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-1001 : End global routing;  0.592244s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (124.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.096882s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 204928, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 2.947541s wall, 2.796875s user + 0.937500s system = 3.734375s CPU (126.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 203248, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 0.232826s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (107.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 202808, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.088832s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (87.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 202776, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.032291s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 202680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.022912s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 202728, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 202728
PHY-1001 : End DR Iter 5; 0.023947s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.295435s wall, 6.031250s user + 1.078125s system = 7.109375s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.984973s wall, 6.765625s user + 1.156250s system = 7.921875s CPU (113.4%)

RUN-1004 : used memory is 238 MB, reserved memory is 206 MB, peak memory is 415 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   540
  #lut only           170   out of    540   31.48%
  #reg only            12   out of    540    2.22%
  #lut&reg            358   out of    540   66.30%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4537, tnet num: 1000, tinst num: 367, tnode num: 5551, tedge num: 7761.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1002, pip num: 12206
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1052 valid insts, and 31652 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.550991s wall, 9.359375s user + 0.343750s system = 9.703125s CPU (625.6%)

RUN-1004 : used memory is 420 MB, reserved memory is 382 MB, peak memory is 490 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'samples' is already declared in zaklad.v(417)
HDL-1007 : previous declaration of 'samples' is from here in zaklad.v(295)
HDL-8007 ERROR: 'samples' is not valid in an expression in zaklad.v(420)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(939)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1221/480 useful/useless nets, 965/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1982/1 useful/useless nets, 1749/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.03)
SYN-3001 : Mapper mapped 951 instances into 286 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 253 SEQ (2112 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1957 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/506 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  543   out of   8640    6.28%
#reg                  396   out of   8640    4.58%
#le                   552
  #lut only           156   out of    552   28.26%
  #reg only             9   out of    552    1.63%
  #lut&reg            387   out of    552   70.11%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |552   |543   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.424338s wall, 3.046875s user + 0.578125s system = 3.625000s CPU (105.9%)

RUN-1004 : used memory is 215 MB, reserved memory is 174 MB, peak memory is 490 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 79 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 622 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 374 instances, 278 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4739, tnet num: 1058, tinst num: 374, tnode num: 5813, tedge num: 8125.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087917s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (124.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 185940
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(91): len = 139470, overlap = 72
PHY-3002 : Step(92): len = 119990, overlap = 72
PHY-3002 : Step(93): len = 113148, overlap = 72
PHY-3002 : Step(94): len = 101690, overlap = 72
PHY-3002 : Step(95): len = 95863.4, overlap = 72
PHY-3002 : Step(96): len = 88208.2, overlap = 72
PHY-3002 : Step(97): len = 83650.8, overlap = 72
PHY-3002 : Step(98): len = 77010.9, overlap = 72
PHY-3002 : Step(99): len = 73143.8, overlap = 72
PHY-3002 : Step(100): len = 67868.2, overlap = 65.25
PHY-3002 : Step(101): len = 64609.7, overlap = 65.25
PHY-3002 : Step(102): len = 60571.2, overlap = 67.5
PHY-3002 : Step(103): len = 57721, overlap = 69.75
PHY-3002 : Step(104): len = 54693.5, overlap = 70
PHY-3002 : Step(105): len = 52072.4, overlap = 70.5
PHY-3002 : Step(106): len = 49637.3, overlap = 70
PHY-3002 : Step(107): len = 47201.3, overlap = 68.75
PHY-3002 : Step(108): len = 45074.8, overlap = 70.25
PHY-3002 : Step(109): len = 42838.4, overlap = 75.75
PHY-3002 : Step(110): len = 40983.2, overlap = 76.25
PHY-3002 : Step(111): len = 38949.6, overlap = 77.25
PHY-3002 : Step(112): len = 37278, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5074e-06
PHY-3002 : Step(113): len = 38458.7, overlap = 71.25
PHY-3002 : Step(114): len = 38521.7, overlap = 65
PHY-3002 : Step(115): len = 37175.5, overlap = 63
PHY-3002 : Step(116): len = 36516, overlap = 64.5
PHY-3002 : Step(117): len = 35353, overlap = 60.5
PHY-3002 : Step(118): len = 34789.7, overlap = 61
PHY-3002 : Step(119): len = 34199.2, overlap = 61
PHY-3002 : Step(120): len = 33571.4, overlap = 60.75
PHY-3002 : Step(121): len = 32607.8, overlap = 59
PHY-3002 : Step(122): len = 31800.3, overlap = 70
PHY-3002 : Step(123): len = 31715.9, overlap = 71
PHY-3002 : Step(124): len = 31621.6, overlap = 75.5
PHY-3002 : Step(125): len = 31455.1, overlap = 77.5
PHY-3002 : Step(126): len = 31169.2, overlap = 76.25
PHY-3002 : Step(127): len = 30888.7, overlap = 76.25
PHY-3002 : Step(128): len = 30968.1, overlap = 71.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.0148e-06
PHY-3002 : Step(129): len = 32375.7, overlap = 71.5
PHY-3002 : Step(130): len = 32309.4, overlap = 71.25
PHY-3002 : Step(131): len = 32318.7, overlap = 73.5
PHY-3002 : Step(132): len = 32246.4, overlap = 75.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.0296e-06
PHY-3002 : Step(133): len = 33592.9, overlap = 59.5
PHY-3002 : Step(134): len = 33862.9, overlap = 48
PHY-3002 : Step(135): len = 34105.4, overlap = 45.5
PHY-3002 : Step(136): len = 34193.1, overlap = 49.5
PHY-3002 : Step(137): len = 34124.2, overlap = 55.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.16639e-05
PHY-3002 : Step(138): len = 34784.2, overlap = 48.75
PHY-3002 : Step(139): len = 35200.5, overlap = 46
PHY-3002 : Step(140): len = 35408.9, overlap = 41
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.24026e-05
PHY-3002 : Step(141): len = 35633.8, overlap = 40.75
PHY-3002 : Step(142): len = 36171.1, overlap = 40.5
PHY-3002 : Step(143): len = 36433, overlap = 38
PHY-3002 : Step(144): len = 36597.1, overlap = 33.5
PHY-3002 : Step(145): len = 36597.5, overlap = 31
PHY-3002 : Step(146): len = 36731.8, overlap = 31.5
PHY-3002 : Step(147): len = 36974.8, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016808s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.402e-07
PHY-3002 : Step(148): len = 38463.4, overlap = 15.75
PHY-3002 : Step(149): len = 37954.2, overlap = 16.75
PHY-3002 : Step(150): len = 37463.8, overlap = 18.25
PHY-3002 : Step(151): len = 37267, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8804e-06
PHY-3002 : Step(152): len = 37201, overlap = 18.5
PHY-3002 : Step(153): len = 37165.8, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7608e-06
PHY-3002 : Step(154): len = 37171.9, overlap = 18.25
PHY-3002 : Step(155): len = 37238.4, overlap = 18.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.78956e-06
PHY-3002 : Step(156): len = 37237.9, overlap = 32.25
PHY-3002 : Step(157): len = 37274.2, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.57911e-06
PHY-3002 : Step(158): len = 37367.2, overlap = 31.25
PHY-3002 : Step(159): len = 37367.2, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.04994e-06
PHY-3002 : Step(160): len = 37409.2, overlap = 31.5
PHY-3002 : Step(161): len = 37574.9, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.62185e-06
PHY-3002 : Step(162): len = 37650.1, overlap = 30
PHY-3002 : Step(163): len = 38029.3, overlap = 28.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.37641e-05
PHY-3002 : Step(164): len = 38116.8, overlap = 28
PHY-3002 : Step(165): len = 38358.7, overlap = 27.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.79519e-05
PHY-3002 : Step(166): len = 38446.8, overlap = 27.25
PHY-3002 : Step(167): len = 39872.6, overlap = 26
PHY-3002 : Step(168): len = 40075.8, overlap = 25.75
PHY-3002 : Step(169): len = 40073.8, overlap = 26.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.59037e-05
PHY-3002 : Step(170): len = 40096.4, overlap = 26.25
PHY-3002 : Step(171): len = 40611.4, overlap = 24.25
PHY-3002 : Step(172): len = 40792.3, overlap = 24
PHY-3002 : Step(173): len = 40849.6, overlap = 23.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.18074e-05
PHY-3002 : Step(174): len = 41264.3, overlap = 23.25
PHY-3002 : Step(175): len = 41347.7, overlap = 23.25
PHY-3002 : Step(176): len = 42179.8, overlap = 20
PHY-3002 : Step(177): len = 42421.5, overlap = 20.75
PHY-3002 : Step(178): len = 42523.5, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054585s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (229.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000185377
PHY-3002 : Step(179): len = 44487.3, overlap = 12.25
PHY-3002 : Step(180): len = 43902.8, overlap = 19.25
PHY-3002 : Step(181): len = 43997.6, overlap = 20.25
PHY-3002 : Step(182): len = 43899.1, overlap = 19.5
PHY-3002 : Step(183): len = 43735.5, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000370755
PHY-3002 : Step(184): len = 43884.6, overlap = 18
PHY-3002 : Step(185): len = 44129.9, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000676928
PHY-3002 : Step(186): len = 44318.8, overlap = 16.5
PHY-3002 : Step(187): len = 44687, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45174, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 45376, Over = 0
RUN-1003 : finish command "place" in  2.214085s wall, 2.781250s user + 2.765625s system = 5.546875s CPU (250.5%)

RUN-1004 : used memory is 233 MB, reserved memory is 194 MB, peak memory is 490 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 339 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 281
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 622 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 121664, over cnt = 59(0%), over = 66, worst = 2
PHY-1002 : len = 122128, over cnt = 32(0%), over = 33, worst = 2
PHY-1002 : len = 121872, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 120472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216176s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (101.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 215 to 81
PHY-1001 : End pin swap;  0.022878s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (204.9%)

PHY-1001 : End global routing;  0.608242s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (105.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.094550s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 202776, over cnt = 145(0%), over = 145, worst = 1
PHY-1001 : End Routed; 2.796712s wall, 2.734375s user + 0.921875s system = 3.656250s CPU (130.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 199600, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End DR Iter 1; 0.184505s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (101.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 198504, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.062455s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (125.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 198688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.032855s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 198632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.043835s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (142.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 198680, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 198680
PHY-1001 : End DR Iter 5; 0.013077s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (239.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.090693s wall, 4.031250s user + 1.078125s system = 5.109375s CPU (124.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.796579s wall, 4.750000s user + 1.171875s system = 5.921875s CPU (123.5%)

RUN-1004 : used memory is 266 MB, reserved memory is 234 MB, peak memory is 490 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  543   out of   8640    6.28%
#reg                  396   out of   8640    4.58%
#le                   552
  #lut only           156   out of    552   28.26%
  #reg only             9   out of    552    1.63%
  #lut&reg            387   out of    552   70.11%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4739, tnet num: 1058, tinst num: 374, tnode num: 5813, tedge num: 8125.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 12551
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1059 valid insts, and 32707 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.391216s wall, 9.156250s user + 0.359375s system = 9.515625s CPU (684.0%)

RUN-1004 : used memory is 449 MB, reserved memory is 411 MB, peak memory is 504 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1156 better
SYN-1014 : Optimize round 2
SYN-1032 : 1191/467 useful/useless nets, 947/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1938/1 useful/useless nets, 1717/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 272 (4.22), #lev = 10 (3.06)
SYN-3001 : Mapper mapped 947 instances into 287 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 283 LUT to BLE ...
SYN-4008 : Packed 283 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 244 SEQ (1707 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1543 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 296/498 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  383   out of   8640    4.43%
#le                   539
  #lut only           156   out of    539   28.94%
  #reg only             6   out of    539    1.11%
  #lut&reg            377   out of    539   69.94%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |539   |533   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.397546s wall, 3.125000s user + 0.421875s system = 3.546875s CPU (104.4%)

RUN-1004 : used memory is 254 MB, reserved memory is 224 MB, peak memory is 504 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 156 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 78 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1019 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4617, tnet num: 1017, tinst num: 367, tnode num: 5658, tedge num: 7895.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080124s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (117.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183289
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(188): len = 150150, overlap = 72
PHY-3002 : Step(189): len = 138868, overlap = 72
PHY-3002 : Step(190): len = 131461, overlap = 72
PHY-3002 : Step(191): len = 120717, overlap = 72
PHY-3002 : Step(192): len = 114071, overlap = 72
PHY-3002 : Step(193): len = 105087, overlap = 72
PHY-3002 : Step(194): len = 99287.2, overlap = 72
PHY-3002 : Step(195): len = 91889.3, overlap = 72
PHY-3002 : Step(196): len = 86998.2, overlap = 72
PHY-3002 : Step(197): len = 80124.3, overlap = 72
PHY-3002 : Step(198): len = 75869.4, overlap = 65.25
PHY-3002 : Step(199): len = 70613.6, overlap = 65.25
PHY-3002 : Step(200): len = 67028.9, overlap = 65.25
PHY-3002 : Step(201): len = 62728, overlap = 69.75
PHY-3002 : Step(202): len = 59836.7, overlap = 69.75
PHY-3002 : Step(203): len = 55690.4, overlap = 70.25
PHY-3002 : Step(204): len = 53034.4, overlap = 71
PHY-3002 : Step(205): len = 49903.6, overlap = 72.5
PHY-3002 : Step(206): len = 47595.8, overlap = 74.25
PHY-3002 : Step(207): len = 45072.1, overlap = 75.25
PHY-3002 : Step(208): len = 43003, overlap = 76.75
PHY-3002 : Step(209): len = 41038, overlap = 76
PHY-3002 : Step(210): len = 39541.5, overlap = 75.5
PHY-3002 : Step(211): len = 37972, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19457e-06
PHY-3002 : Step(212): len = 37852.5, overlap = 76.25
PHY-3002 : Step(213): len = 38512.6, overlap = 64.25
PHY-3002 : Step(214): len = 37614.7, overlap = 65
PHY-3002 : Step(215): len = 36400.3, overlap = 69
PHY-3002 : Step(216): len = 35649.8, overlap = 71.75
PHY-3002 : Step(217): len = 34678.8, overlap = 67.25
PHY-3002 : Step(218): len = 34213.4, overlap = 68.75
PHY-3002 : Step(219): len = 33126.6, overlap = 73.5
PHY-3002 : Step(220): len = 32432.3, overlap = 73.75
PHY-3002 : Step(221): len = 32272.5, overlap = 73.5
PHY-3002 : Step(222): len = 31596.7, overlap = 73.75
PHY-3002 : Step(223): len = 31159.3, overlap = 73.75
PHY-3002 : Step(224): len = 30480.9, overlap = 75
PHY-3002 : Step(225): len = 30117.5, overlap = 75.75
PHY-3002 : Step(226): len = 29041.7, overlap = 81
PHY-3002 : Step(227): len = 28999.3, overlap = 82
PHY-3002 : Step(228): len = 29098.8, overlap = 82.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.38915e-06
PHY-3002 : Step(229): len = 30240, overlap = 84.75
PHY-3002 : Step(230): len = 30503.2, overlap = 82.25
PHY-3002 : Step(231): len = 30850.8, overlap = 80
PHY-3002 : Step(232): len = 31136.5, overlap = 75.5
PHY-3002 : Step(233): len = 31253.5, overlap = 71
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.77829e-06
PHY-3002 : Step(234): len = 32071.9, overlap = 71
PHY-3002 : Step(235): len = 32304.9, overlap = 71
PHY-3002 : Step(236): len = 32317.9, overlap = 70.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08918e-07
PHY-3002 : Step(237): len = 35723.9, overlap = 21.5
PHY-3002 : Step(238): len = 35654.9, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01784e-06
PHY-3002 : Step(239): len = 35663.9, overlap = 22
PHY-3002 : Step(240): len = 35600.8, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03567e-06
PHY-3002 : Step(241): len = 35570.7, overlap = 22.25
PHY-3002 : Step(242): len = 35588.8, overlap = 22.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69005e-06
PHY-3002 : Step(243): len = 35662.4, overlap = 30.75
PHY-3002 : Step(244): len = 35662.4, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000289164
PHY-3002 : Step(245): len = 46218.7, overlap = 18.5
PHY-3002 : Step(246): len = 45337.6, overlap = 18.5
PHY-3002 : Step(247): len = 45411.9, overlap = 15.5
PHY-3002 : Step(248): len = 45201.8, overlap = 16
PHY-3002 : Step(249): len = 45001.1, overlap = 16.5
PHY-3002 : Step(250): len = 44819.5, overlap = 16.5
PHY-3002 : Step(251): len = 44766, overlap = 17.75
PHY-3002 : Step(252): len = 44706.4, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000578328
PHY-3002 : Step(253): len = 45180.4, overlap = 17.25
PHY-3002 : Step(254): len = 45521, overlap = 15
PHY-3002 : Step(255): len = 45597.8, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011126
PHY-3002 : Step(256): len = 45957, overlap = 15.25
PHY-3002 : Step(257): len = 46327.1, overlap = 15.25
PHY-3002 : Step(258): len = 46434, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46816.6, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 6, deltaY = 1.
PHY-3001 : Final: Len = 47000.6, Over = 0
RUN-1003 : finish command "place" in  1.531495s wall, 2.453125s user + 2.718750s system = 5.171875s CPU (337.7%)

RUN-1004 : used memory is 264 MB, reserved memory is 233 MB, peak memory is 504 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 347 to 286
PHY-1001 : Pin misalignment score is improved from 286 to 277
PHY-1001 : Pin misalignment score is improved from 277 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 276
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1019 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128504, over cnt = 41(0%), over = 56, worst = 2
PHY-1002 : len = 128712, over cnt = 22(0%), over = 34, worst = 2
PHY-1002 : len = 128808, over cnt = 13(0%), over = 21, worst = 2
PHY-1002 : len = 128904, over cnt = 10(0%), over = 16, worst = 2
PHY-1002 : len = 123344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.212327s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (117.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 218 to 71
PHY-1001 : End pin swap;  0.022918s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.2%)

PHY-1001 : End global routing;  0.594493s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (105.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124038s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 209656, over cnt = 104(0%), over = 104, worst = 1
PHY-1001 : End Routed; 2.855826s wall, 2.406250s user + 0.921875s system = 3.328125s CPU (116.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207320, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 1; 0.082550s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206408, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.034084s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (91.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206384, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.018224s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (257.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 206504, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 206504
PHY-1001 : End DR Iter 4; 0.014787s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.977289s wall, 3.437500s user + 1.015625s system = 4.453125s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.676609s wall, 4.171875s user + 1.093750s system = 5.265625s CPU (112.6%)

RUN-1004 : used memory is 279 MB, reserved memory is 244 MB, peak memory is 504 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  383   out of   8640    4.43%
#le                   539
  #lut only           156   out of    539   28.94%
  #reg only             6   out of    539    1.11%
  #lut&reg            377   out of    539   69.94%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4617, tnet num: 1017, tinst num: 367, tnode num: 5658, tedge num: 7895.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1019, pip num: 12445
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1055 valid insts, and 32348 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.565019s wall, 9.390625s user + 0.312500s system = 9.703125s CPU (620.0%)

RUN-1004 : used memory is 460 MB, reserved memory is 425 MB, peak memory is 517 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: 'BUFFER_BITS' is already declared in zaklad.v(408)
HDL-1007 : previous declaration of 'BUFFER_BITS' is from here in zaklad.v(198)
HDL-8007 ERROR: 'BUFFER_SIZE' is already declared in zaklad.v(409)
HDL-1007 : previous declaration of 'BUFFER_SIZE' is from here in zaklad.v(199)
HDL-5007 WARNING: data object 'pretrigger_samples' is already declared in zaklad.v(411)
HDL-1007 : previous declaration of 'pretrigger_samples' is from here in zaklad.v(201)
HDL-5007 WARNING: second declaration of 'pretrigger_samples' ignored in zaklad.v(411)
HDL-5007 WARNING: data object 'total_samples' is already declared in zaklad.v(412)
HDL-1007 : previous declaration of 'total_samples' is from here in zaklad.v(202)
HDL-5007 WARNING: second declaration of 'total_samples' ignored in zaklad.v(412)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(938)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1234/480 useful/useless nets, 978/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          865
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                422
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |422    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1995/1 useful/useless nets, 1762/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.03)
SYN-3001 : Mapper mapped 951 instances into 286 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 409 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 249 SEQ (2172 nodes)...
SYN-4004 : #2: Packed 318 SEQ (2021 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/506 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  535   out of   8640    6.19%
#reg                  409   out of   8640    4.73%
#le                   545
  #lut only           136   out of    545   24.95%
  #reg only            10   out of    545    1.83%
  #lut&reg            399   out of    545   73.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |545   |535   |409   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.439682s wall, 3.140625s user + 0.406250s system = 3.546875s CPU (103.1%)

RUN-1004 : used memory is 274 MB, reserved memory is 243 MB, peak memory is 517 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 167 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 85 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 370 instances, 274 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4718, tnet num: 1058, tinst num: 370, tnode num: 5816, tedge num: 8075.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088689s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (88.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 172740
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(259): len = 154340, overlap = 72
PHY-3002 : Step(260): len = 144530, overlap = 72
PHY-3002 : Step(261): len = 133734, overlap = 72
PHY-3002 : Step(262): len = 125175, overlap = 72
PHY-3002 : Step(263): len = 115833, overlap = 72
PHY-3002 : Step(264): len = 108482, overlap = 72
PHY-3002 : Step(265): len = 100945, overlap = 72
PHY-3002 : Step(266): len = 94788.4, overlap = 72
PHY-3002 : Step(267): len = 88383.1, overlap = 72
PHY-3002 : Step(268): len = 83289, overlap = 72
PHY-3002 : Step(269): len = 77902.8, overlap = 72
PHY-3002 : Step(270): len = 73770.8, overlap = 72
PHY-3002 : Step(271): len = 69294.5, overlap = 65.25
PHY-3002 : Step(272): len = 65594.9, overlap = 69.75
PHY-3002 : Step(273): len = 62218.2, overlap = 70
PHY-3002 : Step(274): len = 58524.8, overlap = 70.25
PHY-3002 : Step(275): len = 55729, overlap = 70.25
PHY-3002 : Step(276): len = 52283.8, overlap = 70.75
PHY-3002 : Step(277): len = 49948.7, overlap = 68.75
PHY-3002 : Step(278): len = 47223.7, overlap = 69.5
PHY-3002 : Step(279): len = 45337.2, overlap = 69.75
PHY-3002 : Step(280): len = 43190.1, overlap = 71.75
PHY-3002 : Step(281): len = 41574.5, overlap = 73.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71105e-06
PHY-3002 : Step(282): len = 40965.6, overlap = 71.75
PHY-3002 : Step(283): len = 40360.3, overlap = 66.75
PHY-3002 : Step(284): len = 40602.7, overlap = 62
PHY-3002 : Step(285): len = 40012.2, overlap = 57.75
PHY-3002 : Step(286): len = 39501.8, overlap = 56
PHY-3002 : Step(287): len = 38801.3, overlap = 54.5
PHY-3002 : Step(288): len = 37920.4, overlap = 52.5
PHY-3002 : Step(289): len = 37221.5, overlap = 56.5
PHY-3002 : Step(290): len = 36278.4, overlap = 60
PHY-3002 : Step(291): len = 35405.6, overlap = 58.5
PHY-3002 : Step(292): len = 34657.9, overlap = 66
PHY-3002 : Step(293): len = 34206.3, overlap = 68.25
PHY-3002 : Step(294): len = 33609.4, overlap = 73.5
PHY-3002 : Step(295): len = 33493.6, overlap = 75.5
PHY-3002 : Step(296): len = 33330.1, overlap = 74
PHY-3002 : Step(297): len = 32974.9, overlap = 75
PHY-3002 : Step(298): len = 32495.6, overlap = 76.5
PHY-3002 : Step(299): len = 32064.8, overlap = 77.25
PHY-3002 : Step(300): len = 31542.7, overlap = 80.75
PHY-3002 : Step(301): len = 31829.3, overlap = 79.25
PHY-3002 : Step(302): len = 31447.3, overlap = 81
PHY-3002 : Step(303): len = 31405.9, overlap = 83.25
PHY-3002 : Step(304): len = 31139.4, overlap = 73.5
PHY-3002 : Step(305): len = 30886.3, overlap = 77.25
PHY-3002 : Step(306): len = 30657.4, overlap = 77.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.42211e-06
PHY-3002 : Step(307): len = 31776.3, overlap = 75.75
PHY-3002 : Step(308): len = 31686.6, overlap = 73.5
PHY-3002 : Step(309): len = 31732.6, overlap = 71.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.84421e-06
PHY-3002 : Step(310): len = 32636, overlap = 64.25
PHY-3002 : Step(311): len = 33122.8, overlap = 64.25
PHY-3002 : Step(312): len = 33338, overlap = 61.5
PHY-3002 : Step(313): len = 33572.6, overlap = 54.75
PHY-3002 : Step(314): len = 33672.7, overlap = 54.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006963s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03009e-07
PHY-3002 : Step(315): len = 36918.3, overlap = 20.25
PHY-3002 : Step(316): len = 36874.5, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00602e-06
PHY-3002 : Step(317): len = 36797.8, overlap = 20
PHY-3002 : Step(318): len = 36797.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01204e-06
PHY-3002 : Step(319): len = 36808.2, overlap = 20.25
PHY-3002 : Step(320): len = 36839.6, overlap = 20
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25838e-06
PHY-3002 : Step(321): len = 36753, overlap = 33.25
PHY-3002 : Step(322): len = 36790.5, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.8512e-06
PHY-3002 : Step(323): len = 36892.3, overlap = 33
PHY-3002 : Step(324): len = 37225.8, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.70239e-06
PHY-3002 : Step(325): len = 37396.2, overlap = 31.5
PHY-3002 : Step(326): len = 37485.7, overlap = 31.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27943e-05
PHY-3002 : Step(327): len = 37705.9, overlap = 30.5
PHY-3002 : Step(328): len = 37987.2, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95888e-05
PHY-3002 : Step(329): len = 38179.1, overlap = 28.75
PHY-3002 : Step(330): len = 38711.2, overlap = 27
PHY-3002 : Step(331): len = 39800, overlap = 24.25
PHY-3002 : Step(332): len = 40085.5, overlap = 23.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.91775e-05
PHY-3002 : Step(333): len = 40177.9, overlap = 23
PHY-3002 : Step(334): len = 40261.3, overlap = 21.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.8355e-05
PHY-3002 : Step(335): len = 40679.5, overlap = 22
PHY-3002 : Step(336): len = 40860.3, overlap = 21.75
PHY-3002 : Step(337): len = 41950.1, overlap = 22.5
PHY-3002 : Step(338): len = 42149.3, overlap = 22.5
PHY-3002 : Step(339): len = 42028.9, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074551s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (146.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020775
PHY-3002 : Step(340): len = 43280.6, overlap = 9.25
PHY-3002 : Step(341): len = 42643.1, overlap = 14.25
PHY-3002 : Step(342): len = 42439.1, overlap = 15
PHY-3002 : Step(343): len = 42358.3, overlap = 16.25
PHY-3002 : Step(344): len = 42310, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0004155
PHY-3002 : Step(345): len = 42591.8, overlap = 16.25
PHY-3002 : Step(346): len = 42717.5, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000653256
PHY-3002 : Step(347): len = 42836.3, overlap = 16.25
PHY-3002 : Step(348): len = 43078.7, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003999s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44309.1, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 44443.1, Over = 0
RUN-1003 : finish command "place" in  2.039812s wall, 2.390625s user + 2.234375s system = 4.625000s CPU (226.7%)

RUN-1004 : used memory is 283 MB, reserved memory is 252 MB, peak memory is 517 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 356 to 290
PHY-1001 : Pin misalignment score is improved from 290 to 290
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 120776, over cnt = 79(0%), over = 114, worst = 3
PHY-1002 : len = 121232, over cnt = 54(0%), over = 75, worst = 3
PHY-1002 : len = 121000, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 117904, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 113056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.226755s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (110.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 227 to 72
PHY-1001 : End pin swap;  0.025673s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.7%)

PHY-1001 : End global routing;  0.618623s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (98.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115351s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 200960, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 2.784369s wall, 2.562500s user + 0.828125s system = 3.390625s CPU (121.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 198928, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End DR Iter 1; 0.118251s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 198336, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.043167s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 198256, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.031440s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 198256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 198256
PHY-1001 : End DR Iter 4; 0.016999s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (91.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.949490s wall, 3.671875s user + 0.921875s system = 4.593750s CPU (116.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.652400s wall, 4.281250s user + 1.015625s system = 5.296875s CPU (113.9%)

RUN-1004 : used memory is 333 MB, reserved memory is 299 MB, peak memory is 517 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  535   out of   8640    6.19%
#reg                  409   out of   8640    4.73%
#le                   545
  #lut only           136   out of    545   24.95%
  #reg only            10   out of    545    1.83%
  #lut&reg            399   out of    545   73.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4718, tnet num: 1058, tinst num: 370, tnode num: 5816, tedge num: 8075.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 372
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 12275
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1062 valid insts, and 32122 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.742852s wall, 10.984375s user + 0.515625s system = 11.500000s CPU (659.8%)

RUN-1004 : used memory is 469 MB, reserved memory is 435 MB, peak memory is 523 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1234/480 useful/useless nets, 978/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          865
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                422
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |422    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1995/1 useful/useless nets, 1762/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.03)
SYN-3001 : Mapper mapped 951 instances into 286 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 409 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 249 SEQ (2172 nodes)...
SYN-4004 : #2: Packed 318 SEQ (2021 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/506 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  535   out of   8640    6.19%
#reg                  409   out of   8640    4.73%
#le                   545
  #lut only           136   out of    545   24.95%
  #reg only            10   out of    545    1.83%
  #lut&reg            399   out of    545   73.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |545   |535   |409   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.444131s wall, 3.203125s user + 0.343750s system = 3.546875s CPU (103.0%)

RUN-1004 : used memory is 292 MB, reserved memory is 263 MB, peak memory is 523 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 167 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 85 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 370 instances, 274 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4718, tnet num: 1058, tinst num: 370, tnode num: 5816, tedge num: 8075.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080993s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (115.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 172740
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(349): len = 154340, overlap = 72
PHY-3002 : Step(350): len = 144530, overlap = 72
PHY-3002 : Step(351): len = 133734, overlap = 72
PHY-3002 : Step(352): len = 125175, overlap = 72
PHY-3002 : Step(353): len = 115833, overlap = 72
PHY-3002 : Step(354): len = 108482, overlap = 72
PHY-3002 : Step(355): len = 100945, overlap = 72
PHY-3002 : Step(356): len = 94788.4, overlap = 72
PHY-3002 : Step(357): len = 88383.1, overlap = 72
PHY-3002 : Step(358): len = 83289, overlap = 72
PHY-3002 : Step(359): len = 77902.8, overlap = 72
PHY-3002 : Step(360): len = 73770.8, overlap = 72
PHY-3002 : Step(361): len = 69294.5, overlap = 65.25
PHY-3002 : Step(362): len = 65594.9, overlap = 69.75
PHY-3002 : Step(363): len = 62218.2, overlap = 70
PHY-3002 : Step(364): len = 58524.8, overlap = 70.25
PHY-3002 : Step(365): len = 55729, overlap = 70.25
PHY-3002 : Step(366): len = 52283.8, overlap = 70.75
PHY-3002 : Step(367): len = 49948.7, overlap = 68.75
PHY-3002 : Step(368): len = 47223.7, overlap = 69.5
PHY-3002 : Step(369): len = 45337.2, overlap = 69.75
PHY-3002 : Step(370): len = 43190.1, overlap = 71.75
PHY-3002 : Step(371): len = 41574.5, overlap = 73.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71105e-06
PHY-3002 : Step(372): len = 40965.6, overlap = 71.75
PHY-3002 : Step(373): len = 40360.3, overlap = 66.75
PHY-3002 : Step(374): len = 40602.7, overlap = 62
PHY-3002 : Step(375): len = 40012.2, overlap = 57.75
PHY-3002 : Step(376): len = 39501.8, overlap = 56
PHY-3002 : Step(377): len = 38801.3, overlap = 54.5
PHY-3002 : Step(378): len = 37920.4, overlap = 52.5
PHY-3002 : Step(379): len = 37221.5, overlap = 56.5
PHY-3002 : Step(380): len = 36278.4, overlap = 60
PHY-3002 : Step(381): len = 35405.6, overlap = 58.5
PHY-3002 : Step(382): len = 34657.9, overlap = 66
PHY-3002 : Step(383): len = 34206.3, overlap = 68.25
PHY-3002 : Step(384): len = 33609.4, overlap = 73.5
PHY-3002 : Step(385): len = 33493.6, overlap = 75.5
PHY-3002 : Step(386): len = 33330.1, overlap = 74
PHY-3002 : Step(387): len = 32974.9, overlap = 75
PHY-3002 : Step(388): len = 32495.6, overlap = 76.5
PHY-3002 : Step(389): len = 32064.8, overlap = 77.25
PHY-3002 : Step(390): len = 31542.7, overlap = 80.75
PHY-3002 : Step(391): len = 31829.3, overlap = 79.25
PHY-3002 : Step(392): len = 31447.3, overlap = 81
PHY-3002 : Step(393): len = 31405.9, overlap = 83.25
PHY-3002 : Step(394): len = 31139.4, overlap = 73.5
PHY-3002 : Step(395): len = 30886.3, overlap = 77.25
PHY-3002 : Step(396): len = 30657.4, overlap = 77.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.42211e-06
PHY-3002 : Step(397): len = 31776.3, overlap = 75.75
PHY-3002 : Step(398): len = 31686.6, overlap = 73.5
PHY-3002 : Step(399): len = 31732.6, overlap = 71.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.84421e-06
PHY-3002 : Step(400): len = 32636, overlap = 64.25
PHY-3002 : Step(401): len = 33122.8, overlap = 64.25
PHY-3002 : Step(402): len = 33338, overlap = 61.5
PHY-3002 : Step(403): len = 33572.6, overlap = 54.75
PHY-3002 : Step(404): len = 33672.7, overlap = 54.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03009e-07
PHY-3002 : Step(405): len = 36918.3, overlap = 20.25
PHY-3002 : Step(406): len = 36874.5, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00602e-06
PHY-3002 : Step(407): len = 36797.8, overlap = 20
PHY-3002 : Step(408): len = 36797.8, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01204e-06
PHY-3002 : Step(409): len = 36808.2, overlap = 20.25
PHY-3002 : Step(410): len = 36839.6, overlap = 20
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25838e-06
PHY-3002 : Step(411): len = 36753, overlap = 33.25
PHY-3002 : Step(412): len = 36790.5, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.8512e-06
PHY-3002 : Step(413): len = 36892.3, overlap = 33
PHY-3002 : Step(414): len = 37225.8, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.70239e-06
PHY-3002 : Step(415): len = 37396.2, overlap = 31.5
PHY-3002 : Step(416): len = 37485.7, overlap = 31.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27943e-05
PHY-3002 : Step(417): len = 37705.9, overlap = 30.5
PHY-3002 : Step(418): len = 37987.2, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95888e-05
PHY-3002 : Step(419): len = 38179.1, overlap = 28.75
PHY-3002 : Step(420): len = 38711.2, overlap = 27
PHY-3002 : Step(421): len = 39800, overlap = 24.25
PHY-3002 : Step(422): len = 40085.5, overlap = 23.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.91775e-05
PHY-3002 : Step(423): len = 40177.9, overlap = 23
PHY-3002 : Step(424): len = 40261.3, overlap = 21.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.8355e-05
PHY-3002 : Step(425): len = 40679.5, overlap = 22
PHY-3002 : Step(426): len = 40860.3, overlap = 21.75
PHY-3002 : Step(427): len = 41950.1, overlap = 22.5
PHY-3002 : Step(428): len = 42149.3, overlap = 22.5
PHY-3002 : Step(429): len = 42028.9, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072097s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (216.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020775
PHY-3002 : Step(430): len = 43280.6, overlap = 9.25
PHY-3002 : Step(431): len = 42643.1, overlap = 14.25
PHY-3002 : Step(432): len = 42439.1, overlap = 15
PHY-3002 : Step(433): len = 42358.3, overlap = 16.25
PHY-3002 : Step(434): len = 42310, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0004155
PHY-3002 : Step(435): len = 42591.8, overlap = 16.25
PHY-3002 : Step(436): len = 42717.5, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000653256
PHY-3002 : Step(437): len = 42836.3, overlap = 16.25
PHY-3002 : Step(438): len = 43078.7, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44309.1, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 44443.1, Over = 0
RUN-1003 : finish command "place" in  2.014418s wall, 2.968750s user + 2.828125s system = 5.796875s CPU (287.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 271 MB, peak memory is 523 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 356 to 290
PHY-1001 : Pin misalignment score is improved from 290 to 290
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 120776, over cnt = 79(0%), over = 114, worst = 3
PHY-1002 : len = 121232, over cnt = 54(0%), over = 75, worst = 3
PHY-1002 : len = 121000, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 117904, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 113056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.227333s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (110.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 227 to 72
PHY-1001 : End pin swap;  0.024356s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.3%)

PHY-1001 : End global routing;  0.621849s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.111335s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 200960, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 2.790571s wall, 2.484375s user + 0.640625s system = 3.125000s CPU (112.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 198928, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End DR Iter 1; 0.174839s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (116.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 198336, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.043983s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (142.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 198256, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.031965s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (146.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 198256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 198256
PHY-1001 : End DR Iter 4; 0.027512s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.211230s wall, 3.828125s user + 0.890625s system = 4.718750s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.919410s wall, 4.546875s user + 0.937500s system = 5.484375s CPU (111.5%)

RUN-1004 : used memory is 341 MB, reserved memory is 305 MB, peak memory is 523 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  535   out of   8640    6.19%
#reg                  409   out of   8640    4.73%
#le                   545
  #lut only           136   out of    545   24.95%
  #reg only            10   out of    545    1.83%
  #lut&reg            399   out of    545   73.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4718, tnet num: 1058, tinst num: 370, tnode num: 5816, tedge num: 8075.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 372
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 12275
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1062 valid insts, and 32122 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.502437s wall, 9.828125s user + 0.328125s system = 10.156250s CPU (676.0%)

RUN-1004 : used memory is 483 MB, reserved memory is 448 MB, peak memory is 538 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-5007 WARNING: using initial value of 'posttrigger_samples' since it is never assigned in zaklad.v(429)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1174/454 useful/useless nets, 930/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          818
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1921/1 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.16), #lev = 9 (2.98)
SYN-3001 : Mapper mapped 943 instances into 284 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1489 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/495 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   539
  #lut only           169   out of    539   31.35%
  #reg only            11   out of    539    2.04%
  #lut&reg            359   out of    539   66.60%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |539   |528   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.735416s wall, 1.640625s user + 0.171875s system = 1.812500s CPU (104.4%)

RUN-1004 : used memory is 309 MB, reserved memory is 280 MB, peak memory is 538 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 151 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 135 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1000 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4537, tnet num: 998, tinst num: 367, tnode num: 5555, tedge num: 7755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 998 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075291s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (145.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169041
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(439): len = 150097, overlap = 72
PHY-3002 : Step(440): len = 141945, overlap = 72
PHY-3002 : Step(441): len = 132760, overlap = 72
PHY-3002 : Step(442): len = 125944, overlap = 72
PHY-3002 : Step(443): len = 116621, overlap = 72
PHY-3002 : Step(444): len = 110275, overlap = 72
PHY-3002 : Step(445): len = 102040, overlap = 72
PHY-3002 : Step(446): len = 96411.2, overlap = 72
PHY-3002 : Step(447): len = 89744.6, overlap = 72
PHY-3002 : Step(448): len = 84692.6, overlap = 72
PHY-3002 : Step(449): len = 79482, overlap = 72
PHY-3002 : Step(450): len = 74885.3, overlap = 72
PHY-3002 : Step(451): len = 70552.9, overlap = 65.25
PHY-3002 : Step(452): len = 66841.2, overlap = 69.75
PHY-3002 : Step(453): len = 63007.4, overlap = 69.75
PHY-3002 : Step(454): len = 59991.4, overlap = 69.75
PHY-3002 : Step(455): len = 56596.2, overlap = 67.5
PHY-3002 : Step(456): len = 54116.1, overlap = 67.5
PHY-3002 : Step(457): len = 51074.6, overlap = 67.5
PHY-3002 : Step(458): len = 48897.3, overlap = 67.5
PHY-3002 : Step(459): len = 46192.7, overlap = 67.75
PHY-3002 : Step(460): len = 44291.3, overlap = 70.75
PHY-3002 : Step(461): len = 42235.4, overlap = 73.5
PHY-3002 : Step(462): len = 40631.9, overlap = 73.75
PHY-3002 : Step(463): len = 38961.8, overlap = 74.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32537e-06
PHY-3002 : Step(464): len = 39437.7, overlap = 72.25
PHY-3002 : Step(465): len = 38802.9, overlap = 65.75
PHY-3002 : Step(466): len = 38713.7, overlap = 66
PHY-3002 : Step(467): len = 38272.3, overlap = 66.25
PHY-3002 : Step(468): len = 37918.1, overlap = 55.75
PHY-3002 : Step(469): len = 37276, overlap = 56.25
PHY-3002 : Step(470): len = 36138.1, overlap = 56.25
PHY-3002 : Step(471): len = 35168, overlap = 56.75
PHY-3002 : Step(472): len = 33876.3, overlap = 61
PHY-3002 : Step(473): len = 32916.2, overlap = 61.25
PHY-3002 : Step(474): len = 31445.4, overlap = 71.75
PHY-3002 : Step(475): len = 30498, overlap = 72
PHY-3002 : Step(476): len = 30102.5, overlap = 72
PHY-3002 : Step(477): len = 29884.5, overlap = 72.25
PHY-3002 : Step(478): len = 29673.4, overlap = 79.25
PHY-3002 : Step(479): len = 29768.4, overlap = 78.5
PHY-3002 : Step(480): len = 29955.5, overlap = 78.75
PHY-3002 : Step(481): len = 29849.4, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65074e-06
PHY-3002 : Step(482): len = 30745.7, overlap = 79
PHY-3002 : Step(483): len = 30714, overlap = 76.75
PHY-3002 : Step(484): len = 30777.1, overlap = 76.75
PHY-3002 : Step(485): len = 30733.9, overlap = 77.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.30147e-06
PHY-3002 : Step(486): len = 32463.8, overlap = 61.25
PHY-3002 : Step(487): len = 32545.7, overlap = 63.5
PHY-3002 : Step(488): len = 32585.2, overlap = 61.25
PHY-3002 : Step(489): len = 32640.9, overlap = 69.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004870s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.53327e-07
PHY-3002 : Step(490): len = 35551.4, overlap = 20.5
PHY-3002 : Step(491): len = 35434.1, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.06654e-07
PHY-3002 : Step(492): len = 35317.8, overlap = 21
PHY-3002 : Step(493): len = 35317.8, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81331e-06
PHY-3002 : Step(494): len = 35364.6, overlap = 21
PHY-3002 : Step(495): len = 35420.5, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.62662e-06
PHY-3002 : Step(496): len = 35365.7, overlap = 20.75
PHY-3002 : Step(497): len = 35365.7, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.2288e-06
PHY-3002 : Step(498): len = 35472.8, overlap = 20.5
PHY-3002 : Step(499): len = 36173.7, overlap = 18
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.98656e-06
PHY-3002 : Step(500): len = 36005.1, overlap = 31.5
PHY-3002 : Step(501): len = 36042.6, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.77932e-06
PHY-3002 : Step(502): len = 36117.8, overlap = 31.75
PHY-3002 : Step(503): len = 36392.5, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13279e-05
PHY-3002 : Step(504): len = 36482.6, overlap = 29.75
PHY-3002 : Step(505): len = 36998.7, overlap = 29.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.98466e-05
PHY-3002 : Step(506): len = 37132.7, overlap = 29.5
PHY-3002 : Step(507): len = 38230.2, overlap = 24
PHY-3002 : Step(508): len = 38611, overlap = 23.25
PHY-3002 : Step(509): len = 38690.8, overlap = 23.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.96931e-05
PHY-3002 : Step(510): len = 38665.7, overlap = 22.75
PHY-3002 : Step(511): len = 38833.4, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027057s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238633
PHY-3002 : Step(512): len = 43304.4, overlap = 20
PHY-3002 : Step(513): len = 43223.6, overlap = 18.5
PHY-3002 : Step(514): len = 43044.6, overlap = 18.25
PHY-3002 : Step(515): len = 42654.6, overlap = 18
PHY-3002 : Step(516): len = 42381.9, overlap = 17.75
PHY-3002 : Step(517): len = 42319.5, overlap = 15.25
PHY-3002 : Step(518): len = 42215.1, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477266
PHY-3002 : Step(519): len = 42553.4, overlap = 15.5
PHY-3002 : Step(520): len = 42780.7, overlap = 16.5
PHY-3002 : Step(521): len = 42832.3, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954533
PHY-3002 : Step(522): len = 43138.7, overlap = 15.25
PHY-3002 : Step(523): len = 43485.6, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004201s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43970.5, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 44174.7, Over = 0
RUN-1003 : finish command "place" in  1.872055s wall, 2.484375s user + 1.890625s system = 4.375000s CPU (233.7%)

RUN-1004 : used memory is 315 MB, reserved memory is 286 MB, peak memory is 538 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 334 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 277
PHY-1001 : Pin misalignment score is improved from 277 to 277
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 135 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1000 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 121592, over cnt = 64(0%), over = 82, worst = 2
PHY-1002 : len = 121872, over cnt = 47(0%), over = 61, worst = 2
PHY-1002 : len = 122072, over cnt = 27(0%), over = 39, worst = 2
PHY-1002 : len = 113344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.210241s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (96.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 209 to 62
PHY-1001 : End pin swap;  0.027413s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.0%)

PHY-1001 : End global routing;  0.673980s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (104.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.111636s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 203912, over cnt = 121(0%), over = 121, worst = 1
PHY-1001 : End Routed; 2.764062s wall, 2.234375s user + 0.843750s system = 3.078125s CPU (111.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 201304, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End DR Iter 1; 0.247042s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (94.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 200424, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.049731s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 200456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012442s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 200504, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 200504
PHY-1001 : End DR Iter 4; 0.012613s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.042978s wall, 3.437500s user + 0.937500s system = 4.375000s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.811831s wall, 4.234375s user + 0.984375s system = 5.218750s CPU (108.5%)

RUN-1004 : used memory is 341 MB, reserved memory is 308 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   539
  #lut only           169   out of    539   31.35%
  #reg only            11   out of    539    2.04%
  #lut&reg            359   out of    539   66.60%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4537, tnet num: 998, tinst num: 367, tnode num: 5555, tedge num: 7755.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 998 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1000, pip num: 12431
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1047 valid insts, and 32171 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.320034s wall, 8.875000s user + 0.421875s system = 9.296875s CPU (704.3%)

RUN-1004 : used memory is 484 MB, reserved memory is 451 MB, peak memory is 540 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-5007 WARNING: using initial value of 'posttrigger_samples' since it is never assigned in zaklad.v(429)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1174/454 useful/useless nets, 930/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          818
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |383    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1921/1 useful/useless nets, 1700/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.16), #lev = 9 (2.98)
SYN-3001 : Mapper mapped 943 instances into 284 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 280 LUT to BLE ...
SYN-4008 : Packed 280 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1489 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 293/495 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   540
  #lut only           170   out of    540   31.48%
  #reg only            12   out of    540    2.22%
  #lut&reg            358   out of    540   66.30%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |540   |528   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.729925s wall, 1.718750s user + 0.125000s system = 1.843750s CPU (106.6%)

RUN-1004 : used memory is 362 MB, reserved memory is 327 MB, peak memory is 540 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 151 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 75 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1001 nets
RUN-1001 : 577 nets have 2 pins
RUN-1001 : 296 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4537, tnet num: 999, tinst num: 367, tnode num: 5553, tedge num: 7759.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079578s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (117.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(524): len = 148109, overlap = 72
PHY-3002 : Step(525): len = 106780, overlap = 72
PHY-3002 : Step(526): len = 97933.3, overlap = 72
PHY-3002 : Step(527): len = 92055.1, overlap = 72
PHY-3002 : Step(528): len = 87129.6, overlap = 72
PHY-3002 : Step(529): len = 81377.8, overlap = 72
PHY-3002 : Step(530): len = 76668.9, overlap = 65.25
PHY-3002 : Step(531): len = 72141.8, overlap = 65.25
PHY-3002 : Step(532): len = 67847.3, overlap = 65.25
PHY-3002 : Step(533): len = 64055, overlap = 65.25
PHY-3002 : Step(534): len = 60053.2, overlap = 69.75
PHY-3002 : Step(535): len = 56868.9, overlap = 69.75
PHY-3002 : Step(536): len = 53245.2, overlap = 69.75
PHY-3002 : Step(537): len = 50656.6, overlap = 71.25
PHY-3002 : Step(538): len = 47352.9, overlap = 70
PHY-3002 : Step(539): len = 45159.7, overlap = 75
PHY-3002 : Step(540): len = 42450.2, overlap = 75
PHY-3002 : Step(541): len = 40662.8, overlap = 74.75
PHY-3002 : Step(542): len = 38510.8, overlap = 75.25
PHY-3002 : Step(543): len = 36971.1, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57792e-06
PHY-3002 : Step(544): len = 37837, overlap = 67.5
PHY-3002 : Step(545): len = 38936.2, overlap = 67.75
PHY-3002 : Step(546): len = 38175.6, overlap = 65.75
PHY-3002 : Step(547): len = 37288.7, overlap = 61.75
PHY-3002 : Step(548): len = 36335.2, overlap = 54.5
PHY-3002 : Step(549): len = 35243.2, overlap = 55.5
PHY-3002 : Step(550): len = 34234.4, overlap = 55.25
PHY-3002 : Step(551): len = 33493.7, overlap = 56.25
PHY-3002 : Step(552): len = 32915.7, overlap = 56.5
PHY-3002 : Step(553): len = 31779.8, overlap = 67.5
PHY-3002 : Step(554): len = 31514.1, overlap = 74.25
PHY-3002 : Step(555): len = 31229.8, overlap = 74.5
PHY-3002 : Step(556): len = 30997.1, overlap = 74.25
PHY-3002 : Step(557): len = 30600.7, overlap = 74.75
PHY-3002 : Step(558): len = 30630.9, overlap = 74.75
PHY-3002 : Step(559): len = 30616.8, overlap = 74.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.15585e-06
PHY-3002 : Step(560): len = 31845.8, overlap = 74.75
PHY-3002 : Step(561): len = 31923.7, overlap = 68
PHY-3002 : Step(562): len = 31830.5, overlap = 70.5
PHY-3002 : Step(563): len = 31657.7, overlap = 73
PHY-3002 : Step(564): len = 31567.9, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.3117e-06
PHY-3002 : Step(565): len = 32511.1, overlap = 65.75
PHY-3002 : Step(566): len = 32566.4, overlap = 58.75
PHY-3002 : Step(567): len = 32636.1, overlap = 56.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.47704e-07
PHY-3002 : Step(568): len = 35792.7, overlap = 18
PHY-3002 : Step(569): len = 35760.8, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.95407e-07
PHY-3002 : Step(570): len = 35656.1, overlap = 18.25
PHY-3002 : Step(571): len = 35656.1, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79081e-06
PHY-3002 : Step(572): len = 35716.7, overlap = 18
PHY-3002 : Step(573): len = 35809.2, overlap = 17.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36373e-06
PHY-3002 : Step(574): len = 35712.7, overlap = 31.5
PHY-3002 : Step(575): len = 35712.7, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27446e-06
PHY-3002 : Step(576): len = 35999.9, overlap = 30.5
PHY-3002 : Step(577): len = 36621.9, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.54892e-06
PHY-3002 : Step(578): len = 36668.4, overlap = 28.25
PHY-3002 : Step(579): len = 36955.2, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.66972e-05
PHY-3002 : Step(580): len = 36995, overlap = 27.75
PHY-3002 : Step(581): len = 37521.9, overlap = 27
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.54364e-05
PHY-3002 : Step(582): len = 37600.1, overlap = 27
PHY-3002 : Step(583): len = 38297.9, overlap = 24.5
PHY-3002 : Step(584): len = 38737.7, overlap = 22.25
PHY-3002 : Step(585): len = 39461.4, overlap = 21
PHY-3002 : Step(586): len = 39595.3, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.08728e-05
PHY-3002 : Step(587): len = 39768, overlap = 19
PHY-3002 : Step(588): len = 39868.4, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000101746
PHY-3002 : Step(589): len = 40205.2, overlap = 18
PHY-3002 : Step(590): len = 40613.9, overlap = 16.75
PHY-3002 : Step(591): len = 41082.1, overlap = 18.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000203491
PHY-3002 : Step(592): len = 41237.6, overlap = 18.5
PHY-3002 : Step(593): len = 41684.5, overlap = 18
PHY-3002 : Step(594): len = 42207.8, overlap = 17.75
PHY-3002 : Step(595): len = 42370.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092874s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (185.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232324
PHY-3002 : Step(596): len = 42584.2, overlap = 8.5
PHY-3002 : Step(597): len = 42087.5, overlap = 13
PHY-3002 : Step(598): len = 41920.1, overlap = 16.25
PHY-3002 : Step(599): len = 41864.5, overlap = 16.75
PHY-3002 : Step(600): len = 41735.5, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000464648
PHY-3002 : Step(601): len = 41798, overlap = 17.5
PHY-3002 : Step(602): len = 41847.3, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00072583
PHY-3002 : Step(603): len = 41964.1, overlap = 17.25
PHY-3002 : Step(604): len = 42108.9, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004357s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42881.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 42910.2, Over = 0
RUN-1003 : finish command "place" in  1.911946s wall, 2.390625s user + 2.453125s system = 4.843750s CPU (253.3%)

RUN-1004 : used memory is 362 MB, reserved memory is 328 MB, peak memory is 540 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 347 to 286
PHY-1001 : Pin misalignment score is improved from 286 to 286
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1001 nets
RUN-1001 : 577 nets have 2 pins
RUN-1001 : 296 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128736, over cnt = 33(0%), over = 40, worst = 2
PHY-1002 : len = 129000, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 129152, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 126664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201130s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (132.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 227 to 65
PHY-1001 : End pin swap;  0.025431s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.9%)

PHY-1001 : End global routing;  0.581928s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (112.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.113076s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (124.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 207904, over cnt = 66(0%), over = 66, worst = 1
PHY-1001 : End Routed; 2.693320s wall, 2.515625s user + 1.000000s system = 3.515625s CPU (130.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 206976, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.048961s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (191.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.018845s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206968, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.011647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 207016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 207016
PHY-1001 : End DR Iter 4; 0.010642s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.720403s wall, 3.515625s user + 1.140625s system = 4.656250s CPU (125.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.384759s wall, 4.234375s user + 1.171875s system = 5.406250s CPU (123.3%)

RUN-1004 : used memory is 362 MB, reserved memory is 327 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   540
  #lut only           170   out of    540   31.48%
  #reg only            12   out of    540    2.22%
  #lut&reg            358   out of    540   66.30%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4537, tnet num: 999, tinst num: 367, tnode num: 5553, tedge num: 7759.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1001, pip num: 12250
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1106 valid insts, and 31810 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.398093s wall, 9.015625s user + 0.406250s system = 9.421875s CPU (673.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 458 MB, peak memory is 553 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1156 better
SYN-1014 : Optimize round 2
SYN-1032 : 1191/467 useful/useless nets, 947/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          835
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                396
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |396    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1938/1 useful/useless nets, 1717/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 272 (4.22), #lev = 10 (3.06)
SYN-3001 : Mapper mapped 947 instances into 287 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 383 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 283 LUT to BLE ...
SYN-4008 : Packed 283 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (311 nodes)...
SYN-4004 : #1: Packed 244 SEQ (1707 nodes)...
SYN-4004 : #2: Packed 297 SEQ (1543 nodes)...
SYN-4004 : #3: Packed 298 SEQ (769 nodes)...
SYN-4005 : Packed 298 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 296/498 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  383   out of   8640    4.43%
#le                   539
  #lut only           156   out of    539   28.94%
  #reg only             6   out of    539    1.11%
  #lut&reg            377   out of    539   69.94%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |539   |533   |383   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.626546s wall, 3.312500s user + 0.484375s system = 3.796875s CPU (104.7%)

RUN-1004 : used memory is 338 MB, reserved memory is 310 MB, peak memory is 553 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 156 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 78 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1019 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4617, tnet num: 1017, tinst num: 367, tnode num: 5658, tedge num: 7895.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081287s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183289
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(605): len = 150150, overlap = 72
PHY-3002 : Step(606): len = 138868, overlap = 72
PHY-3002 : Step(607): len = 131461, overlap = 72
PHY-3002 : Step(608): len = 120717, overlap = 72
PHY-3002 : Step(609): len = 114071, overlap = 72
PHY-3002 : Step(610): len = 105087, overlap = 72
PHY-3002 : Step(611): len = 99287.2, overlap = 72
PHY-3002 : Step(612): len = 91889.3, overlap = 72
PHY-3002 : Step(613): len = 86998.2, overlap = 72
PHY-3002 : Step(614): len = 80124.3, overlap = 72
PHY-3002 : Step(615): len = 75869.4, overlap = 65.25
PHY-3002 : Step(616): len = 70613.6, overlap = 65.25
PHY-3002 : Step(617): len = 67028.9, overlap = 65.25
PHY-3002 : Step(618): len = 62728, overlap = 69.75
PHY-3002 : Step(619): len = 59836.7, overlap = 69.75
PHY-3002 : Step(620): len = 55690.4, overlap = 70.25
PHY-3002 : Step(621): len = 53034.4, overlap = 71
PHY-3002 : Step(622): len = 49903.6, overlap = 72.5
PHY-3002 : Step(623): len = 47595.8, overlap = 74.25
PHY-3002 : Step(624): len = 45072.1, overlap = 75.25
PHY-3002 : Step(625): len = 43003, overlap = 76.75
PHY-3002 : Step(626): len = 41038, overlap = 76
PHY-3002 : Step(627): len = 39541.5, overlap = 75.5
PHY-3002 : Step(628): len = 37972, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19457e-06
PHY-3002 : Step(629): len = 37852.5, overlap = 76.25
PHY-3002 : Step(630): len = 38512.6, overlap = 64.25
PHY-3002 : Step(631): len = 37614.7, overlap = 65
PHY-3002 : Step(632): len = 36400.3, overlap = 69
PHY-3002 : Step(633): len = 35649.8, overlap = 71.75
PHY-3002 : Step(634): len = 34678.8, overlap = 67.25
PHY-3002 : Step(635): len = 34213.4, overlap = 68.75
PHY-3002 : Step(636): len = 33126.6, overlap = 73.5
PHY-3002 : Step(637): len = 32432.3, overlap = 73.75
PHY-3002 : Step(638): len = 32272.5, overlap = 73.5
PHY-3002 : Step(639): len = 31596.7, overlap = 73.75
PHY-3002 : Step(640): len = 31159.3, overlap = 73.75
PHY-3002 : Step(641): len = 30480.9, overlap = 75
PHY-3002 : Step(642): len = 30117.5, overlap = 75.75
PHY-3002 : Step(643): len = 29041.7, overlap = 81
PHY-3002 : Step(644): len = 28999.3, overlap = 82
PHY-3002 : Step(645): len = 29098.8, overlap = 82.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.38915e-06
PHY-3002 : Step(646): len = 30240, overlap = 84.75
PHY-3002 : Step(647): len = 30503.2, overlap = 82.25
PHY-3002 : Step(648): len = 30850.8, overlap = 80
PHY-3002 : Step(649): len = 31136.5, overlap = 75.5
PHY-3002 : Step(650): len = 31253.5, overlap = 71
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.77829e-06
PHY-3002 : Step(651): len = 32071.9, overlap = 71
PHY-3002 : Step(652): len = 32304.9, overlap = 71
PHY-3002 : Step(653): len = 32317.9, overlap = 70.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08918e-07
PHY-3002 : Step(654): len = 35723.9, overlap = 21.5
PHY-3002 : Step(655): len = 35654.9, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01784e-06
PHY-3002 : Step(656): len = 35663.9, overlap = 22
PHY-3002 : Step(657): len = 35600.8, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03567e-06
PHY-3002 : Step(658): len = 35570.7, overlap = 22.25
PHY-3002 : Step(659): len = 35588.8, overlap = 22.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69005e-06
PHY-3002 : Step(660): len = 35662.4, overlap = 30.75
PHY-3002 : Step(661): len = 35662.4, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013234s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (118.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000289164
PHY-3002 : Step(662): len = 46218.7, overlap = 18.5
PHY-3002 : Step(663): len = 45337.6, overlap = 18.5
PHY-3002 : Step(664): len = 45411.9, overlap = 15.5
PHY-3002 : Step(665): len = 45201.8, overlap = 16
PHY-3002 : Step(666): len = 45001.1, overlap = 16.5
PHY-3002 : Step(667): len = 44819.5, overlap = 16.5
PHY-3002 : Step(668): len = 44766, overlap = 17.75
PHY-3002 : Step(669): len = 44706.4, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000578328
PHY-3002 : Step(670): len = 45180.4, overlap = 17.25
PHY-3002 : Step(671): len = 45521, overlap = 15
PHY-3002 : Step(672): len = 45597.8, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011126
PHY-3002 : Step(673): len = 45957, overlap = 15.25
PHY-3002 : Step(674): len = 46327.1, overlap = 15.25
PHY-3002 : Step(675): len = 46434, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46816.6, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 6, deltaY = 1.
PHY-3001 : Final: Len = 47000.6, Over = 0
RUN-1003 : finish command "place" in  1.569526s wall, 2.312500s user + 1.843750s system = 4.156250s CPU (264.8%)

RUN-1004 : used memory is 344 MB, reserved memory is 312 MB, peak memory is 553 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 347 to 286
PHY-1001 : Pin misalignment score is improved from 286 to 277
PHY-1001 : Pin misalignment score is improved from 277 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 276
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1019 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128504, over cnt = 41(0%), over = 56, worst = 2
PHY-1002 : len = 128712, over cnt = 22(0%), over = 34, worst = 2
PHY-1002 : len = 128808, over cnt = 13(0%), over = 21, worst = 2
PHY-1002 : len = 128904, over cnt = 10(0%), over = 16, worst = 2
PHY-1002 : len = 123344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218254s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (107.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 218 to 71
PHY-1001 : End pin swap;  0.024715s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.2%)

PHY-1001 : End global routing;  0.630597s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (106.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.289158s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (135.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 209656, over cnt = 104(0%), over = 104, worst = 1
PHY-1001 : End Routed; 3.729515s wall, 3.187500s user + 1.328125s system = 4.515625s CPU (121.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207320, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 1; 0.086627s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (90.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206408, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.034865s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (89.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206384, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.018361s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 206504, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 206504
PHY-1001 : End DR Iter 4; 0.016609s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (282.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.036563s wall, 4.468750s user + 1.515625s system = 5.984375s CPU (118.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.772644s wall, 5.187500s user + 1.578125s system = 6.765625s CPU (117.2%)

RUN-1004 : used memory is 367 MB, reserved memory is 333 MB, peak memory is 553 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  383   out of   8640    4.43%
#le                   539
  #lut only           156   out of    539   28.94%
  #reg only             6   out of    539    1.11%
  #lut&reg            377   out of    539   69.94%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4617, tnet num: 1017, tinst num: 367, tnode num: 5658, tedge num: 7895.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1019, pip num: 12445
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1055 valid insts, and 32348 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.465350s wall, 9.593750s user + 0.343750s system = 9.937500s CPU (678.2%)

RUN-1004 : used memory is 496 MB, reserved memory is 460 MB, peak memory is 554 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'always' in zaklad.v(420)
HDL-8007 ERROR: Verilog 2000 keyword always used in incorrect context in zaklad.v(420)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(425)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(948)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1243 better
SYN-1014 : Optimize round 2
SYN-1032 : 1234/493 useful/useless nets, 978/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          865
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                422
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |422    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1995/1 useful/useless nets, 1762/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.03)
SYN-3001 : Mapper mapped 951 instances into 286 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 409 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 282 LUT to BLE ...
SYN-4008 : Packed 282 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 249 SEQ (2172 nodes)...
SYN-4004 : #2: Packed 318 SEQ (2021 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/506 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  535   out of   8640    6.19%
#reg                  409   out of   8640    4.73%
#le                   545
  #lut only           136   out of    545   24.95%
  #reg only            10   out of    545    1.83%
  #lut&reg            399   out of    545   73.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |545   |535   |409   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.566805s wall, 3.328125s user + 0.406250s system = 3.734375s CPU (104.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 340 MB, peak memory is 554 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 167 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 85 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 370 instances, 274 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4725, tnet num: 1058, tinst num: 370, tnode num: 5830, tedge num: 8089.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083382s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186460
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(676): len = 166417, overlap = 72
PHY-3002 : Step(677): len = 136587, overlap = 72
PHY-3002 : Step(678): len = 126248, overlap = 72
PHY-3002 : Step(679): len = 109918, overlap = 72
PHY-3002 : Step(680): len = 103193, overlap = 72
PHY-3002 : Step(681): len = 92957.8, overlap = 72
PHY-3002 : Step(682): len = 87820.3, overlap = 72
PHY-3002 : Step(683): len = 79973.5, overlap = 72
PHY-3002 : Step(684): len = 75709.7, overlap = 65.25
PHY-3002 : Step(685): len = 69970, overlap = 69.75
PHY-3002 : Step(686): len = 66399.1, overlap = 69.75
PHY-3002 : Step(687): len = 62057.7, overlap = 69.75
PHY-3002 : Step(688): len = 59079.5, overlap = 69.75
PHY-3002 : Step(689): len = 55615.9, overlap = 69.75
PHY-3002 : Step(690): len = 53085.4, overlap = 67.5
PHY-3002 : Step(691): len = 50382.5, overlap = 67.5
PHY-3002 : Step(692): len = 48208.1, overlap = 67.75
PHY-3002 : Step(693): len = 46076.6, overlap = 70.25
PHY-3002 : Step(694): len = 44137, overlap = 72.5
PHY-3002 : Step(695): len = 42331.6, overlap = 73.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99313e-06
PHY-3002 : Step(696): len = 41826.5, overlap = 72
PHY-3002 : Step(697): len = 41597.8, overlap = 68
PHY-3002 : Step(698): len = 41337.5, overlap = 59.75
PHY-3002 : Step(699): len = 40806.2, overlap = 60
PHY-3002 : Step(700): len = 39865.1, overlap = 58
PHY-3002 : Step(701): len = 39196.1, overlap = 56.25
PHY-3002 : Step(702): len = 38231.2, overlap = 55.25
PHY-3002 : Step(703): len = 37428.7, overlap = 60.5
PHY-3002 : Step(704): len = 36102.4, overlap = 63.75
PHY-3002 : Step(705): len = 35015.3, overlap = 63
PHY-3002 : Step(706): len = 34477.9, overlap = 72.25
PHY-3002 : Step(707): len = 34419.7, overlap = 72
PHY-3002 : Step(708): len = 34206.5, overlap = 76.25
PHY-3002 : Step(709): len = 33882.4, overlap = 79.25
PHY-3002 : Step(710): len = 33775.9, overlap = 78.5
PHY-3002 : Step(711): len = 33854.9, overlap = 76.75
PHY-3002 : Step(712): len = 33443.1, overlap = 76.25
PHY-3002 : Step(713): len = 33035.1, overlap = 78.75
PHY-3002 : Step(714): len = 32449.3, overlap = 79.75
PHY-3002 : Step(715): len = 31907.2, overlap = 79.75
PHY-3002 : Step(716): len = 31795.8, overlap = 79.25
PHY-3002 : Step(717): len = 31640, overlap = 79.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98626e-06
PHY-3002 : Step(718): len = 33020.7, overlap = 70.25
PHY-3002 : Step(719): len = 33122.6, overlap = 70
PHY-3002 : Step(720): len = 33157.6, overlap = 70
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.97253e-06
PHY-3002 : Step(721): len = 34511.3, overlap = 60.75
PHY-3002 : Step(722): len = 34633.1, overlap = 60.5
PHY-3002 : Step(723): len = 34799.5, overlap = 60.5
PHY-3002 : Step(724): len = 35065.3, overlap = 54.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011704s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (133.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.26958e-07
PHY-3002 : Step(725): len = 37599.5, overlap = 18
PHY-3002 : Step(726): len = 37599.5, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05392e-06
PHY-3002 : Step(727): len = 37588.4, overlap = 18
PHY-3002 : Step(728): len = 37559, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.10783e-06
PHY-3002 : Step(729): len = 37493.3, overlap = 18
PHY-3002 : Step(730): len = 37493.3, overlap = 18
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.62725e-06
PHY-3002 : Step(731): len = 37862.8, overlap = 29.5
PHY-3002 : Step(732): len = 38069, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.2545e-06
PHY-3002 : Step(733): len = 37954.3, overlap = 28.75
PHY-3002 : Step(734): len = 37930.8, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0509e-05
PHY-3002 : Step(735): len = 38034.9, overlap = 28.5
PHY-3002 : Step(736): len = 38727.1, overlap = 26.5
PHY-3002 : Step(737): len = 39035.7, overlap = 25
PHY-3002 : Step(738): len = 39030.8, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.1018e-05
PHY-3002 : Step(739): len = 39228.4, overlap = 25
PHY-3002 : Step(740): len = 39834.2, overlap = 24
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.2036e-05
PHY-3002 : Step(741): len = 39848.8, overlap = 24.25
PHY-3002 : Step(742): len = 40360.2, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.39918e-05
PHY-3002 : Step(743): len = 40586.2, overlap = 20.75
PHY-3002 : Step(744): len = 41428.1, overlap = 19.25
PHY-3002 : Step(745): len = 42020.3, overlap = 19
PHY-3002 : Step(746): len = 42427.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056063s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (223.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000209505
PHY-3002 : Step(747): len = 44154.6, overlap = 14
PHY-3002 : Step(748): len = 43696, overlap = 18
PHY-3002 : Step(749): len = 43541.8, overlap = 17.75
PHY-3002 : Step(750): len = 43485.3, overlap = 18.25
PHY-3002 : Step(751): len = 43463.7, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000419009
PHY-3002 : Step(752): len = 43683.9, overlap = 15
PHY-3002 : Step(753): len = 43872.3, overlap = 15.25
PHY-3002 : Step(754): len = 43974, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000768306
PHY-3002 : Step(755): len = 44227, overlap = 14.5
PHY-3002 : Step(756): len = 44433.9, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45215.3, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 45463.3, Over = 0
RUN-1003 : finish command "place" in  1.888208s wall, 2.265625s user + 2.390625s system = 4.656250s CPU (246.6%)

RUN-1004 : used memory is 376 MB, reserved memory is 340 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 348 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 282
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 372 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 302 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128352, over cnt = 53(0%), over = 72, worst = 2
PHY-1002 : len = 128520, over cnt = 38(0%), over = 53, worst = 2
PHY-1002 : len = 128768, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 127728, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 123656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.224590s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (118.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 224 to 72
PHY-1001 : End pin swap;  0.023726s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.7%)

PHY-1001 : End global routing;  0.616864s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (108.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.091815s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.096120s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (130.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 207544, over cnt = 76(0%), over = 77, worst = 2
PHY-1001 : End Routed; 2.846263s wall, 2.671875s user + 0.765625s system = 3.437500s CPU (120.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 205664, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.106021s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (88.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 205200, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.070675s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (88.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 205136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 205136
PHY-1001 : End DR Iter 3; 0.019758s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (237.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.099979s wall, 3.906250s user + 0.875000s system = 4.781250s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.809611s wall, 4.593750s user + 0.984375s system = 5.578125s CPU (116.0%)

RUN-1004 : used memory is 376 MB, reserved memory is 341 MB, peak memory is 554 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  535   out of   8640    6.19%
#reg                  409   out of   8640    4.73%
#le                   545
  #lut only           136   out of    545   24.95%
  #reg only            10   out of    545    1.83%
  #lut&reg            399   out of    545   73.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4725, tnet num: 1058, tinst num: 370, tnode num: 5830, tedge num: 8089.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 372
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 12474
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1064 valid insts, and 32514 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.714004s wall, 10.234375s user + 0.640625s system = 10.875000s CPU (634.5%)

RUN-1004 : used memory is 506 MB, reserved memory is 471 MB, peak memory is 566 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(422)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(947)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(422)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(947)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'sampling_enable' is not permitted in zaklad.v(422)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(947)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1222/480 useful/useless nets, 966/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          853
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                410
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |410    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1983/1 useful/useless nets, 1750/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.00)
SYN-3001 : Mapper mapped 951 instances into 287 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 397 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 283 LUT to BLE ...
SYN-4008 : Packed 283 LUT and 39 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 253 SEQ (2112 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1957 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/507 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  544   out of   8640    6.30%
#reg                  397   out of   8640    4.59%
#le                   553
  #lut only           156   out of    553   28.21%
  #reg only             9   out of    553    1.63%
  #lut&reg            388   out of    553   70.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |553   |544   |397   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.529813s wall, 3.156250s user + 0.515625s system = 3.671875s CPU (104.0%)

RUN-1004 : used memory is 350 MB, reserved memory is 320 MB, peak memory is 566 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 374 instances, 278 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4742, tnet num: 1059, tinst num: 374, tnode num: 5818, tedge num: 8129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084215s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (111.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191879
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(757): len = 117707, overlap = 72
PHY-3002 : Step(758): len = 65281.9, overlap = 70.25
PHY-3002 : Step(759): len = 58431.1, overlap = 72.5
PHY-3002 : Step(760): len = 54801.2, overlap = 73.5
PHY-3002 : Step(761): len = 49524.5, overlap = 73.75
PHY-3002 : Step(762): len = 46995.3, overlap = 74.75
PHY-3002 : Step(763): len = 44064.5, overlap = 76.25
PHY-3002 : Step(764): len = 42068.9, overlap = 77.5
PHY-3002 : Step(765): len = 40085.9, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83598e-06
PHY-3002 : Step(766): len = 41178.3, overlap = 66.5
PHY-3002 : Step(767): len = 40918.1, overlap = 64.75
PHY-3002 : Step(768): len = 39239.3, overlap = 61.5
PHY-3002 : Step(769): len = 38215.4, overlap = 53.5
PHY-3002 : Step(770): len = 36316.4, overlap = 58.25
PHY-3002 : Step(771): len = 35316, overlap = 60.75
PHY-3002 : Step(772): len = 33974.8, overlap = 61.75
PHY-3002 : Step(773): len = 32981.6, overlap = 63.75
PHY-3002 : Step(774): len = 32410.9, overlap = 76
PHY-3002 : Step(775): len = 32277.1, overlap = 74
PHY-3002 : Step(776): len = 31811.7, overlap = 74
PHY-3002 : Step(777): len = 32002.8, overlap = 73
PHY-3002 : Step(778): len = 32301.7, overlap = 72.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67196e-06
PHY-3002 : Step(779): len = 33360, overlap = 65.5
PHY-3002 : Step(780): len = 33504.1, overlap = 63.25
PHY-3002 : Step(781): len = 33312.9, overlap = 67
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34393e-06
PHY-3002 : Step(782): len = 34322.3, overlap = 48.75
PHY-3002 : Step(783): len = 34564.8, overlap = 42
PHY-3002 : Step(784): len = 34795.7, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41069e-07
PHY-3002 : Step(785): len = 37185.4, overlap = 16.25
PHY-3002 : Step(786): len = 37185.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08214e-06
PHY-3002 : Step(787): len = 37107.8, overlap = 16.5
PHY-3002 : Step(788): len = 36939.1, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16428e-06
PHY-3002 : Step(789): len = 36838, overlap = 17.25
PHY-3002 : Step(790): len = 36838, overlap = 17.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13701e-06
PHY-3002 : Step(791): len = 36925.8, overlap = 30.5
PHY-3002 : Step(792): len = 37037.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27401e-06
PHY-3002 : Step(793): len = 36992.8, overlap = 30.75
PHY-3002 : Step(794): len = 37081.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.8664e-06
PHY-3002 : Step(795): len = 37116.7, overlap = 30.25
PHY-3002 : Step(796): len = 37236.4, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.36778e-06
PHY-3002 : Step(797): len = 37246.1, overlap = 29.75
PHY-3002 : Step(798): len = 38008.9, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47356e-05
PHY-3002 : Step(799): len = 38005.3, overlap = 27
PHY-3002 : Step(800): len = 38283.8, overlap = 27.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.97502e-05
PHY-3002 : Step(801): len = 38323.1, overlap = 27.5
PHY-3002 : Step(802): len = 38765, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.83257e-05
PHY-3002 : Step(803): len = 38869, overlap = 26
PHY-3002 : Step(804): len = 39552, overlap = 24.5
PHY-3002 : Step(805): len = 40309, overlap = 22.25
PHY-3002 : Step(806): len = 40973.3, overlap = 19.5
PHY-3002 : Step(807): len = 40986.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039517s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (79.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000241874
PHY-3002 : Step(808): len = 44742.3, overlap = 15.25
PHY-3002 : Step(809): len = 43821.2, overlap = 20.5
PHY-3002 : Step(810): len = 43911.3, overlap = 20
PHY-3002 : Step(811): len = 44062.1, overlap = 19
PHY-3002 : Step(812): len = 43912.2, overlap = 18.5
PHY-3002 : Step(813): len = 43815, overlap = 18.5
PHY-3002 : Step(814): len = 43810.9, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000483748
PHY-3002 : Step(815): len = 44125.3, overlap = 16.5
PHY-3002 : Step(816): len = 44294.1, overlap = 16
PHY-3002 : Step(817): len = 44387.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000967497
PHY-3002 : Step(818): len = 44738.9, overlap = 14.25
PHY-3002 : Step(819): len = 45023.3, overlap = 14.5
PHY-3002 : Step(820): len = 45078.1, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45538.1, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 45800.1, Over = 0
RUN-1003 : finish command "place" in  1.592321s wall, 2.093750s user + 2.062500s system = 4.156250s CPU (261.0%)

RUN-1004 : used memory is 355 MB, reserved memory is 324 MB, peak memory is 566 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 353 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 280
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126360, over cnt = 55(0%), over = 65, worst = 2
PHY-1002 : len = 126504, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 126616, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 123976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.214984s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (123.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 232 to 79
PHY-1001 : End pin swap;  0.024587s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.1%)

PHY-1001 : End global routing;  0.616099s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (106.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.103766s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (120.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 208944, over cnt = 78(0%), over = 78, worst = 1
PHY-1001 : End Routed; 2.800206s wall, 2.437500s user + 0.953125s system = 3.390625s CPU (121.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207000, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.119426s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (117.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206568, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.072339s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (129.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206648, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.021515s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (72.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 206696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 206696
PHY-1001 : End DR Iter 4; 0.011509s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.973137s wall, 3.515625s user + 1.156250s system = 4.671875s CPU (117.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.696186s wall, 4.250000s user + 1.203125s system = 5.453125s CPU (116.1%)

RUN-1004 : used memory is 383 MB, reserved memory is 347 MB, peak memory is 566 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  544   out of   8640    6.30%
#reg                  397   out of   8640    4.59%
#le                   553
  #lut only           156   out of    553   28.21%
  #reg only             9   out of    553    1.63%
  #lut&reg            388   out of    553   70.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4742, tnet num: 1059, tinst num: 374, tnode num: 5818, tedge num: 8129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1061, pip num: 12645
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1060 valid insts, and 32903 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.724986s wall, 11.203125s user + 0.171875s system = 11.375000s CPU (659.4%)

RUN-1004 : used memory is 518 MB, reserved memory is 483 MB, peak memory is 577 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1222/480 useful/useless nets, 966/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          853
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                410
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |410    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1983/1 useful/useless nets, 1750/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.00)
SYN-3001 : Mapper mapped 951 instances into 287 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 397 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 283 LUT to BLE ...
SYN-4008 : Packed 283 LUT and 39 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 253 SEQ (2112 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1957 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/507 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  544   out of   8640    6.30%
#reg                  397   out of   8640    4.59%
#le                   553
  #lut only           156   out of    553   28.21%
  #reg only             9   out of    553    1.63%
  #lut&reg            388   out of    553   70.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |553   |544   |397   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.549070s wall, 3.359375s user + 0.328125s system = 3.687500s CPU (103.9%)

RUN-1004 : used memory is 398 MB, reserved memory is 362 MB, peak memory is 577 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 374 instances, 278 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4742, tnet num: 1059, tinst num: 374, tnode num: 5818, tedge num: 8129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.084209s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191879
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(821): len = 117707, overlap = 72
PHY-3002 : Step(822): len = 65281.9, overlap = 70.25
PHY-3002 : Step(823): len = 58431.1, overlap = 72.5
PHY-3002 : Step(824): len = 54801.2, overlap = 73.5
PHY-3002 : Step(825): len = 49524.5, overlap = 73.75
PHY-3002 : Step(826): len = 46995.3, overlap = 74.75
PHY-3002 : Step(827): len = 44064.5, overlap = 76.25
PHY-3002 : Step(828): len = 42068.9, overlap = 77.5
PHY-3002 : Step(829): len = 40085.9, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83598e-06
PHY-3002 : Step(830): len = 41178.3, overlap = 66.5
PHY-3002 : Step(831): len = 40918.1, overlap = 64.75
PHY-3002 : Step(832): len = 39239.3, overlap = 61.5
PHY-3002 : Step(833): len = 38215.4, overlap = 53.5
PHY-3002 : Step(834): len = 36316.4, overlap = 58.25
PHY-3002 : Step(835): len = 35316, overlap = 60.75
PHY-3002 : Step(836): len = 33974.8, overlap = 61.75
PHY-3002 : Step(837): len = 32981.6, overlap = 63.75
PHY-3002 : Step(838): len = 32410.9, overlap = 76
PHY-3002 : Step(839): len = 32277.1, overlap = 74
PHY-3002 : Step(840): len = 31811.7, overlap = 74
PHY-3002 : Step(841): len = 32002.8, overlap = 73
PHY-3002 : Step(842): len = 32301.7, overlap = 72.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67196e-06
PHY-3002 : Step(843): len = 33360, overlap = 65.5
PHY-3002 : Step(844): len = 33504.1, overlap = 63.25
PHY-3002 : Step(845): len = 33312.9, overlap = 67
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34393e-06
PHY-3002 : Step(846): len = 34322.3, overlap = 48.75
PHY-3002 : Step(847): len = 34564.8, overlap = 42
PHY-3002 : Step(848): len = 34795.7, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41069e-07
PHY-3002 : Step(849): len = 37185.4, overlap = 16.25
PHY-3002 : Step(850): len = 37185.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08214e-06
PHY-3002 : Step(851): len = 37107.8, overlap = 16.5
PHY-3002 : Step(852): len = 36939.1, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16428e-06
PHY-3002 : Step(853): len = 36838, overlap = 17.25
PHY-3002 : Step(854): len = 36838, overlap = 17.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13701e-06
PHY-3002 : Step(855): len = 36925.8, overlap = 30.5
PHY-3002 : Step(856): len = 37037.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27401e-06
PHY-3002 : Step(857): len = 36992.8, overlap = 30.75
PHY-3002 : Step(858): len = 37081.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.8664e-06
PHY-3002 : Step(859): len = 37116.7, overlap = 30.25
PHY-3002 : Step(860): len = 37236.4, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.36778e-06
PHY-3002 : Step(861): len = 37246.1, overlap = 29.75
PHY-3002 : Step(862): len = 38008.9, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47356e-05
PHY-3002 : Step(863): len = 38005.3, overlap = 27
PHY-3002 : Step(864): len = 38283.8, overlap = 27.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.97502e-05
PHY-3002 : Step(865): len = 38323.1, overlap = 27.5
PHY-3002 : Step(866): len = 38765, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.83257e-05
PHY-3002 : Step(867): len = 38869, overlap = 26
PHY-3002 : Step(868): len = 39552, overlap = 24.5
PHY-3002 : Step(869): len = 40309, overlap = 22.25
PHY-3002 : Step(870): len = 40973.3, overlap = 19.5
PHY-3002 : Step(871): len = 40986.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040132s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (233.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000241874
PHY-3002 : Step(872): len = 44742.3, overlap = 15.25
PHY-3002 : Step(873): len = 43821.2, overlap = 20.5
PHY-3002 : Step(874): len = 43911.3, overlap = 20
PHY-3002 : Step(875): len = 44062.1, overlap = 19
PHY-3002 : Step(876): len = 43912.2, overlap = 18.5
PHY-3002 : Step(877): len = 43815, overlap = 18.5
PHY-3002 : Step(878): len = 43810.9, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000483748
PHY-3002 : Step(879): len = 44125.3, overlap = 16.5
PHY-3002 : Step(880): len = 44294.1, overlap = 16
PHY-3002 : Step(881): len = 44387.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000967497
PHY-3002 : Step(882): len = 44738.9, overlap = 14.25
PHY-3002 : Step(883): len = 45023.3, overlap = 14.5
PHY-3002 : Step(884): len = 45078.1, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45538.1, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 45800.1, Over = 0
RUN-1003 : finish command "place" in  1.612896s wall, 1.984375s user + 2.062500s system = 4.046875s CPU (250.9%)

RUN-1004 : used memory is 398 MB, reserved memory is 362 MB, peak memory is 577 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 353 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 280
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126360, over cnt = 55(0%), over = 65, worst = 2
PHY-1002 : len = 126504, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 126600, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 123960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.215477s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (108.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 232 to 79
PHY-1001 : End pin swap;  0.024538s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.7%)

PHY-1001 : End global routing;  0.607188s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (110.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.104194s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 208944, over cnt = 78(0%), over = 78, worst = 1
PHY-1001 : End Routed; 2.875533s wall, 2.750000s user + 0.750000s system = 3.500000s CPU (121.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207000, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.119953s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (104.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206568, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.091173s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (85.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206648, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.029407s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 206696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 206696
PHY-1001 : End DR Iter 4; 0.012028s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.284355s wall, 4.156250s user + 0.906250s system = 5.062500s CPU (118.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.996823s wall, 4.890625s user + 0.968750s system = 5.859375s CPU (117.3%)

RUN-1004 : used memory is 396 MB, reserved memory is 360 MB, peak memory is 577 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  544   out of   8640    6.30%
#reg                  397   out of   8640    4.59%
#le                   553
  #lut only           156   out of    553   28.21%
  #reg only             9   out of    553    1.63%
  #lut&reg            388   out of    553   70.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4742, tnet num: 1059, tinst num: 374, tnode num: 5818, tedge num: 8129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1061, pip num: 12645
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1060 valid insts, and 32903 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.441828s wall, 9.359375s user + 0.390625s system = 9.750000s CPU (676.2%)

RUN-1004 : used memory is 528 MB, reserved memory is 493 MB, peak memory is 587 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1222/480 useful/useless nets, 966/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          853
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                410
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |410    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1983/1 useful/useless nets, 1750/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 271 (4.21), #lev = 10 (3.00)
SYN-3001 : Mapper mapped 951 instances into 287 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 397 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 21 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 283 LUT to BLE ...
SYN-4008 : Packed 283 LUT and 39 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 253 SEQ (2112 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1957 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 89 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/507 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  544   out of   8640    6.30%
#reg                  397   out of   8640    4.59%
#le                   553
  #lut only           156   out of    553   28.21%
  #reg only             9   out of    553    1.63%
  #lut&reg            388   out of    553   70.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |553   |544   |397   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.598089s wall, 3.234375s user + 0.421875s system = 3.656250s CPU (101.6%)

RUN-1004 : used memory is 408 MB, reserved memory is 373 MB, peak memory is 587 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 164 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 374 instances, 278 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4742, tnet num: 1059, tinst num: 374, tnode num: 5818, tedge num: 8129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083816s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (167.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191879
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(885): len = 117707, overlap = 72
PHY-3002 : Step(886): len = 65281.9, overlap = 70.25
PHY-3002 : Step(887): len = 58431.1, overlap = 72.5
PHY-3002 : Step(888): len = 54801.2, overlap = 73.5
PHY-3002 : Step(889): len = 49524.5, overlap = 73.75
PHY-3002 : Step(890): len = 46995.3, overlap = 74.75
PHY-3002 : Step(891): len = 44064.5, overlap = 76.25
PHY-3002 : Step(892): len = 42068.9, overlap = 77.5
PHY-3002 : Step(893): len = 40085.9, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83598e-06
PHY-3002 : Step(894): len = 41178.3, overlap = 66.5
PHY-3002 : Step(895): len = 40918.1, overlap = 64.75
PHY-3002 : Step(896): len = 39239.3, overlap = 61.5
PHY-3002 : Step(897): len = 38215.4, overlap = 53.5
PHY-3002 : Step(898): len = 36316.4, overlap = 58.25
PHY-3002 : Step(899): len = 35316, overlap = 60.75
PHY-3002 : Step(900): len = 33974.8, overlap = 61.75
PHY-3002 : Step(901): len = 32981.6, overlap = 63.75
PHY-3002 : Step(902): len = 32410.9, overlap = 76
PHY-3002 : Step(903): len = 32277.1, overlap = 74
PHY-3002 : Step(904): len = 31811.7, overlap = 74
PHY-3002 : Step(905): len = 32002.8, overlap = 73
PHY-3002 : Step(906): len = 32301.7, overlap = 72.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67196e-06
PHY-3002 : Step(907): len = 33360, overlap = 65.5
PHY-3002 : Step(908): len = 33504.1, overlap = 63.25
PHY-3002 : Step(909): len = 33312.9, overlap = 67
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34393e-06
PHY-3002 : Step(910): len = 34322.3, overlap = 48.75
PHY-3002 : Step(911): len = 34564.8, overlap = 42
PHY-3002 : Step(912): len = 34795.7, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006351s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (492.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41069e-07
PHY-3002 : Step(913): len = 37185.4, overlap = 16.25
PHY-3002 : Step(914): len = 37185.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08214e-06
PHY-3002 : Step(915): len = 37107.8, overlap = 16.5
PHY-3002 : Step(916): len = 36939.1, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16428e-06
PHY-3002 : Step(917): len = 36838, overlap = 17.25
PHY-3002 : Step(918): len = 36838, overlap = 17.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13701e-06
PHY-3002 : Step(919): len = 36925.8, overlap = 30.5
PHY-3002 : Step(920): len = 37037.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27401e-06
PHY-3002 : Step(921): len = 36992.8, overlap = 30.75
PHY-3002 : Step(922): len = 37081.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.8664e-06
PHY-3002 : Step(923): len = 37116.7, overlap = 30.25
PHY-3002 : Step(924): len = 37236.4, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.36778e-06
PHY-3002 : Step(925): len = 37246.1, overlap = 29.75
PHY-3002 : Step(926): len = 38008.9, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47356e-05
PHY-3002 : Step(927): len = 38005.3, overlap = 27
PHY-3002 : Step(928): len = 38283.8, overlap = 27.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.97502e-05
PHY-3002 : Step(929): len = 38323.1, overlap = 27.5
PHY-3002 : Step(930): len = 38765, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.83257e-05
PHY-3002 : Step(931): len = 38869, overlap = 26
PHY-3002 : Step(932): len = 39552, overlap = 24.5
PHY-3002 : Step(933): len = 40309, overlap = 22.25
PHY-3002 : Step(934): len = 40973.3, overlap = 19.5
PHY-3002 : Step(935): len = 40986.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039422s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (198.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961389
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000241874
PHY-3002 : Step(936): len = 44742.3, overlap = 15.25
PHY-3002 : Step(937): len = 43821.2, overlap = 20.5
PHY-3002 : Step(938): len = 43911.3, overlap = 20
PHY-3002 : Step(939): len = 44062.1, overlap = 19
PHY-3002 : Step(940): len = 43912.2, overlap = 18.5
PHY-3002 : Step(941): len = 43815, overlap = 18.5
PHY-3002 : Step(942): len = 43810.9, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000483748
PHY-3002 : Step(943): len = 44125.3, overlap = 16.5
PHY-3002 : Step(944): len = 44294.1, overlap = 16
PHY-3002 : Step(945): len = 44387.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000967497
PHY-3002 : Step(946): len = 44738.9, overlap = 14.25
PHY-3002 : Step(947): len = 45023.3, overlap = 14.5
PHY-3002 : Step(948): len = 45078.1, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004249s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (735.4%)

PHY-3001 : Legalized: Len = 45538.1, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 6 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 45800.1, Over = 0
RUN-1003 : finish command "place" in  1.611237s wall, 2.375000s user + 2.312500s system = 4.687500s CPU (290.9%)

RUN-1004 : used memory is 408 MB, reserved memory is 373 MB, peak memory is 587 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 353 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 280
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 139 mslices, 139 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1061 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 312 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126360, over cnt = 55(0%), over = 65, worst = 2
PHY-1002 : len = 126504, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 126600, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 123960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218974s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (157.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 232 to 79
PHY-1001 : End pin swap;  0.024946s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.3%)

PHY-1001 : End global routing;  0.626781s wall, 0.718750s user + 0.109375s system = 0.828125s CPU (132.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.111378s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (126.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 208944, over cnt = 78(0%), over = 78, worst = 1
PHY-1001 : End Routed; 2.856513s wall, 2.578125s user + 0.781250s system = 3.359375s CPU (117.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207000, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.121172s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206568, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.071636s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (87.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206648, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.021191s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 206696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 206696
PHY-1001 : End DR Iter 4; 0.010256s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.047484s wall, 3.718750s user + 0.906250s system = 4.625000s CPU (114.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.779558s wall, 4.531250s user + 1.031250s system = 5.562500s CPU (116.4%)

RUN-1004 : used memory is 405 MB, reserved memory is 370 MB, peak memory is 587 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  544   out of   8640    6.30%
#reg                  397   out of   8640    4.59%
#le                   553
  #lut only           156   out of    553   28.21%
  #reg only             9   out of    553    1.63%
  #lut&reg            388   out of    553   70.16%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4742, tnet num: 1059, tinst num: 374, tnode num: 5818, tedge num: 8129.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1061, pip num: 12645
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1060 valid insts, and 32903 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.450377s wall, 9.921875s user + 0.500000s system = 10.421875s CPU (718.6%)

RUN-1004 : used memory is 532 MB, reserved memory is 497 MB, peak memory is 595 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-5007 WARNING: using initial value of 'pretrigger_samplesa' since it is never assigned in zaklad.v(420)
HDL-5007 WARNING: using initial value of 'total_samplesa' since it is never assigned in zaklad.v(421)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 1175/454 useful/useless nets, 931/317 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 346 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          819
  #and                215
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                384
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              52
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |435    |384    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1922/1 useful/useless nets, 1701/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 269 (4.16), #lev = 9 (2.94)
SYN-3001 : Mapper mapped 943 instances into 285 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 371 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 39 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1640 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1489 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 294/496 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  371   out of   8640    4.29%
#le                   541
  #lut only           170   out of    541   31.42%
  #reg only            12   out of    541    2.22%
  #lut&reg            359   out of    541   66.36%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |541   |529   |371   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.752781s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (111.4%)

RUN-1004 : used memory is 413 MB, reserved memory is 379 MB, peak memory is 595 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 151 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 370 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1003 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 294 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 368 instances, 272 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4538, tnet num: 1001, tinst num: 368, tnode num: 5552, tedge num: 7762.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081213s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186649
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(949): len = 158449, overlap = 72
PHY-3002 : Step(950): len = 144781, overlap = 72
PHY-3002 : Step(951): len = 137215, overlap = 72
PHY-3002 : Step(952): len = 125427, overlap = 72
PHY-3002 : Step(953): len = 118575, overlap = 72
PHY-3002 : Step(954): len = 109165, overlap = 72
PHY-3002 : Step(955): len = 103148, overlap = 72
PHY-3002 : Step(956): len = 95304.4, overlap = 72
PHY-3002 : Step(957): len = 90090.9, overlap = 72
PHY-3002 : Step(958): len = 83559.6, overlap = 65.25
PHY-3002 : Step(959): len = 79059.6, overlap = 65.25
PHY-3002 : Step(960): len = 73401.1, overlap = 65.25
PHY-3002 : Step(961): len = 69454.3, overlap = 69.75
PHY-3002 : Step(962): len = 64663.8, overlap = 69.75
PHY-3002 : Step(963): len = 61375, overlap = 69.75
PHY-3002 : Step(964): len = 57113.6, overlap = 67.75
PHY-3002 : Step(965): len = 54034.4, overlap = 67.75
PHY-3002 : Step(966): len = 50344, overlap = 68.25
PHY-3002 : Step(967): len = 47688.5, overlap = 72.75
PHY-3002 : Step(968): len = 44584.8, overlap = 73.75
PHY-3002 : Step(969): len = 42381.2, overlap = 73.75
PHY-3002 : Step(970): len = 39952.5, overlap = 74
PHY-3002 : Step(971): len = 38041, overlap = 74.75
PHY-3002 : Step(972): len = 36033.2, overlap = 75.5
PHY-3002 : Step(973): len = 34714.3, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.8805e-07
PHY-3002 : Step(974): len = 34637.9, overlap = 77.75
PHY-3002 : Step(975): len = 34754.1, overlap = 72
PHY-3002 : Step(976): len = 34639.3, overlap = 72
PHY-3002 : Step(977): len = 34558.6, overlap = 72.25
PHY-3002 : Step(978): len = 34400.5, overlap = 72
PHY-3002 : Step(979): len = 34210.9, overlap = 72
PHY-3002 : Step(980): len = 33769.6, overlap = 72.5
PHY-3002 : Step(981): len = 32891.9, overlap = 69.25
PHY-3002 : Step(982): len = 31775.9, overlap = 68.75
PHY-3002 : Step(983): len = 31051, overlap = 70.75
PHY-3002 : Step(984): len = 30479.5, overlap = 74.25
PHY-3002 : Step(985): len = 29879.2, overlap = 75
PHY-3002 : Step(986): len = 29319.2, overlap = 76
PHY-3002 : Step(987): len = 29106.6, overlap = 78.5
PHY-3002 : Step(988): len = 29074.2, overlap = 80.25
PHY-3002 : Step(989): len = 28920.7, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7761e-06
PHY-3002 : Step(990): len = 29861.2, overlap = 81.5
PHY-3002 : Step(991): len = 29724.7, overlap = 81.75
PHY-3002 : Step(992): len = 29902.4, overlap = 82
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.5522e-06
PHY-3002 : Step(993): len = 30752.9, overlap = 79.75
PHY-3002 : Step(994): len = 30872.9, overlap = 79.75
PHY-3002 : Step(995): len = 31656.1, overlap = 75.25
PHY-3002 : Step(996): len = 31960.6, overlap = 73.5
PHY-3002 : Step(997): len = 32077.8, overlap = 71
PHY-3002 : Step(998): len = 31961.2, overlap = 70.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.88093e-07
PHY-3002 : Step(999): len = 35946.3, overlap = 21.75
PHY-3002 : Step(1000): len = 35946.3, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.76187e-07
PHY-3002 : Step(1001): len = 35961.9, overlap = 22
PHY-3002 : Step(1002): len = 35968.5, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.95237e-06
PHY-3002 : Step(1003): len = 35899.5, overlap = 21.25
PHY-3002 : Step(1004): len = 35899.5, overlap = 21.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23092e-06
PHY-3002 : Step(1005): len = 36008, overlap = 31.5
PHY-3002 : Step(1006): len = 36329.9, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46184e-06
PHY-3002 : Step(1007): len = 36300.9, overlap = 29.75
PHY-3002 : Step(1008): len = 36326.6, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.34959e-06
PHY-3002 : Step(1009): len = 36286.6, overlap = 29.75
PHY-3002 : Step(1010): len = 36714.2, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3852e-05
PHY-3002 : Step(1011): len = 36675.1, overlap = 27.5
PHY-3002 : Step(1012): len = 37056, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.94722e-05
PHY-3002 : Step(1013): len = 37112.1, overlap = 25
PHY-3002 : Step(1014): len = 37778.5, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.49638e-05
PHY-3002 : Step(1015): len = 37784.9, overlap = 22.75
PHY-3002 : Step(1016): len = 38912.1, overlap = 21
PHY-3002 : Step(1017): len = 39288.4, overlap = 21.25
PHY-3002 : Step(1018): len = 39357.4, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.99276e-05
PHY-3002 : Step(1019): len = 39563.7, overlap = 20.25
PHY-3002 : Step(1020): len = 39912.9, overlap = 20
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00012212
PHY-3002 : Step(1021): len = 40401.8, overlap = 19.75
PHY-3002 : Step(1022): len = 40861.6, overlap = 19.75
PHY-3002 : Step(1023): len = 41398.3, overlap = 18.5
PHY-3002 : Step(1024): len = 41771.5, overlap = 17
PHY-3002 : Step(1025): len = 42000.1, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.080657s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (213.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962222
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221905
PHY-3002 : Step(1026): len = 41828.2, overlap = 12.75
PHY-3002 : Step(1027): len = 41511.2, overlap = 15
PHY-3002 : Step(1028): len = 41524.7, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00044381
PHY-3002 : Step(1029): len = 41849.8, overlap = 14.25
PHY-3002 : Step(1030): len = 42071.5, overlap = 13.5
PHY-3002 : Step(1031): len = 42136.2, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000887621
PHY-3002 : Step(1032): len = 42226.9, overlap = 12.75
PHY-3002 : Step(1033): len = 42325.3, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004326s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (722.3%)

PHY-3001 : Legalized: Len = 43001.7, Over = 0
PHY-3001 : Final: Len = 43001.7, Over = 0
RUN-1003 : finish command "place" in  1.958845s wall, 2.562500s user + 2.093750s system = 4.656250s CPU (237.7%)

RUN-1004 : used memory is 413 MB, reserved memory is 379 MB, peak memory is 595 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 349 to 275
PHY-1001 : Pin misalignment score is improved from 275 to 271
PHY-1001 : Pin misalignment score is improved from 271 to 271
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 370 instances
RUN-1001 : 136 mslices, 136 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1003 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 294 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 125600, over cnt = 32(0%), over = 39, worst = 2
PHY-1002 : len = 125728, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 125544, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 119592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.212485s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (132.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 231 to 69
PHY-1001 : End pin swap;  0.024507s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.8%)

PHY-1001 : End global routing;  0.594517s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (110.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138493s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 209000, over cnt = 76(0%), over = 76, worst = 1
PHY-1001 : End Routed; 2.683062s wall, 2.515625s user + 0.953125s system = 3.468750s CPU (129.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 206984, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 1; 0.125700s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (87.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 205984, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.051005s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (91.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 205560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.034629s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 205592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 205592
PHY-1001 : End DR Iter 4; 0.013485s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.877311s wall, 3.640625s user + 1.062500s system = 4.703125s CPU (121.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.565805s wall, 4.296875s user + 1.171875s system = 5.468750s CPU (119.8%)

RUN-1004 : used memory is 411 MB, reserved memory is 376 MB, peak memory is 595 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  371   out of   8640    4.29%
#le                   541
  #lut only           170   out of    541   31.42%
  #reg only            12   out of    541    2.22%
  #lut&reg            359   out of    541   66.36%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4538, tnet num: 1001, tinst num: 368, tnode num: 5552, tedge num: 7762.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 370
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1003, pip num: 12221
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1065 valid insts, and 31861 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.373916s wall, 8.703125s user + 0.406250s system = 9.109375s CPU (663.0%)

RUN-1004 : used memory is 533 MB, reserved memory is 499 MB, peak memory is 596 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1248/454 useful/useless nets, 992/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          853
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                410
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |410    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2009/1 useful/useless nets, 1776/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 293 (4.29), #lev = 12 (2.88)
SYN-3001 : Mapper mapped 977 instances into 308 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 397 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 305 LUT to BLE ...
SYN-4008 : Packed 305 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 257 SEQ (2005 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1846 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 323/529 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  577   out of   8640    6.68%
#reg                  397   out of   8640    4.59%
#le                   585
  #lut only           188   out of    585   32.14%
  #reg only             8   out of    585    1.37%
  #lut&reg            389   out of    585   66.50%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |585   |577   |397   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.813458s wall, 3.390625s user + 0.562500s system = 3.953125s CPU (103.7%)

RUN-1004 : used memory is 414 MB, reserved memory is 380 MB, peak memory is 596 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 166 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 85 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 391 instances
RUN-1001 : 146 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1083 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 389 instances, 293 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4922, tnet num: 1081, tinst num: 389, tnode num: 5998, tedge num: 8441.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1081 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082193s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (133.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 203156
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1034): len = 118898, overlap = 72
PHY-3002 : Step(1035): len = 67197.3, overlap = 69.75
PHY-3002 : Step(1036): len = 62733.7, overlap = 69.75
PHY-3002 : Step(1037): len = 57065.9, overlap = 70
PHY-3002 : Step(1038): len = 53583.9, overlap = 69.25
PHY-3002 : Step(1039): len = 49852.2, overlap = 72
PHY-3002 : Step(1040): len = 47363.7, overlap = 75
PHY-3002 : Step(1041): len = 44883.2, overlap = 75.5
PHY-3002 : Step(1042): len = 42881.6, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02643e-06
PHY-3002 : Step(1043): len = 43534, overlap = 71
PHY-3002 : Step(1044): len = 42454.5, overlap = 68.75
PHY-3002 : Step(1045): len = 42080.6, overlap = 65
PHY-3002 : Step(1046): len = 41276.2, overlap = 65.25
PHY-3002 : Step(1047): len = 40386.1, overlap = 61
PHY-3002 : Step(1048): len = 39432.5, overlap = 59.75
PHY-3002 : Step(1049): len = 37937.3, overlap = 57
PHY-3002 : Step(1050): len = 36959.5, overlap = 58.25
PHY-3002 : Step(1051): len = 35773.1, overlap = 64.25
PHY-3002 : Step(1052): len = 35017.7, overlap = 66
PHY-3002 : Step(1053): len = 34106.7, overlap = 68
PHY-3002 : Step(1054): len = 33497.7, overlap = 78
PHY-3002 : Step(1055): len = 33285.4, overlap = 82.25
PHY-3002 : Step(1056): len = 33172.6, overlap = 75.25
PHY-3002 : Step(1057): len = 32900, overlap = 77.25
PHY-3002 : Step(1058): len = 32573.8, overlap = 78
PHY-3002 : Step(1059): len = 32115.7, overlap = 78.75
PHY-3002 : Step(1060): len = 31932, overlap = 82
PHY-3002 : Step(1061): len = 31929.6, overlap = 83
PHY-3002 : Step(1062): len = 32061.6, overlap = 84.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.05286e-06
PHY-3002 : Step(1063): len = 33256.9, overlap = 79.5
PHY-3002 : Step(1064): len = 33308.6, overlap = 79.5
PHY-3002 : Step(1065): len = 33417.5, overlap = 77.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.10572e-06
PHY-3002 : Step(1066): len = 33998.4, overlap = 61.25
PHY-3002 : Step(1067): len = 34309.9, overlap = 61.5
PHY-3002 : Step(1068): len = 34590.6, overlap = 58
PHY-3002 : Step(1069): len = 34737.1, overlap = 62
PHY-3002 : Step(1070): len = 34874.7, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006348s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (246.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.98714e-07
PHY-3002 : Step(1071): len = 37298.7, overlap = 22.25
PHY-3002 : Step(1072): len = 37060.5, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.97429e-07
PHY-3002 : Step(1073): len = 36993.2, overlap = 24.5
PHY-3002 : Step(1074): len = 36956.4, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99486e-06
PHY-3002 : Step(1075): len = 36969.8, overlap = 24.75
PHY-3002 : Step(1076): len = 36969.8, overlap = 24.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62725e-06
PHY-3002 : Step(1077): len = 37058.9, overlap = 36.25
PHY-3002 : Step(1078): len = 37058.9, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.25451e-06
PHY-3002 : Step(1079): len = 37099.9, overlap = 36.25
PHY-3002 : Step(1080): len = 37101.1, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.58517e-06
PHY-3002 : Step(1081): len = 37479.9, overlap = 34.5
PHY-3002 : Step(1082): len = 37686.3, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.17035e-06
PHY-3002 : Step(1083): len = 37708.4, overlap = 34.25
PHY-3002 : Step(1084): len = 37754.1, overlap = 33.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.01946e-05
PHY-3002 : Step(1085): len = 37955.1, overlap = 34
PHY-3002 : Step(1086): len = 38424.8, overlap = 32.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.73651e-05
PHY-3002 : Step(1087): len = 38560.6, overlap = 31.25
PHY-3002 : Step(1088): len = 38988.8, overlap = 29.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.34089e-05
PHY-3002 : Step(1089): len = 39147.8, overlap = 29.5
PHY-3002 : Step(1090): len = 40607.9, overlap = 27.25
PHY-3002 : Step(1091): len = 41216.2, overlap = 26.5
PHY-3002 : Step(1092): len = 41658, overlap = 24.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.68177e-05
PHY-3002 : Step(1093): len = 41782.1, overlap = 24.25
PHY-3002 : Step(1094): len = 42380.5, overlap = 24.75
PHY-3002 : Step(1095): len = 42577, overlap = 24.25
PHY-3002 : Step(1096): len = 42666.5, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034590s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (271.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266211
PHY-3002 : Step(1097): len = 46879.4, overlap = 18.75
PHY-3002 : Step(1098): len = 46343.9, overlap = 20.25
PHY-3002 : Step(1099): len = 46547.8, overlap = 19.75
PHY-3002 : Step(1100): len = 46405, overlap = 19.25
PHY-3002 : Step(1101): len = 45832.6, overlap = 19.25
PHY-3002 : Step(1102): len = 45688, overlap = 19.25
PHY-3002 : Step(1103): len = 45531.4, overlap = 18.5
PHY-3002 : Step(1104): len = 45459.4, overlap = 18
PHY-3002 : Step(1105): len = 45306.8, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000527693
PHY-3002 : Step(1106): len = 45713.2, overlap = 17.25
PHY-3002 : Step(1107): len = 45995, overlap = 18.25
PHY-3002 : Step(1108): len = 46141.9, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105539
PHY-3002 : Step(1109): len = 46431, overlap = 17.25
PHY-3002 : Step(1110): len = 46651.8, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004328s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47084.2, Over = 0
PHY-3001 : Spreading special nets. 7 out of 1330 tiles have overflows.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 6.
PHY-3001 : Final: Len = 47320.2, Over = 0
RUN-1003 : finish command "place" in  1.887338s wall, 2.500000s user + 2.140625s system = 4.640625s CPU (245.9%)

RUN-1004 : used memory is 414 MB, reserved memory is 380 MB, peak memory is 596 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 393 to 308
PHY-1001 : Pin misalignment score is improved from 308 to 301
PHY-1001 : Pin misalignment score is improved from 301 to 301
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 391 instances
RUN-1001 : 146 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1083 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 132584, over cnt = 53(0%), over = 61, worst = 2
PHY-1002 : len = 132760, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 132824, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 132328, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 130408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223769s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (97.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 242 to 85
PHY-1001 : End pin swap;  0.024751s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

PHY-1001 : End global routing;  0.631902s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (101.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.132152s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 219112, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 2.910914s wall, 2.765625s user + 1.062500s system = 3.828125s CPU (131.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 216288, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 1; 0.130039s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (132.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 215448, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.043307s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 215528, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.021043s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (74.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 215648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 215648
PHY-1001 : End DR Iter 4; 0.012826s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (243.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.114776s wall, 3.921875s user + 1.218750s system = 5.140625s CPU (124.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.851671s wall, 4.656250s user + 1.312500s system = 5.968750s CPU (123.0%)

RUN-1004 : used memory is 415 MB, reserved memory is 381 MB, peak memory is 596 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  577   out of   8640    6.68%
#reg                  397   out of   8640    4.59%
#le                   585
  #lut only           188   out of    585   32.14%
  #reg only             8   out of    585    1.37%
  #lut&reg            389   out of    585   66.50%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4922, tnet num: 1081, tinst num: 389, tnode num: 5998, tedge num: 8441.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1081 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 391
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1083, pip num: 13144
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1068 valid insts, and 34211 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.905552s wall, 12.218750s user + 0.343750s system = 12.562500s CPU (659.3%)

RUN-1004 : used memory is 544 MB, reserved memory is 510 MB, peak memory is 607 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-5007 WARNING: using initial value of 'total_samplesa' since it is never assigned in zaklad.v(421)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 308 onehot mux instances.
SYN-1020 : Optimized 175 distributor mux.
SYN-1016 : Merged 289 instances.
SYN-1015 : Optimize round 1, 1143 better
SYN-1014 : Optimize round 2
SYN-1032 : 1231/441 useful/useless nets, 975/343 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          836
  #and                219
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                397
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |439    |397    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1992/1 useful/useless nets, 1759/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 291 (4.29), #lev = 12 (2.86)
SYN-3001 : Mapper mapped 973 instances into 306 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 384 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 303 LUT to BLE ...
SYN-4008 : Packed 303 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 255 SEQ (1624 nodes)...
SYN-4004 : #2: Packed 305 SEQ (1467 nodes)...
SYN-4004 : #3: Packed 306 SEQ (804 nodes)...
SYN-4005 : Packed 306 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 321/527 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  576   out of   8640    6.67%
#reg                  384   out of   8640    4.44%
#le                   584
  #lut only           200   out of    584   34.25%
  #reg only             8   out of    584    1.37%
  #lut&reg            376   out of    584   64.38%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |584   |576   |384   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.848992s wall, 3.390625s user + 0.562500s system = 3.953125s CPU (102.7%)

RUN-1004 : used memory is 425 MB, reserved memory is 390 MB, peak memory is 607 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 161 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 85 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 391 instances
RUN-1001 : 146 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1068 nets
RUN-1001 : 601 nets have 2 pins
RUN-1001 : 326 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 389 instances, 293 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4866, tnet num: 1066, tinst num: 389, tnode num: 5917, tedge num: 8335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1066 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091846s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186735
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1111): len = 155257, overlap = 72
PHY-3002 : Step(1112): len = 141321, overlap = 72
PHY-3002 : Step(1113): len = 132460, overlap = 72
PHY-3002 : Step(1114): len = 123297, overlap = 72
PHY-3002 : Step(1115): len = 116325, overlap = 72
PHY-3002 : Step(1116): len = 107858, overlap = 72
PHY-3002 : Step(1117): len = 101928, overlap = 72
PHY-3002 : Step(1118): len = 94715.9, overlap = 72
PHY-3002 : Step(1119): len = 89766.5, overlap = 72
PHY-3002 : Step(1120): len = 83595.4, overlap = 72
PHY-3002 : Step(1121): len = 79423.5, overlap = 72
PHY-3002 : Step(1122): len = 74774.7, overlap = 65.25
PHY-3002 : Step(1123): len = 71305.9, overlap = 65.25
PHY-3002 : Step(1124): len = 67467.7, overlap = 69.75
PHY-3002 : Step(1125): len = 64349.3, overlap = 69.75
PHY-3002 : Step(1126): len = 61164.9, overlap = 69.75
PHY-3002 : Step(1127): len = 58319.2, overlap = 69.75
PHY-3002 : Step(1128): len = 55682.5, overlap = 67.75
PHY-3002 : Step(1129): len = 53170.9, overlap = 68.75
PHY-3002 : Step(1130): len = 50846.8, overlap = 69.5
PHY-3002 : Step(1131): len = 48707, overlap = 74.5
PHY-3002 : Step(1132): len = 46656.2, overlap = 75.5
PHY-3002 : Step(1133): len = 44917.3, overlap = 76
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.82841e-06
PHY-3002 : Step(1134): len = 46546.7, overlap = 68.5
PHY-3002 : Step(1135): len = 45353.7, overlap = 64
PHY-3002 : Step(1136): len = 44644.6, overlap = 59.5
PHY-3002 : Step(1137): len = 43876.5, overlap = 59.5
PHY-3002 : Step(1138): len = 42732.4, overlap = 59.25
PHY-3002 : Step(1139): len = 41635, overlap = 60
PHY-3002 : Step(1140): len = 40442.6, overlap = 59.25
PHY-3002 : Step(1141): len = 39384.1, overlap = 57.75
PHY-3002 : Step(1142): len = 37803.9, overlap = 60
PHY-3002 : Step(1143): len = 36787.8, overlap = 63
PHY-3002 : Step(1144): len = 35389.8, overlap = 71
PHY-3002 : Step(1145): len = 35103, overlap = 72.5
PHY-3002 : Step(1146): len = 34857.5, overlap = 77.5
PHY-3002 : Step(1147): len = 34742.5, overlap = 78
PHY-3002 : Step(1148): len = 34324.4, overlap = 78.5
PHY-3002 : Step(1149): len = 33700.2, overlap = 79
PHY-3002 : Step(1150): len = 33658, overlap = 66.75
PHY-3002 : Step(1151): len = 33233.1, overlap = 72
PHY-3002 : Step(1152): len = 32837.6, overlap = 76.5
PHY-3002 : Step(1153): len = 32326.5, overlap = 78.25
PHY-3002 : Step(1154): len = 32393, overlap = 75.5
PHY-3002 : Step(1155): len = 32488.1, overlap = 75.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.65682e-06
PHY-3002 : Step(1156): len = 33381.7, overlap = 62
PHY-3002 : Step(1157): len = 33419.1, overlap = 57.25
PHY-3002 : Step(1158): len = 33351.9, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.12835e-05
PHY-3002 : Step(1159): len = 34168.3, overlap = 52
PHY-3002 : Step(1160): len = 34644.8, overlap = 49
PHY-3002 : Step(1161): len = 34931.6, overlap = 48.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008611s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (725.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.98221e-07
PHY-3002 : Step(1162): len = 36609.8, overlap = 22.75
PHY-3002 : Step(1163): len = 36540.5, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.96441e-07
PHY-3002 : Step(1164): len = 36421.5, overlap = 24.25
PHY-3002 : Step(1165): len = 36421.5, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99288e-06
PHY-3002 : Step(1166): len = 36413.8, overlap = 24
PHY-3002 : Step(1167): len = 36413.8, overlap = 24
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.89798e-06
PHY-3002 : Step(1168): len = 36405.3, overlap = 36.25
PHY-3002 : Step(1169): len = 36479.1, overlap = 34.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.79596e-06
PHY-3002 : Step(1170): len = 36618.6, overlap = 34.25
PHY-3002 : Step(1171): len = 36894.2, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.59192e-06
PHY-3002 : Step(1172): len = 36994.1, overlap = 34
PHY-3002 : Step(1173): len = 37032.5, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.10674e-06
PHY-3002 : Step(1174): len = 37177.1, overlap = 33.5
PHY-3002 : Step(1175): len = 37673.9, overlap = 31.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.67309e-05
PHY-3002 : Step(1176): len = 37912, overlap = 32
PHY-3002 : Step(1177): len = 38466.5, overlap = 30.25
PHY-3002 : Step(1178): len = 39299.7, overlap = 28.5
PHY-3002 : Step(1179): len = 39531.2, overlap = 28.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.34618e-05
PHY-3002 : Step(1180): len = 39727.6, overlap = 27.5
PHY-3002 : Step(1181): len = 39887.5, overlap = 27.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.89737e-05
PHY-3002 : Step(1182): len = 40355.6, overlap = 26.25
PHY-3002 : Step(1183): len = 40894.6, overlap = 24.75
PHY-3002 : Step(1184): len = 42032, overlap = 22.5
PHY-3002 : Step(1185): len = 42287.1, overlap = 22.25
PHY-3002 : Step(1186): len = 42206, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034034s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (321.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000193856
PHY-3002 : Step(1187): len = 44627.4, overlap = 13.5
PHY-3002 : Step(1188): len = 43826.3, overlap = 20.25
PHY-3002 : Step(1189): len = 43826, overlap = 20.25
PHY-3002 : Step(1190): len = 43744.3, overlap = 20.25
PHY-3002 : Step(1191): len = 43704.1, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000387712
PHY-3002 : Step(1192): len = 43926.9, overlap = 20.75
PHY-3002 : Step(1193): len = 44217.4, overlap = 20
PHY-3002 : Step(1194): len = 44470.7, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000775425
PHY-3002 : Step(1195): len = 44726.7, overlap = 18
PHY-3002 : Step(1196): len = 45030, overlap = 18
PHY-3002 : Step(1197): len = 45155.5, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004382s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45824.5, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 45906.5, Over = 0
RUN-1003 : finish command "place" in  2.057452s wall, 2.953125s user + 2.484375s system = 5.437500s CPU (264.3%)

RUN-1004 : used memory is 425 MB, reserved memory is 390 MB, peak memory is 607 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 395 to 332
PHY-1001 : Pin misalignment score is improved from 332 to 327
PHY-1001 : Pin misalignment score is improved from 327 to 327
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 391 instances
RUN-1001 : 146 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1068 nets
RUN-1001 : 601 nets have 2 pins
RUN-1001 : 326 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 129728, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 129920, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 129728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218796s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (114.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 270 to 87
PHY-1001 : End pin swap;  0.032754s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.1%)

PHY-1001 : End global routing;  0.643642s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (106.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.104876s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 209024, over cnt = 100(0%), over = 101, worst = 2
PHY-1001 : End Routed; 3.060754s wall, 3.062500s user + 0.828125s system = 3.890625s CPU (127.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 207344, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 1; 0.074291s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 206432, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 2; 0.041219s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 206688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 206688
PHY-1001 : End DR Iter 3; 0.020400s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (229.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.161871s wall, 4.171875s user + 0.890625s system = 5.062500s CPU (121.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.906666s wall, 4.875000s user + 0.984375s system = 5.859375s CPU (119.4%)

RUN-1004 : used memory is 423 MB, reserved memory is 389 MB, peak memory is 607 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  576   out of   8640    6.67%
#reg                  384   out of   8640    4.44%
#le                   584
  #lut only           200   out of    584   34.25%
  #reg only             8   out of    584    1.37%
  #lut&reg            376   out of    584   64.38%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4866, tnet num: 1066, tinst num: 389, tnode num: 5917, tedge num: 8335.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1066 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 391
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1068, pip num: 12748
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1034 valid insts, and 33417 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.484832s wall, 8.875000s user + 0.375000s system = 9.250000s CPU (623.0%)

RUN-1004 : used memory is 549 MB, reserved memory is 515 MB, peak memory is 611 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'posedge' in zaklad.v(425)
HDL-8007 ERROR: Verilog 2000 keyword posedge used in incorrect context in zaklad.v(425)
HDL-5007 WARNING: empty statement in always construct in zaklad.v(425)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(427)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(430)
HDL-5007 WARNING: potential always loop found in zaklad.v(425)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(953)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1248/454 useful/useless nets, 992/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          853
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                410
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             47

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |410    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2009/1 useful/useless nets, 1776/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 293 (4.29), #lev = 12 (2.88)
SYN-3001 : Mapper mapped 977 instances into 308 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 397 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 305 LUT to BLE ...
SYN-4008 : Packed 305 LUT and 52 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (337 nodes)...
SYN-4004 : #1: Packed 257 SEQ (2012 nodes)...
SYN-4004 : #2: Packed 318 SEQ (1853 nodes)...
SYN-4004 : #3: Packed 319 SEQ (837 nodes)...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 323/529 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  577   out of   8640    6.68%
#reg                  397   out of   8640    4.59%
#le                   586
  #lut only           189   out of    586   32.25%
  #reg only             9   out of    586    1.54%
  #lut&reg            388   out of    586   66.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |586   |577   |397   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.974250s wall, 3.859375s user + 0.484375s system = 4.343750s CPU (109.3%)

RUN-1004 : used memory is 430 MB, reserved memory is 396 MB, peak memory is 611 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 166 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 84 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 392 instances
RUN-1001 : 147 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1083 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 390 instances, 294 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4922, tnet num: 1081, tinst num: 390, tnode num: 5998, tedge num: 8441.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1081 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089067s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (140.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193975
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1198): len = 159417, overlap = 72
PHY-3002 : Step(1199): len = 142309, overlap = 72
PHY-3002 : Step(1200): len = 134169, overlap = 72
PHY-3002 : Step(1201): len = 124341, overlap = 72
PHY-3002 : Step(1202): len = 116613, overlap = 72
PHY-3002 : Step(1203): len = 108113, overlap = 72
PHY-3002 : Step(1204): len = 101616, overlap = 72
PHY-3002 : Step(1205): len = 94146.7, overlap = 72
PHY-3002 : Step(1206): len = 88717.7, overlap = 72
PHY-3002 : Step(1207): len = 82277.4, overlap = 72
PHY-3002 : Step(1208): len = 77881.6, overlap = 65.25
PHY-3002 : Step(1209): len = 72446.1, overlap = 65.25
PHY-3002 : Step(1210): len = 68746, overlap = 65.25
PHY-3002 : Step(1211): len = 64299.6, overlap = 65.25
PHY-3002 : Step(1212): len = 61112, overlap = 69.75
PHY-3002 : Step(1213): len = 57479.8, overlap = 69.75
PHY-3002 : Step(1214): len = 54955.3, overlap = 69.75
PHY-3002 : Step(1215): len = 51798, overlap = 70.75
PHY-3002 : Step(1216): len = 49697.6, overlap = 71.25
PHY-3002 : Step(1217): len = 47197.8, overlap = 71.75
PHY-3002 : Step(1218): len = 45524.9, overlap = 75.25
PHY-3002 : Step(1219): len = 43321.6, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89977e-06
PHY-3002 : Step(1220): len = 43798.3, overlap = 69
PHY-3002 : Step(1221): len = 42856.6, overlap = 66
PHY-3002 : Step(1222): len = 42241.7, overlap = 62
PHY-3002 : Step(1223): len = 41495.5, overlap = 57.75
PHY-3002 : Step(1224): len = 40575.8, overlap = 55.75
PHY-3002 : Step(1225): len = 39673.9, overlap = 54.5
PHY-3002 : Step(1226): len = 38515.7, overlap = 58.75
PHY-3002 : Step(1227): len = 37669.5, overlap = 60
PHY-3002 : Step(1228): len = 36627.5, overlap = 66.5
PHY-3002 : Step(1229): len = 35722.1, overlap = 66
PHY-3002 : Step(1230): len = 34732.9, overlap = 72.5
PHY-3002 : Step(1231): len = 34085.4, overlap = 78
PHY-3002 : Step(1232): len = 33383.2, overlap = 82.75
PHY-3002 : Step(1233): len = 33113.4, overlap = 84.25
PHY-3002 : Step(1234): len = 32844.6, overlap = 84
PHY-3002 : Step(1235): len = 32481.7, overlap = 81.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.79954e-06
PHY-3002 : Step(1236): len = 33530.9, overlap = 84
PHY-3002 : Step(1237): len = 33486.4, overlap = 81.75
PHY-3002 : Step(1238): len = 33630, overlap = 82
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.59908e-06
PHY-3002 : Step(1239): len = 34937.4, overlap = 66.25
PHY-3002 : Step(1240): len = 34974.8, overlap = 63.75
PHY-3002 : Step(1241): len = 34916.1, overlap = 63.75
PHY-3002 : Step(1242): len = 34994.8, overlap = 63
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.48697e-05
PHY-3002 : Step(1243): len = 35849.4, overlap = 51.75
PHY-3002 : Step(1244): len = 36413.7, overlap = 47
PHY-3002 : Step(1245): len = 36620.2, overlap = 46.5
PHY-3002 : Step(1246): len = 36394.5, overlap = 43.75
PHY-3002 : Step(1247): len = 36369.1, overlap = 48.75
PHY-3002 : Step(1248): len = 36764.4, overlap = 57.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.29608e-05
PHY-3002 : Step(1249): len = 37179.7, overlap = 45.75
PHY-3002 : Step(1250): len = 37344.1, overlap = 43.25
PHY-3002 : Step(1251): len = 37350.7, overlap = 43
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.8287e-05
PHY-3002 : Step(1252): len = 37541.5, overlap = 40.75
PHY-3002 : Step(1253): len = 37820, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023366s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (133.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.70318e-07
PHY-3002 : Step(1254): len = 37684.8, overlap = 22.75
PHY-3002 : Step(1255): len = 37500.8, overlap = 24
PHY-3002 : Step(1256): len = 37384.4, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94064e-06
PHY-3002 : Step(1257): len = 37317.2, overlap = 24
PHY-3002 : Step(1258): len = 37312.2, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.88127e-06
PHY-3002 : Step(1259): len = 37315.8, overlap = 23.75
PHY-3002 : Step(1260): len = 37552.6, overlap = 22.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40811e-06
PHY-3002 : Step(1261): len = 37553.3, overlap = 35.75
PHY-3002 : Step(1262): len = 37718.2, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81621e-06
PHY-3002 : Step(1263): len = 37774.2, overlap = 35.25
PHY-3002 : Step(1264): len = 37947.2, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.49061e-06
PHY-3002 : Step(1265): len = 38338, overlap = 33.75
PHY-3002 : Step(1266): len = 38561.1, overlap = 32.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.67803e-05
PHY-3002 : Step(1267): len = 39017.8, overlap = 32.25
PHY-3002 : Step(1268): len = 39106.5, overlap = 31.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.3666e-05
PHY-3002 : Step(1269): len = 39827.6, overlap = 30.25
PHY-3002 : Step(1270): len = 40056.7, overlap = 29.75
PHY-3002 : Step(1271): len = 40630.9, overlap = 28
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.7332e-05
PHY-3002 : Step(1272): len = 40848.6, overlap = 27.75
PHY-3002 : Step(1273): len = 41751.7, overlap = 24.25
PHY-3002 : Step(1274): len = 42497.8, overlap = 22.25
PHY-3002 : Step(1275): len = 42932.7, overlap = 21.25
PHY-3002 : Step(1276): len = 42933.2, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050759s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (277.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959167
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266955
PHY-3002 : Step(1277): len = 46861.5, overlap = 18.75
PHY-3002 : Step(1278): len = 46446.7, overlap = 19.75
PHY-3002 : Step(1279): len = 46615, overlap = 18.5
PHY-3002 : Step(1280): len = 46389.4, overlap = 17.25
PHY-3002 : Step(1281): len = 46298.4, overlap = 15
PHY-3002 : Step(1282): len = 46074.7, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000533911
PHY-3002 : Step(1283): len = 46473.8, overlap = 15
PHY-3002 : Step(1284): len = 46785.8, overlap = 14.75
PHY-3002 : Step(1285): len = 46871.1, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106782
PHY-3002 : Step(1286): len = 47139.3, overlap = 13
PHY-3002 : Step(1287): len = 47355.6, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (350.6%)

PHY-3001 : Legalized: Len = 47853, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 3.
PHY-3001 : Final: Len = 47905, Over = 0
RUN-1003 : finish command "place" in  2.163693s wall, 2.859375s user + 3.078125s system = 5.937500s CPU (274.4%)

RUN-1004 : used memory is 430 MB, reserved memory is 396 MB, peak memory is 611 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 382 to 307
PHY-1001 : Pin misalignment score is improved from 307 to 303
PHY-1001 : Pin misalignment score is improved from 303 to 303
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 392 instances
RUN-1001 : 147 mslices, 147 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1083 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 138080, over cnt = 58(0%), over = 65, worst = 2
PHY-1002 : len = 138376, over cnt = 41(0%), over = 44, worst = 2
PHY-1002 : len = 138384, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 135544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.224641s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (139.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 243 to 80
PHY-1001 : End pin swap;  0.026488s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (177.0%)

PHY-1001 : End global routing;  0.649260s wall, 0.656250s user + 0.109375s system = 0.765625s CPU (117.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.117913s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 220080, over cnt = 110(0%), over = 110, worst = 1
PHY-1001 : End Routed; 2.979586s wall, 2.875000s user + 0.765625s system = 3.640625s CPU (122.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 217256, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.156422s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (109.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 216144, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.043236s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (108.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 216200, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.023337s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (67.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 216256, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 216256
PHY-1001 : End DR Iter 4; 0.018859s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (248.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.225543s wall, 4.000000s user + 0.906250s system = 4.906250s CPU (116.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.979470s wall, 4.781250s user + 1.015625s system = 5.796875s CPU (116.4%)

RUN-1004 : used memory is 431 MB, reserved memory is 397 MB, peak memory is 611 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  577   out of   8640    6.68%
#reg                  397   out of   8640    4.59%
#le                   586
  #lut only           189   out of    586   32.25%
  #reg only             9   out of    586    1.54%
  #lut&reg            388   out of    586   66.21%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4922, tnet num: 1081, tinst num: 390, tnode num: 5998, tedge num: 8441.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1081 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 392
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1083, pip num: 13128
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1036 valid insts, and 34196 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  1.727906s wall, 11.031250s user + 0.390625s system = 11.421875s CPU (661.0%)

RUN-1004 : used memory is 560 MB, reserved memory is 526 MB, peak memory is 623 MB
