Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Z-Gar\Documents\School\BENG - Level 6\7660 - Digital System Design\Project\fft.qsys" --block-symbol-file --output-directory="C:\Users\Z-Gar\Documents\School\BENG - Level 6\7660 - Digital System Design\Project\fft" --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Project/fft.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft.fft_ii_0: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Z-Gar\Documents\School\BENG - Level 6\7660 - Digital System Design\Project\fft.qsys" --synthesis=VERILOG --output-directory="C:\Users\Z-Gar\Documents\School\BENG - Level 6\7660 - Digital System Design\Project\fft\synthesis" --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Project/fft.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft.fft_ii_0: Radix-2 digit reverse implied
Info: fft: Generating fft "fft" for QUARTUS_SYNTH
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twi1.hex
Info: fft_ii_0: --- add file: fft_fft_ii_0_opt_twr1.hex
Info: fft_ii_0: "fft" instantiated altera_fft_ii "fft_ii_0"
Info: rst_controller: "fft" instantiated altera_reset_controller "rst_controller"
Info: fft: Done "fft" with 3 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
