===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.4019 seconds

  ----Wall Time----  ----Name----
    4.6559 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.8435 (  9.5%)    Parse modules
    0.7831 (  1.9%)    Verify circuit
   21.0179 ( 52.0%)  'firrtl.circuit' Pipeline
    1.6446 (  4.1%)    'firrtl.module' Pipeline
    1.5240 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1206 (  0.3%)      LowerCHIRRTLPass
    0.1276 (  0.3%)    InferWidths
    0.9677 (  2.4%)    InferResets
    0.0553 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0881 (  0.2%)    WireDFT
    0.1006 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8477 (  2.1%)    LowerFIRRTLTypes
    8.5235 ( 21.1%)    'firrtl.module' Pipeline
    0.9802 (  2.4%)      ExpandWhens
    0.0238 (  0.1%)      RemoveInvalid
    7.0265 ( 17.4%)      Canonicalizer
    0.4930 (  1.2%)      InferReadWrite
    0.6671 (  1.7%)    Inliner
    1.3161 (  3.3%)    IMConstProp
    0.0714 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0687 (  0.2%)    BlackBoxReader
    0.0687 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.5163 ( 13.7%)    'firrtl.module' Pipeline
    5.5163 ( 13.7%)      Canonicalizer
    0.5195 (  1.3%)    RemoveUnusedPorts
    0.0725 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4710 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.4300 ( 11.0%)  LowerFIRRTLToHW
    0.0664 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.5011 ( 11.1%)  'hw.module' Pipeline
    1.0198 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7887 (  6.9%)    Canonicalizer
    0.6926 (  1.7%)    HWCleanup
    0.8976 (  2.2%)  'hw.module' Pipeline
    0.0836 (  0.2%)    HWLegalizeModules
    0.8140 (  2.0%)    PrettifyVerilog
    4.6596 ( 11.5%)  ExportVerilog
    0.0027 (  0.0%)  Rest
   40.4019 (100.0%)  Total

{
  totalTime: 40.43,
  maxMemory: 720596992
}
