/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2013 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 



/*****************************************************************************
**
**  Name: ademod_common_Regtable.c
**
**  Description:    Register table template.
**
**  Dependencies:   TBD.
**
**  Revision History:
**
**     Date        Author          Description
**  -------------------------------------------------------------------------
**   31-07-2013   Jeongpil Yun    Initial draft.
**
*****************************************************************************/

#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>			/**< printk() */
#include <linux/slab.h>			 	/**< kmalloc() */
#include <linux/fs.h> 				/**< everything\ldots{} */
#include <linux/types.h>		 	/**< size_t */
#include <linux/fcntl.h>			/**< O_ACCMODE */
#include <asm/uaccess.h>
#include <linux/ioport.h>			/**< For request_region, check_region etc */
#include <asm/io.h>					/**< For ioremap_nocache */
#include <linux/workqueue.h>		/**< For working queue */
#include <linux/interrupt.h>
#include <linux/irq.h>


#include "ademod_common.h"
#include "ademod_common_Regtable.h"

const LX_ADEMOD_REGENTRY ADEMOD_REGS[]=
{
	{0x0000,	"FR2_DELTA_PH_MIN",	REG_RW,	4 },
	{0x0004,	"FR2_DELTA_PH_MAX",	REG_RW,	4 },
	{0x0008,	"FR2_DELTA_PH_INIT",	REG_RW,	4 },
	{0x000C,	"FR2_FR_OVERRIDE",	REG_RW,	1 },
	{0x000D,	"FR2_MANUAL_PH",	REG_RW_NR,	4 },
	{0x0011,	"FR2_ACTUALFREQ",	REG_RO,	4 },
	{0x0015,	"F7_FIRSTPHASE_COEFF",	REG_RW_ND,	1 },
	{0x0016,	"CRF_VSB_FILTINDEX1",	REG_RW_ND,	1 },
	{0x0017,	"CRF_VSB_FILTINDEX2",	REG_RW_ND,	1 },
	{0x0018,	"LEGACY_MODE",	REG_RW_NR,	1 },
	{0x0019,	"SAMPLING_FREQ",	REG_RW_NR,	1 },
	{0x001A,	"VIDOUTDCOTESTEN",	REG_RW_NR,	1 },
	{0x001B,	"VIDOUTDCOTONECONSTI",	REG_RW_NR,	2 },
	{0x001D,	"VIDOUTDCOTONECONSTQ",	REG_RW_NR,	2 },
	{0x0020,	"PF1_TINC",	REG_RW,	3 },
	{0x0023,	"PF1_DELIVERYRATE",	REG_RW,	1 },
	{0x0024,	"PF2_TINC",	REG_RW,	3 },
	{0x0027,	"PF2_TINCINV",	REG_RW,	3 },
	{0x002A,	"PF2_DELIVERYRATE",	REG_RW_ND,	1 },
	{0x002B,	"PF2_REGLATCHEN",	REG_RW_ND,	1 },
	{0x002C,	"FR1_DELTA_PH_BOUND",	REG_RW_ND,	2 },
	{0x002E,	"FR1_DELTA_PH_MIN",	REG_RW,	4 },
	{0x0032,	"FR1_DELTA_PH_MAX",	REG_RW,	4 },
	{0x0036,	"FR1_DELTA_PH_INIT",	REG_RW,	4 },
	{0x003A,	"FR1_FR_OVERRIDE",	REG_RW_ND,	1 },
	{0x003B,	"FR1_MANUAL_PH",	REG_RW_ND,	4 },
	{0x003F,	"FR1_ACTUALFREQ",	REG_RO_ND,	4 },
	{0x0043,	"PR_SMOOTHINGBITS",	REG_RW_ND,	1 },
	{0x0044,	"PR_DVALIGNDETD",	REG_RO_ND,	1 },
	{0x0045,	"PR_DVFULL",	REG_RO_ND,	1 },
	{0x0046,	"PR_DVEMPTY",	REG_RO_ND,	1 },
	{0x0047,	"PR_DELIVERYRATE",	REG_RW_ND,	3 },
	{0x004A,	"DEBUGREG",	REG_RW_NR,	1 },
	{0x004B,	"VIDEOIRQMASK",	REG_RW_NR,	2 },
	{0x004D,	"VIDEOIRQCLR",	REG_RW_NR,	2 },
	{0x004F,	"VIDEOIRQSTATUS",	REG_RO_NR,	2 },
	{0x0100,	"NOMINALFREQ_SC1",	REG_RW_ND,	3 },
	{0x0103,	"SIFCTRL_SC1",	REG_RW_ND,	1 },
	{0x0104,	"BUZZDELAYAMOUNT",	REG_RW_ND,	1 },
	{0x0105,	"PHASEBUZZTINC",	REG_RW_ND,	3 },
	{0x0108,	"PHASEBUZZTINCINV",	REG_RW_ND,	3 },
	{0x010B,	"DCREMOVALCOEF",	REG_RW_ND,	1 },
	{0x010C,	"DEEMPHASISCOEF",	REG_RW_ND,	1 },
	{0x010D,	"GAIN1",	REG_RW_ND,	1 },
	{0x010E,	"MUTECTRL",	REG_RW_ND,	1 },
	{0x010F,	"MUTEVOLUMEONTIME",	REG_RW_ND,	1 },
	{0x0110,	"MUTEVOLUMEOFFTIME",	REG_RW_ND,	1 },
	{0x0111,	"ABBF_CTRL",	REG_RW_ND,	1 },
	{0x0112,	"ABBF_GAINSHIFT",	REG_RW_ND,	1 },
	{0x0113,	"ABBF_GAINFRAC",	REG_RW_ND,	1 },
	{0x0114,	"PF1_TINC_SC1",	REG_RW_ND,	3 },
	{0x0117,	"SIF_TINC",	REG_RW_ND,	3 },
	{0x011A,	"SIF_TINCINV",	REG_RW_ND,	3 },
	{0x011D,	"SIF_DELIVERYRATE",	REG_RW_ND,	1 },
	{0x011E,	"FINALUP_TINC",	REG_RW_ND,	3 },
	{0x0121,	"FINALUP_TINCINV",	REG_RW_ND,	3 },
	{0x0124,	"FINALUP_DELIVERYRATE",	REG_RW_ND,	1 },
	{0x0125,	"AGC_CTRL_SC1",	REG_RW_ND,	1 },
	{0x0126,	"NONAGCGAIN_SC1",	REG_RW_ND,	3 },
	{0x0129,	"AGCCOEF_B0SHIFT",	REG_RW_ND,	1 },
	{0x012A,	"AGCCOEF_B1SHIFT",	REG_RW_ND,	1 },
	{0x012B,	"AGCLOOPGAIN",	REG_RW_ND,	1 },
	{0x012C,	"AGCMAGREFERENCE_SC1",	REG_RW_ND,	2 },
	{0x012E,	"AGCMAXGAIN",	REG_RW_ND,	2 },
	{0x0130,	"AGCMINGAIN",	REG_RW_ND,	2 },
	{0x0132,	"AGCMAGERRSTATUS_SC1",	REG_RO_ND,	2 },
	{0x0134,	"ACTUALGAINUSED_SC1",	REG_RO_ND,	3 },
	{0x0137,	"POWERMETER",	REG_RO_NR,	4 },
	{0x013B,	"SIF1_OPFREQ",	REG_RW_ND,	3 },
	{0x013E,	"MISCAUDIOCTRL",	REG_RW_ND,	1 },
	{0x013F,	"EXTRAAUDIOCTRL",	REG_RW_ND,	1 },
	{0x0140,	"PM_LOWTHRESHOLD",	REG_RW_NR,	4 },
	{0x0144,	"PM_HITHRESHOLD",	REG_RW_NR,	4 },
	{0x0148,	"PMSTATUS",	REG_RO_NR,	1 },
	{0x0149,	"AUDIO_IRQSTATUS",	REG_RO_NR,	2 },
	{0x014B,	"AUDIO_IRQCLR",	REG_RW_NR,	2 },
	{0x014D,	"AUDIO_IRQMASK",	REG_RW_NR,	2 },
	{0x014F,	"CDC_FIFO_VIDEO144_AUDIO144_LVL_CLR_RESERVED",	REG_RW_NR,	1 },
	{0x0150,	"CDC_FIFO_VIDEO144_AUDIO144_LVL_STICKY_RESERVED",	REG_RW_NR,	1 },
	{0x0151,	"CDC_FIFO_PHASE_ADJUST_LVL_STICKY_RESERVED",	REG_RW_NR,	1 },
	{0x0152,	"SIFOUTDCOTONECONSTI",	REG_RW_NR,	2 },
	{0x0154,	"SIFOUTDCOTONECONSTQ",	REG_RW_NR,	2 },
	{0x0156,	"AUDIO_RESERVED",	REG_RW_NR,	1 },
	{0x0200,	"SYNCD_CTRL",	REG_RW_ND,	1 },
	{0x0201,	"SYNCD_ATTACK",	REG_RW_ND,	1 },
	{0x0202,	"SYNCD_DECAY",	REG_RW_ND,	2 },
	{0x0204,	"SYNCD_FASTDECAY",	REG_RW_ND,	2 },
	{0x0206,	"SYNCD_DECAYTHRESH",	REG_RW_ND,	2 },
	{0x0208,	"SYNCD_DECAYWIN",	REG_RW_ND,	2 },
	{0x020A,	"SYNCD_MINPEAKTHRESH",	REG_RW_ND,	2 },
	{0x020C,	"SYNCD_MAXPEAKTHRESH",	REG_RW_ND,	2 },
	{0x020E,	"SLICE_TH",	REG_RW_ND,	1 },
	{0x020F,	"SLICE_LVL_CTRL",	REG_RW_ND,	1 },
	{0x0210,	"SER_LOCKOUT",	REG_RW_ND,	1 },
	{0x0211,	"SER_MAX_DUR",	REG_RW_ND,	1 },
	{0x0212,	"HS_PERIOD",	REG_RW_ND,	2 },
	{0x0214,	"HS_WIDTH",	REG_RW_ND,	2 },
	{0x0216,	"HS_PW",	REG_RW_ND,	1 },
	{0x0217,	"HS_FINE_ADJ_SEL",	REG_RW_ND,	1 },
	{0x0218,	"HS_COARSE_ADJ_SEL",	REG_RW_ND,	1 },
	{0x0219,	"HS_LOCK_TH",	REG_RW_ND,	2 },
	{0x021B,	"HS_UNLOCK_TH",	REG_RW_ND,	2 },
	{0x021D,	"VS_SLICE_CTRL1",	REG_RW_ND,	1 },
	{0x021E,	"VS_SLICE_CTRL2",	REG_RW_ND,	1 },
	{0x021F,	"VS_INT_PERIOD",	REG_RW_ND,	2 },
	{0x0221,	"VS_GATE_WIDTH",	REG_RW_ND,	2 },
	{0x0223,	"VS_PERIOD",	REG_RW_ND,	2 },
	{0x0225,	"VS_LOCK_TH",	REG_RW_ND,	2 },
	{0x0227,	"VS_UNLOCK_TH",	REG_RW_ND,	2 },
	{0x0229,	"SER_TH",	REG_RW_ND,	1 },
	{0x022A,	"BP_AVG_SEL",	REG_RW_ND,	1 },
	{0x022B,	"BP_WIN_START",	REG_RW_ND,	2 },
	{0x022D,	"BP_WIN_PERIOD",	REG_RW_ND,	2 },
	{0x022F,	"BP_WIN_WGT",	REG_RW_ND,	1 },
	{0x0230,	"BP_SER_WIN_START",	REG_RW_ND,	2 },
	{0x0232,	"BP_SER_WIN_PERIOD",	REG_RW_ND,	2 },
	{0x0234,	"BP_SER_WIN_WGT",	REG_RW_ND,	1 },
	{0x0235,	"SYNCTIP_AVG_SEL",	REG_RW_ND,	1 },
	{0x0236,	"SYNCTIP_WIN_START",	REG_RW_ND,	2 },
	{0x0238,	"SYNCTIP_WIN_PERIOD",	REG_RW_ND,	2 },
	{0x023A,	"SYNCTIP_WIN_WGT",	REG_RW_ND,	1 },
	{0x023B,	"SYNCTIP_SER_WIN_START",	REG_RW_ND,	2 },
	{0x023D,	"SYNCTIP_SER_WIN_PERIOD",	REG_RW_ND,	2 },
	{0x023F,	"SYNCTIP_SER_WIN_WGT",	REG_RW_ND,	1 },
	{0x0240,	"HS_TC_SEL",	REG_RW_ND,	1 },
	{0x0241,	"HS_MAX_ERR",	REG_RW_ND,	2 },
	{0x0243,	"HS_STABLE_TH",	REG_RW_ND,	2 },
	{0x0245,	"HS_UNSTABLE_TH",	REG_RW_ND,	2 },
	{0x0247,	"VS_TC_SEL",	REG_RW_ND,	1 },
	{0x0248,	"VS_MAX_ERR",	REG_RW_ND,	2 },
	{0x024A,	"VS_STABLE_TH",	REG_RW_ND,	2 },
	{0x024C,	"VS_UNSTABLE_TH",	REG_RW_ND,	2 },
	{0x024E,	"SYNC_MIN_TH",	REG_RW_ND,	2 },
	{0x0250,	"SYNC_MAX_TH",	REG_RW_ND,	2 },
	{0x0252,	"SYNC_MIN_CNT_TH",	REG_RW_ND,	1 },
	{0x0253,	"SYNC_MAX_CNT_TH",	REG_RW_ND,	1 },
	{0x0254,	"SYNCD_LPF_COEFFB",	REG_RW_ND,	2 },
	{0x0256,	"SAFE_AGC_LINE_START",	REG_RW_ND,	2 },
	{0x0258,	"SAFE_AGC_LINE_STOP",	REG_RW_ND,	2 },
	{0x025A,	"SAFE_AGC_MASK",	REG_RW_ND,	1 },
	{0x025B,	"MIN_SYNC_HEIGHT",	REG_RW_ND,	2 },
	{0x025D,	"SYNC_HEIGHT_TH",	REG_RW_ND,	1 },
	{0x025E,	"SYNC_STATUS",	REG_RO_ND,	1 },
	{0x025F,	"SYNC_DEBUG_SEL",	REG_RW_ND,	1 },
	{0x0260,	"BACKPORCH",	REG_RO_ND,	2 },
	{0x0262,	"SYNCTIP",	REG_RO_ND,	2 },
	{0x0264,	"HS_PERIOD_STATUS",	REG_RO_ND,	2 },
	{0x0266,	"VS_PERIOD_STATUS",	REG_RO_ND,	2 },
	{0x0268,	"SYNC_INV_CTRL",	REG_RW_ND,	1 },
	{0x0269,	"SYNCD_MISC_CTRL",	REG_RW_ND,	1 },
	{0x026A,	"SYNCD_RESERVED",	REG_RW_ND,	1 },
	{0x0280,	"CR_STATUSCNTRBITS",	REG_RW_ND,	1 },
	{0x0281,	"CR_NOISE_THRESH_LOCK",	REG_RW_ND,	2 },
	{0x0283,	"CR_NOISE_THRESH_ACQ",	REG_RW_ND,	2 },
	{0x0285,	"CR_OVER_MOD_THRESH_LOCK",	REG_RW_ND,	2 },
	{0x0287,	"CR_OVER_MOD_THRESH_ACQ",	REG_RW_ND,	2 },
	{0x0289,	"CR_OVER_MOD_THRESH2_LOCK",	REG_RW_ND,	2 },
	{0x028B,	"CR_OVER_MOD_THRESH2_ACQ",	REG_RW_ND,	2 },
	{0x028D,	"CR_PH_LOCK_THRESH",	REG_RW_ND,	3 },
	{0x0290,	"CR_PH_UNLOCK_THRESH",	REG_RW_ND,	3 },
	{0x0293,	"CR_FR_LOCK_THRESH",	REG_RW_ND,	3 },
	{0x0296,	"CR_FR_UNLOCK_THRESH",	REG_RW_ND,	3 },
	{0x0299,	"CR_PH_COEFF_B_LOCK",	REG_RW_ND,	2 },
	{0x029B,	"CR_PH_COEFF_B_ACQ",	REG_RW_ND,	2 },
	{0x029D,	"CR_FR_COEFF_B_LOCK",	REG_RW_ND,	2 },
	{0x029F,	"CR_FR_COEFF_B_ACQ",	REG_RW_ND,	2 },
	{0x02A1,	"CR_PH_FILT_GAIN_LOCK",	REG_RW_ND,	2 },
	{0x02A3,	"CR_PH_FILT_GAIN_ACQ",	REG_RW_ND,	2 },
	{0x02A5,	"CR_FR_FILT_GAIN_LOCK",	REG_RW_ND,	2 },
	{0x02A7,	"CR_FR_FILT_GAIN_ACQ",	REG_RW_ND,	2 },
	{0x02A9,	"CR_MANUAL_PH",	REG_RW_ND,	2 },
	{0x02AB,	"CR_PHASE_180_DETECT_EN",	REG_RW_ND,	1 },
	{0x02AC,	"CR_LOCK_CNTR_WINDOW",	REG_RW_ND,	3 },
	{0x02AF,	"CR_OVER_MOD_CNTR_TC",	REG_RW_ND,	3 },
	{0x02B2,	"CR_MULT_MIX_ENABLEBITS",	REG_RW_ND,	1 },
	{0x02B3,	"CR_MAG_THRESH_LOCK",	REG_RW_ND,	2 },
	{0x02B5,	"CR_MAG_THRESH_ACQ",	REG_RW_ND,	2 },
	{0x02B7,	"CR_ANGLE_THRESH_LOCK",	REG_RW_ND,	2 },
	{0x02B9,	"CR_ANGLE_THRESH_ACQ",	REG_RW_ND,	2 },
	{0x02BB,	"CR_OVER_MOD_W_COEFF_LOCK",	REG_RW_ND,	2 },
	{0x02BD,	"CR_OVER_MOD_W_COEFF_ACQ",	REG_RW_ND,	2 },
	{0x02BF,	"CR_OVER_MOD_W_COEFF2_LOCK",	REG_RW_ND,	2 },
	{0x02C1,	"CR_OVER_MOD_W_COEFF2_ACQ",	REG_RW_ND,	2 },
	{0x02C3,	"CR_NOISE_W_LOCK",	REG_RW_ND,	2 },
	{0x02C5,	"CR_NOISE_W_ACQ",	REG_RW_ND,	2 },
	{0x02C7,	"CR_NOISE2_W_LOCK",	REG_RW_ND,	2 },
	{0x02C9,	"CR_NOISE2_W_ACQ",	REG_RW_ND,	2 },
	{0x02CB,	"CRRESETFRLOCKTC",	REG_RW_ND,	2 },
	{0x02CD,	"CRRESETBOUNDTC",	REG_RW_ND,	2 },
	{0x02CF,	"CRFREQRESET",	REG_RO_ND,	1 },
	{0x02D0,	"CRBOUNDRESET",	REG_RO_ND,	1 },
	{0x02D1,	"CR_UNLOCK_CNTR_WINDOW",	REG_RW_ND,	3 },
	{0x02D4,	"MAGDETRDBK",	REG_RO_ND,	2 },
	{0x02D6,	"PHERRRDBK",	REG_RO_ND,	2 },
	{0x02D8,	"FRERRRDBK",	REG_RO_ND,	2 },
	{0x02DA,	"PHLPFOUTRDBK",	REG_RO_ND,	3 },
	{0x02DD,	"FRLPFOUTRDBK",	REG_RO_ND,	3 },
	{0x02E0,	"AUDIOMUTE_CR_STATUS",	REG_RO_ND,	1 },
	{0x02E1,	"AUDIOMUTECR_PH_LOCK_THRESH",	REG_RW_ND,	3 },
	{0x02E4,	"AUDIOMUTECR_PH_UNLOCK_THRESH",	REG_RW_ND,	3 },
	{0x02E7,	"AUDIOMUTECR_FR_LOCK_THRESH",	REG_RW_ND,	3 },
	{0x02EA,	"AUDIOMUTECR_FR_UNLOCK_THRESH",	REG_RW_ND,	3 },
	{0x02ED,	"AUDIOMUTECR_LOCK_CNTR_WINDOW",	REG_RW_ND,	3 },
	{0x02F0,	"AUDIOMUTECR_UNLOCK_CNTR_WINDOW",	REG_RW_ND,	3 },
	{0x0300,	"AGC_CNTRBITS",	REG_RW,	1 },
	{0x0301,	"DIGAGC_TOP_MODE_RD",	REG_RO,	1 },
	{0x0302,	"DIGAGC_GAIN",	REG_RO,	3 },
	{0x0305,	"DIGAGC_RFGAIN",	REG_RO,	4 },
	{0x0309,	"DIGAGC_IFGAIN",	REG_RO,	4 },
	{0x030D,	"DIGAGC_PKOUT",	REG_RO,	4 },
	{0x0311,	"DIGAGC_MINGAIN",	REG_RW,	5 },
	{0x0316,	"DIGAGC_MAXGAIN",	REG_RW,	5 },
	{0x031B,	"DIGAGC_REF_NONCOH",	REG_RW,	4 },
	{0x031F,	"DIGAGC_REF_COH",	REG_RW,	4 },
	{0x0323,	"DIGAGC_PRESETGAIN",	REG_RW,	5 },
	{0x0328,	"DIGAGC_PRESETDECAYCONST",	REG_RW,	4 },
	{0x032C,	"DIGAGC_DECAY",	REG_RW,	4 },
	{0x0330,	"DIGAGC_ATTACK_1",	REG_RW,	1 },
	{0x0331,	"DIGAGC_ATTACK_2",	REG_RW,	1 },
	{0x0332,	"DIGAGC_DECAYWIN",	REG_RW,	3 },
	{0x0335,	"DIGAGC_FASTDECAYTHRESH",	REG_RW,	4 },
	{0x0339,	"DIGAGC_FASTDECAY",	REG_RW,	1 },
	{0x033A,	"DIGAGC_COHMODEN",	REG_RW,	1 },
	{0x033B,	"DIGAGC_COHMODFORCE",	REG_RW,	1 },
	{0x033C,	"DIGAGC_COEFFB_NONCOH_1",	REG_RW,	1 },
	{0x033D,	"DIGAGC_COEFFB_NONCOH_2",	REG_RW,	1 },
	{0x033E,	"DIGAGC_COEFFB_COH_1",	REG_RW,	1 },
	{0x033F,	"DIGAGC_COEFFB_COH_2",	REG_RW,	1 },
	{0x0340,	"DIGAGC_LPFGAIN_POSERR_NONCOH_1",	REG_RW,	1 },
	{0x0341,	"DIGAGC_LPFGAIN_POSERR_NONCOH_2",	REG_RW,	1 },
	{0x0342,	"DIGAGC_LPFGAIN_NEGERR_NONCOH_1",	REG_RW,	1 },
	{0x0343,	"DIGAGC_LPFGAIN_NEGERR_NONCOH_2",	REG_RW,	1 },
	{0x0344,	"DIGAGC_LPFGAIN_POSERR_COH_1",	REG_RW,	1 },
	{0x0345,	"DIGAGC_LPFGAIN_POSERR_COH_2",	REG_RW,	1 },
	{0x0346,	"DIGAGC_LPFGAIN_NEGERR_COH_1",	REG_RW,	1 },
	{0x0347,	"DIGAGC_LPFGAIN_NEGERR_COH_2",	REG_RW,	1 },
	{0x0348,	"DIGAGC_FASTDECAY",	REG_RO,	1 },
	{0x0349,	"DIGAGC_COHERENT_NNONCOHERENT",	REG_RO,	1 },
	{0x034A,	"POSTSAW_CNTRBITS",	REG_RW,	1 },
	{0x034B,	"DIGAGC_TOP_MODE",	REG_RW,	1 },
	{0x034C,	"DIGAGC_RF_LPFGAIN_POSERR_NONCOH_1",	REG_RW,	1 },
	{0x034D,	"DIGAGC_RF_LPFGAIN_POSERR_NONCOH_2",	REG_RW,	1 },
	{0x034E,	"DIGAGC_RF_LPFGAIN_NEGERR_NONCOH_1",	REG_RW,	1 },
	{0x034F,	"DIGAGC_RF_LPFGAIN_NEGERR_NONCOH_2",	REG_RW,	1 },
	{0x0350,	"DIGAGC_RF_LPFGAIN_POSERR_COH_1",	REG_RW,	1 },
	{0x0351,	"DIGAGC_RF_LPFGAIN_POSERR_COH_2",	REG_RW,	1 },
	{0x0352,	"DIGAGC_RF_LPFGAIN_NEGERR_COH_1",	REG_RW,	1 },
	{0x0353,	"DIGAGC_RF_LPFGAIN_NEGERR_COH_2",	REG_RW,	1 },
	{0x0354,	"DIGAGC_IF_LPFGAIN_POSERR_NONCOH_1",	REG_RW,	1 },
	{0x0355,	"DIGAGC_IF_LPFGAIN_POSERR_NONCOH_2",	REG_RW,	1 },
	{0x0356,	"DIGAGC_IF_LPFGAIN_NEGERR_NONCOH_1",	REG_RW_NR,	1 },
	{0x0357,	"DIGAGC_IF_LPFGAIN_NEGERR_NONCOH_2",	REG_RW_NR,	1 },
	{0x0358,	"DIGAGC_IF_LPFGAIN_POSERR_COH_1",	REG_RW,	1 },
	{0x0359,	"DIGAGC_IF_LPFGAIN_POSERR_COH_2",	REG_RW,	1 },
	{0x035A,	"DIGAGC_IF_LPFGAIN_NEGERR_COH_1",	REG_RW_NR,	1 },
	{0x035B,	"DIGAGC_IF_LPFGAIN_NEGERR_COH_2",	REG_RW_NR,	1 },
	{0x035C,	"DIGAGC_MINGAIN_RF",	REG_RW,	5 },
	{0x0361,	"DIGAGC_MINGAIN_IF",	REG_RW_NR,	5 },
	{0x0366,	"DIGAGC_PRESETGAIN_RF",	REG_RW,	5 },
	{0x036B,	"DIGAGC_PRESETGAIN_IF",	REG_RW_NR,	5 },
	{0x0370,	"SLOW_MODE_AGC_CNT_TH",	REG_RW,	2 },
	{0x0372,	"FASTMODE_TIMEOUT_CNT_TH",	REG_RW,	1 },
	{0x0373,	"AGC_ECO_DIGERROR_THRESH_POS",	REG_RW,	2 },
	{0x0375,	"AGC_ECO_DIGERROR_THRESH_NEG",	REG_RW,	2 },
	{0x0377,	"FASTMODE_RFMAX_TH",	REG_RW,	2 },
	{0x0379,	"DIGAGC_RF_LPFGAIN_GAIN_AGC_ECO",	REG_RW,	1 },
	{0x037A,	"DIGAGC_RF_LPFGAIN_SHIFT_AGC_ECO",	REG_RW,	1 },
	{0x0400,	"CHIP_ID",	REG_RO,	1 },
	{0x0401,	"REVISION",	REG_RO,	1 },
	{0x0402,	"CLOCKCTRL0",	REG_RW,	1 },
	{0x0403,	"CLOCKCTRL1",	REG_RW,	1 },
	{0x0404,	"SOFTRESETN0",	REG_RW,	1 },
	{0x0405,	"SOFTRESETN1_RESERVED",	REG_RW_NR,	1 },
	{0x0406,	"DVB_CTRL_1_RESERVED",	REG_RW_NR,	1 },
	{0x0407,	"DVB_CTRL_2_RESERVED",	REG_RW_NR,	1 },
	{0x0408,	"PAD_OEN0",	REG_RW,	1 },
	{0x0409,	"PAD_OEN1",	REG_RW,	1 },
	{0x040A,	"PAD_WAND_EN1",	REG_RW,	1 },
	{0x040B,	"PAD_PE0",	REG_RW_NR,	1 },
	{0x040C,	"PAD_PE1",	REG_RW_NR,	1 },
	{0x040D,	"SPARE_DFT0",	REG_RW_NR,	1 },
	{0x040E,	"SPARE_DFT1",	REG_RW_NR,	1 },
	{0x0411,	"TESTBUSMUXSELECT_RESERVED",	REG_RW_NR,	1 },
	{0x0413,	"GPIO_EN_RESERVED",	REG_RW_NR,	1 },
	{0x0414,	"GPO",	REG_RW_NR,	1 },
	{0x0415,	"GPI",	REG_RO_NR,	1 },
	{0x0418,	"GPIO_MUXCONTROL",	REG_RW,	4 },
	{0x041C,	"WSB_ARBITOR_PRIORITY_RESERVED",	REG_RW_NR,	1 },
	{0x041F,	"TEST_PIN_SEL",	REG_RW,	1 },
	{0x0423,	"RESERVED_MISC1",	REG_RW_NR,	1 },
	{0x0424,	"RESERVED_MISC2",	REG_RW_NR,	1 },
	{0x0427,	"BOOTSTRAP",	REG_RO,	1 },
	{0x0428,	"RESERVED_TEST1",	REG_RW_NR,	1 },
	{0x0429,	"RESERVED_TEST2",	REG_RW_NR,	1 },
	{0x042A,	"RESERVED_TEST3",	REG_RW_NR,	1 },
	{0x042B,	"RESERVED_TEST4",	REG_RW_NR,	1 },
	{0x042C,	"RESERVED_TEST5",	REG_RW_NR,	1 },
	{0x042D,	"RESERVED_TEST6",	REG_RW_NR,	1 },
	{0x042E,	"RESERVED_TEST7",	REG_RW_NR,	1 },
	{0x042F,	"RESERVED_TEST8",	REG_RW_NR,	1 },
	{0x0443,	"MISCRESERVELAST",	REG_RW_NR,	1 },
	{0x0446,	"ClockCtrl2",		REG_RW_ND,	1 },
	{0x044D,	"ABB_DMD_ADC_ISEL",		REG_RW_ND,	1 },
	{0x044E,	"ABB_DMD_ADC_VREFSEL",	REG_RW_ND,	1 },
	{0x044F,	"ABB_DMD_ADC_PDB",		REG_RW_ND,	1 },
	{0x0450,	"ABB_DMD_ADC_PDBM",		REG_RW_ND,	1 },
	{0x0451,	"ABB_DMD_PDB_GBBP",		REG_RW_ND,	1 },
	{0x0452,	"ABB_DMD_PLLCTRL_GBBP",	REG_RW_ND,	2 },
	{0x0454,	"ABB_DMD_BYPASS_GBBP",	REG_RW_ND,	1 },
	{0x0455,	"ABB_DMD_INCK_SEL_GBBP",	REG_RW_ND,	1 },
	{0x0456,	"ABB_DMD_INCK_DIVSEL_GBBP",	REG_RW_ND,	1 },
	{0x0457,	"ABB_DMD_PDB_AMDP",		REG_RW_ND,	1 },
	{0x0458,	"ABB_DMD_P23C_AMDP",	REG_RW_ND,	1 },
	{0x0459,	"ABB_DMD_CIH_AMDP",		REG_RW_ND,	1 },
	{0x045A,	"ABB_DMD_NPC_AMDP",		REG_RW_ND,	1 },
	{0x045B,	"ABB_DMD_NSC_AMDP",		REG_RW_ND,	1 },
	{0x045C,	"ABB_DMD_OD_CVDCLK_AMDP",	REG_RW_ND,	1 },
	{0x045D,	"ABB_DMD_OD_RECCLK_AMDP",	REG_RW_ND,	1 },
	{0x045E,	"ABB_DMD_DESKEW_AMDP",		REG_RW_ND,	1 },
	{0x045F,	"ABB_DMD_PRE_FD_AMDP",		REG_RW_ND,	1 },
	{0x0460,	"ABB_DMD_SIFDAC_PDBM",		REG_RW_ND,	1 },
	{0x0461,	"ABB_DMD_SIFDAC_INCT",		REG_RW_ND,	1 },
	{0x0462,	"ABB_DMD_SIFDAC_INTFLT",	REG_RW_ND,	1 },
	{0x0463,	"ABB_DMD_SIFDAC_LPFBAND",	REG_RW_ND,	1 },
	{0x0464,	"ABB_DMD_SIFDAC_MUTE",		REG_RW_ND,	1 },
	{0x0465,	"ABB_DMD_CVBSDAC_SEL",		REG_RW_ND,	1 },
	{0x0466,	"SEL_EXTADC",		REG_RW_ND,	1 },
	{0x0467,	"VSYNC_EN_REG",		REG_RW_ND,	1 },
	{0x0500,	"DBG_1_GROUPDELAY_COEFF0",	REG_RW_ND,	2 },
	{0x0502,	"DBG_1_GROUPDELAY_COEFF1",	REG_RW_ND,	2 },
	{0x0504,	"DBG_1_GROUPDELAY_COEFF2",	REG_RW_ND,	2 },
	{0x0506,	"DBG_1_GROUPDELAY_COEFF3",	REG_RW_ND,	2 },
	{0x0508,	"DBG_1_GROUPDELAY_COEFF4",	REG_RW_ND,	2 },
	{0x050A,	"DBG_1_GROUPDELAY_COEFF5",	REG_RW_ND,	2 },
	{0x050C,	"DBG_1_GROUPDELAY_COEFF6",	REG_RW_ND,	2 },
	{0x050E,	"DBG_1_GROUPDELAY_COEFF7",	REG_RW_ND,	2 },
	{0x0510,	"DBG_1_GROUPDELAY_COEFF8",	REG_RW_ND,	2 },
	{0x0512,	"DBG_1_GROUPDELAY_COEFF9",	REG_RW_ND,	2 },
	{0x0514,	"DBG_1_GROUPDELAY_COEFF10",	REG_RW_ND,	2 },
	{0x0516,	"DBG_1_GROUPDELAY_COEFF11",	REG_RW_ND,	2 },
	{0x0518,	"DBG_1_GROUPDELAY_COEFF12",	REG_RW_ND,	2 },
	{0x051A,	"DBG_1_GROUPDELAY_COEFF13",	REG_RW_ND,	2 },
	{0x051C,	"DBG_1_GROUPDELAY_COEFF14",	REG_RW_ND,	2 },
	{0x051E,	"DBG_1_GROUPDELAY_COEFF15",	REG_RW_ND,	2 },
	{0x0520,	"DBG_1_GROUPDELAY_COEFF16",	REG_RW_ND,	2 },
	{0x0522,	"DBG_1_GROUPDELAY_COEFF17",	REG_RW_ND,	2 },
	{0x0524,	"DBG_1_GROUPDELAY_COEFF18",	REG_RW_ND,	2 },
	{0x0526,	"DBG_1_GROUPDELAY_COEFF19",	REG_RW_ND,	2 },
	{0x0528,	"DBG_1_GROUPDELAY_COEFF20",	REG_RW_ND,	2 },
	{0x052A,	"DBG_1_GROUPDELAY_COEFF21",	REG_RW_ND,	2 },
	{0x052C,	"DBG_1_GROUPDELAY_COEFF22",	REG_RW_ND,	2 },
	{0x052E,	"DBG_1_GROUPDELAY_COEFF23",	REG_RW_ND,	2 },
	{0x0530,	"DBG_1_GROUPDELAY_COEFF24",	REG_RW_ND,	2 },
	{0x0532,	"DBG_1_GROUPDELAY_COEFF25",	REG_RW_ND,	2 },
	{0x0534,	"DBG_1_GROUPDELAY_COEFF26",	REG_RW_ND,	2 },
	{0x0536,	"DBG_1_GROUPDELAY_COEFF27",	REG_RW_ND,	2 },
	{0x0538,	"DBG_1_GROUPDELAY_COEFF28",	REG_RW_ND,	2 },
	{0x053A,	"DBG_1_GROUPDELAY_COEFF29",	REG_RW_ND,	2 },
	{0x053C,	"DBG_1_GROUPDELAY_COEFF30",	REG_RW_ND,	2 },
	{0x053E,	"DBG_1_GROUPDELAY_COEFF31",	REG_RW_ND,	2 },
	{0x0540,	"DBG_1_GROUPDELAY_COEFF32",	REG_RW_ND,	2 },
	{0x0542,	"DBG_1_GROUPDELAY_COEFF33",	REG_RW_ND,	2 },
	{0x0544,	"DBG_1_GROUPDELAY_COEFF34",	REG_RW_ND,	2 },
	{0x0546,	"DBG_1_GROUPDELAY_COEFF35",	REG_RW_ND,	2 },
	{0x0548,	"DBG_1_GROUPDELAY_COEFF36",	REG_RW_ND,	2 },
	{0x054A,	"DBG_1_GROUPDELAY_COEFF37",	REG_RW_ND,	2 },
	{0x054C,	"DBG_1_GROUPDELAY_COEFF38",	REG_RW_ND,	2 },
	{0x054E,	"DBG_1_GROUPDELAY_COEFF39",	REG_RW_ND,	2 },
	{0x0550,	"DBG_1_GROUPDELAY_COEFF40",	REG_RW_ND,	2 },
	{0x0552,	"DBG_1_GROUPDELAY_COEFF41",	REG_RW_ND,	2 },
	{0x0554,	"DBG_1_GROUPDELAY_COEFF42",	REG_RW_ND,	2 },
	{0x0556,	"DBG_1_GROUPDELAY_COEFF43",	REG_RW_ND,	2 },
	{0x0558,	"DBG_1_GROUPDELAY_COEFF44",	REG_RW_ND,	2 },
	{0x055A,	"DBG_1_GROUPDELAY_COEFF45",	REG_RW_ND,	2 },
	{0x055C,	"DBG_1_GROUPDELAY_COEFF46",	REG_RW_ND,	2 },
	{0x055E,	"DBG_1_GROUPDELAY_COEFF47",	REG_RW_ND,	2 },
	{0x0560,	"DBG_1_GROUPDELAY_COEFF48",	REG_RW_ND,	2 },
	{0x0562,	"DBG_1_GROUPDELAY_COEFF49",	REG_RW_ND,	2 },
	{0x0564,	"DBG_1_GROUPDELAY_COEFF50",	REG_RW_ND,	2 },
	{0x0566,	"DBG_1_GROUPDELAY_COEFF51",	REG_RW_ND,	2 },
	{0x0568,	"DBG_1_GROUPDELAY_COEFF52",	REG_RW_ND,	2 },
	{0x056A,	"DBG_1_GROUPDELAY_COEFF53",	REG_RW_ND,	2 },
	{0x056C,	"DBG_1_GROUPDELAY_COEFF54",	REG_RW_ND,	2 },
	{0x056E,	"DBG_1_GROUPDELAY_COEFF55",	REG_RW_ND,	2 },
	{0x0570,	"DBG_1_GROUPDELAY_COEFF56",	REG_RW_ND,	2 },
	{0x0572,	"DBG_1_GROUPDELAY_COEFF57",	REG_RW_ND,	2 },
	{0x0574,	"DBG_1_GROUPDELAY_COEFF58",	REG_RW_ND,	2 },
	{0x0576,	"DBG_1_GROUPDELAY_COEFF59",	REG_RW_ND,	2 },
	{0x0578,	"DBG_1_GROUPDELAY_COEFF60",	REG_RW_ND,	2 },
	{0x057A,	"DBG_1_GROUPDELAY_COEFF61",	REG_RW_ND,	2 },
	{0x057C,	"DBG_1_GROUPDELAY_COEFF62",	REG_RW_ND,	2 },
	{0x057E,	"DBG_1_GROUPDELAY_COEFF63",	REG_RW_ND,	2 },
	{0x0580,	"DBG_1_GROUPDELAY_COEFF64",	REG_RW_ND,	2 },
	{0x0582,	"DBG_1_GROUPDELAY_COEFF65",	REG_RW_ND,	2 },
	{0x0584,	"DBG_1_GROUPDELAY_COEFF66",	REG_RW_ND,	2 },
	{0x0586,	"DBG_1_GROUPDELAY_COEFF67",	REG_RW_ND,	2 },
	{0x0588,	"DBG_1_GROUPDELAY_COEFF68",	REG_RW_ND,	2 },
	{0x058A,	"DBG_1_GROUPDELAY_COEFF69",	REG_RW_ND,	2 },
	{0x058C,	"DBG_1_GROUPDELAY_COEFF70",	REG_RW_ND,	2 },
	{0x058E,	"DBG_1_GROUPDELAY_COEFF71",	REG_RW_ND,	2 },
	{0x0590,	"DBG_1_GROUPDELAY_COEFF72",	REG_RW_ND,	2 },
	{0x0592,	"DBG_1_GROUPDELAY_COEFF73",	REG_RW_ND,	2 },
	{0x0594,	"DBG_1_GROUPDELAY_COEFF74",	REG_RW_ND,	2 },
	{0x0596,	"DBG_1_GROUPDELAY_COEFF75",	REG_RW_ND,	2 },
	{0x0598,	"DBG_1_GROUPDELAY_COEFF76",	REG_RW_ND,	2 },
	{0x059A,	"DBG_1_GROUPDELAY_COEFF77",	REG_RW_ND,	2 },
	{0x059C,	"DBG_1_GROUPDELAY_COEFF78",	REG_RW_ND,	2 },
	{0x059E,	"DBG_1_GROUPDELAY_COEFF79",	REG_RW_ND,	2 },
	{0x0800,	"TWA_MASTERCTRL",	REG_RW,	1 },
	{0x0801,	"TWA_MASTERSTART",	REG_RW,	1 },
	{0x0802,	"TWA_MASTERTXFER",	REG_RW,	1 },
	{0x0803,	"TWA_MASTERRDBACK",	REG_RO,	1 },
	{0x0804,	"TWA_MASTERBAUDRATE",	REG_RW,	1 },
	{0x092D,	"VIDEOGAIN",	REG_RW,	2 },
	{0x092F,	"VIDEOOFFSET",	REG_RW,	2 },
	{0x0931,	"VIDEOMAXCLIPPING",	REG_RW,	2 },
	{0x0933,	"VIDEOMINCLIPPING",	REG_RW,	2 },
	{0x0935,	"AUDIOCH1GAIN",	REG_RW_ND,	2 },
	{0x0937,	"AUDIOCH1OFFSET",	REG_RW_ND,	2 },
	{0x0939,	"AUDIOCH1MAXCLIPPING",	REG_RW_ND,	2 },
	{0x093B,	"AUDIOCH1MINCLIPPING",	REG_RW_ND,	2 },
	{0x0959,	"DAC_EN_CTRL",	REG_RW,	1 },
	{0x0A02,	"RFAGC_MIXBITS",	REG_RW,	1 },
	{0x0A03,	"RFAGC_MINGAIN_RF",	REG_RW,	3 },
	{0x0A06,	"RFAGC_MAXGAIN_RF",	REG_RW,	3 },
	{0x0A09,	"RFAGC_MINGAIN_IF",	REG_RW_NR,	3 },
	{0x0A0C,	"RFAGC_MAXGAIN_IF",	REG_RW_NR,	3 },
	{0x0A0F,	"RFAGC_ATTACK_1",	REG_RW,	1 },
	{0x0A10,	"RFAGC_ATTACK_2",	REG_RW,	1 },
	{0x0A11,	"RFAGC_DECAY",	REG_RW,	4 },
	{0x0A15,	"RFAGC_FASTDECAY",	REG_RW,	2 },
	{0x0A17,	"RFAGC_DECAYTHRESH",	REG_RW,	4 },
	{0x0A1B,	"RFAGC_WIN",	REG_RW,	3 },
	{0x0A1E,	"RFAGC_PRESETDECAYCONST",	REG_RW,	4 },
	{0x0A22,	"RFAGC_LPFGAIN_NEGERR_RF",	REG_RW,	2 },
	{0x0A24,	"RFAGC_LPFGAIN_POSERR_RF",	REG_RW,	2 },
	{0x0A26,	"RFAGC_LPFGAIN_NEGERR_IF",	REG_RW_NR,	2 },
	{0x0A28,	"RFAGC_LPFGAIN_POSERR_IF",	REG_RW_NR,	2 },
	{0x0A2A,	"RFAGC_REF",	REG_RW,	3 },
	{0x0A2D,	"RFAGC_DECFACTOR",	REG_RW,	2 },
	{0x0A2F,	"RFAGC_PRESETGAIN_RF",	REG_RW,	3 },
	{0x0A32,	"RFAGC_PRESETGAIN_IF",	REG_RW,	3 },
	{0x0A35,	"RFAGC_IIRCOEFF_A1_RESERVED",	REG_RW_NR,	2 },
	{0x0A37,	"RFAGC_IIRCOEFF_BSHIFTS",	REG_RW,	2 },
	{0x0A39,	"RFAGC_LPFCOEFF_BSHIFTS",	REG_RW,	2 },
	{0x0A3B,	"RFAGC_LOCKTHRES",	REG_RW,	3 },
	{0x0A3E,	"RFAGC_UNLOCKTHRES",	REG_RW,	3 },
	{0x0A41,	"RFAGC_LOCKWIN",	REG_RW,	3 },
	{0x0A44,	"RFAGC_POWER",	REG_RO,	2 },
	{0x0A46,	"RFAGC_PKOUT",	REG_RO,	4 },
	{0x0A4A,	"RFGAIN",	REG_RO,	4 },
	{0x0A4E,	"IFGAIN",	REG_RO_NR,	4 },
	{0x0A52,	"RFAGC_INSTABGAINADJ",	REG_RW,	2 },
	{0x0A64,	"RFAGC_GAINLIMITINGMODE",	REG_RO_NR,	1 },
	{0x0A65,	"PREF1_CTRLBITS",	REG_RW,	1 },
	{0x0A67,	"ADC_RDBCKDATA0",	REG_RO_NR,	2 },
	{0x0A69,	"ADC_RDBCKDATA1",	REG_RO_NR,	2 },
	{0x0A6B,	"ADC_RDBCKDATA2",	REG_RO_NR,	2 },
	{0x0A6D,	"ADC_RDBCKDATA3",	REG_RO_NR,	2 },
	{0x0A6F,	"BUBBLE_RDBCKDATA_RESERVED",	REG_RO_NR,	2 },
	{0x0A71,	"ADCIF_MIXERFREQ",	REG_RW_NR,	2 },
	{0x0B00,	"CLAMP_CLR", REG_RW_NR,	1 },
	{0x0B01,	"CLAMP_CNT_UP",	REG_RW_NR,	1 },
	{0x0B02,	"CLAMP_CNT_DN", REG_RW_NR,	1 },
	{0x0B03,	"OUT_SEL",	REG_RW_NR,	1 },
	{0x0B04,	"UPDATE_SET",	REG_RW_NR,	1 },
	{0x0B05,	"INIT_OFFSET", REG_RW_NR,	2 },
	{0x0B07,	"UPDN_STEP_A1",	REG_RW_NR,	1 },
	{0x0B08,	"SEL_RC", REG_RW_NR,	1 },
	{0x0B10,	"CENTERF_CVBS",	REG_RW_NR,	7 },
	{0x0B20,	"CENTERF_SIF",	REG_RW_NR,	7 },
	{0x0B30,	"VIDEOGAIN_RC",	REG_RW_ND,	2 },
	{0x0B32,	"VIDEOOFFSET_RC",	REG_RW_ND,	2 },
	{0x0B34,	"VIDEOMAXCLIPPING_RC",	REG_RW_ND,	2 },
	{0x0B36,	"VIDEOMINCLIPPING_RC",	REG_RW_ND,	2 },
	{0x0B40,	"VIDEOGAIN_INTPL",	REG_RW_ND,	2 },
	{0x0B42,	"VIDEOOFFSET_INTPL",	REG_RW_ND,	2 },
	{0x0B44,	"VIDEOMAXCLIPPING_INTPL",	REG_RW_ND,	2 },
	{0x0B46,	"VIDEOMINCLIPPING_INTPL",	REG_RW_ND,	2 },
	{0x0B50,	"AUDIOCH1GAIN_RC",	REG_RW_ND,	2 },
	{0x0B52,	"AUDIOCH1OFFSET_RC",	REG_RW_ND,	2 },
	{0x0B54,	"AUDIOCH1MAXCLIPPING_RC",	REG_RW_ND,	2 },
	{0x0B56,	"AUDIOCH1MINCLIPPING_RC",	REG_RW_ND,	2 },
	{0x0B60,	"SEL_RCIN",	REG_RW_NR,	1 },
	{0x0B61,	"UPDN_STEP",	REG_RW_ND,	2 },
	{0x0B70,	"CVBS_UP",	REG_RW_NR,	1 },
	{0x0B71,	"CVBS_DN",	REG_RW_NR,	1 },
	{0x0B72,	"UP_FLAG",	REG_RW_NR,	1 },
	{0x0B73,	"DN_FLAG",	REG_RW_NR,	1 },
	{0x0B74,	"UP_CNT",	REG_RW_NR,	1 },
	{0x0B75,	"DN_CNT",	REG_RW_NR,	1 },
	{0x0B76,	"CLAMPINGOFFSET_B0",	REG_RW_NR,	2 },
	END_OF_REG_LIST
};
