
IR_send.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a18  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002ad0  08002ad0  00012ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b64  08002b64  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b64  08002b64  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b64  08002b64  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b64  08002b64  00012b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b68  08002b68  00012b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  08002b78  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002b78  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009784  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001808  00000000  00000000  000297b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0002afc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002b9e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013d0f  00000000  00000000  0002c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad80  00000000  00000000  00040067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008060e  00000000  00000000  0004ade7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cb3f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002454  00000000  00000000  000cb448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002ab8 	.word	0x08002ab8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08002ab8 	.word	0x08002ab8

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <time_counter>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t time_counter(){
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
	return(overflow_counter << 8) + TIM1->CNT;
 800021c:	4b04      	ldr	r3, [pc, #16]	; (8000230 <time_counter+0x18>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	021a      	lsls	r2, r3, #8
 8000222:	4b04      	ldr	r3, [pc, #16]	; (8000234 <time_counter+0x1c>)
 8000224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000226:	18d3      	adds	r3, r2, r3
}
 8000228:	0018      	movs	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	46c0      	nop			; (mov r8, r8)
 8000230:	200000c4 	.word	0x200000c4
 8000234:	40012c00 	.word	0x40012c00

08000238 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
	if(htim == &htim1){
 8000240:	687a      	ldr	r2, [r7, #4]
 8000242:	4b06      	ldr	r3, [pc, #24]	; (800025c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000244:	429a      	cmp	r2, r3
 8000246:	d104      	bne.n	8000252 <HAL_TIM_PeriodElapsedCallback+0x1a>
		overflow_counter++;
 8000248:	4b05      	ldr	r3, [pc, #20]	; (8000260 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	1c5a      	adds	r2, r3, #1
 800024e:	4b04      	ldr	r3, [pc, #16]	; (8000260 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000250:	601a      	str	r2, [r3, #0]
	}
}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	b002      	add	sp, #8
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000028 	.word	0x20000028
 8000260:	200000c4 	.word	0x200000c4

08000264 <exe_IR>:

void exe_IR(){
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	tenth_of_a_millisecond = time_counter();
 8000268:	f7ff ffd6 	bl	8000218 <time_counter>
 800026c:	0002      	movs	r2, r0
 800026e:	4b3e      	ldr	r3, [pc, #248]	; (8000368 <exe_IR+0x104>)
 8000270:	601a      	str	r2, [r3, #0]
	if(tenth_of_a_millisecond % 10 < 2){
 8000272:	4b3d      	ldr	r3, [pc, #244]	; (8000368 <exe_IR+0x104>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	210a      	movs	r1, #10
 8000278:	0018      	movs	r0, r3
 800027a:	f7ff ffc7 	bl	800020c <__aeabi_uidivmod>
 800027e:	000b      	movs	r3, r1
 8000280:	2b01      	cmp	r3, #1
 8000282:	d810      	bhi.n	80002a6 <exe_IR+0x42>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 160);
 8000284:	4b39      	ldr	r3, [pc, #228]	; (800036c <exe_IR+0x108>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	22a0      	movs	r2, #160	; 0xa0
 800028a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800028c:	4b37      	ldr	r3, [pc, #220]	; (800036c <exe_IR+0x108>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	2200      	movs	r2, #0
 8000292:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8000294:	4b35      	ldr	r3, [pc, #212]	; (800036c <exe_IR+0x108>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	2200      	movs	r2, #0
 800029a:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 800029c:	4b33      	ldr	r3, [pc, #204]	; (800036c <exe_IR+0x108>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2200      	movs	r2, #0
 80002a2:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
	}
}
 80002a4:	e05d      	b.n	8000362 <exe_IR+0xfe>
	}else if(tenth_of_a_millisecond % 10 < 4){
 80002a6:	4b30      	ldr	r3, [pc, #192]	; (8000368 <exe_IR+0x104>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	210a      	movs	r1, #10
 80002ac:	0018      	movs	r0, r3
 80002ae:	f7ff ffad 	bl	800020c <__aeabi_uidivmod>
 80002b2:	000b      	movs	r3, r1
 80002b4:	2b03      	cmp	r3, #3
 80002b6:	d810      	bhi.n	80002da <exe_IR+0x76>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80002b8:	4b2c      	ldr	r3, [pc, #176]	; (800036c <exe_IR+0x108>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	2200      	movs	r2, #0
 80002be:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 80);
 80002c0:	4b2a      	ldr	r3, [pc, #168]	; (800036c <exe_IR+0x108>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	2250      	movs	r2, #80	; 0x50
 80002c6:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80002c8:	4b28      	ldr	r3, [pc, #160]	; (800036c <exe_IR+0x108>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2200      	movs	r2, #0
 80002ce:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80002d0:	4b26      	ldr	r3, [pc, #152]	; (800036c <exe_IR+0x108>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2200      	movs	r2, #0
 80002d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80002d8:	e043      	b.n	8000362 <exe_IR+0xfe>
	}else if(tenth_of_a_millisecond % 10 < 6){
 80002da:	4b23      	ldr	r3, [pc, #140]	; (8000368 <exe_IR+0x104>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	210a      	movs	r1, #10
 80002e0:	0018      	movs	r0, r3
 80002e2:	f7ff ff93 	bl	800020c <__aeabi_uidivmod>
 80002e6:	000b      	movs	r3, r1
 80002e8:	2b05      	cmp	r3, #5
 80002ea:	d810      	bhi.n	800030e <exe_IR+0xaa>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80002ec:	4b1f      	ldr	r3, [pc, #124]	; (800036c <exe_IR+0x108>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	2200      	movs	r2, #0
 80002f2:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80002f4:	4b1d      	ldr	r3, [pc, #116]	; (800036c <exe_IR+0x108>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2200      	movs	r2, #0
 80002fa:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 40);
 80002fc:	4b1b      	ldr	r3, [pc, #108]	; (800036c <exe_IR+0x108>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	2228      	movs	r2, #40	; 0x28
 8000302:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8000304:	4b19      	ldr	r3, [pc, #100]	; (800036c <exe_IR+0x108>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	2200      	movs	r2, #0
 800030a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800030c:	e029      	b.n	8000362 <exe_IR+0xfe>
	}else if(tenth_of_a_millisecond % 10 < 8){
 800030e:	4b16      	ldr	r3, [pc, #88]	; (8000368 <exe_IR+0x104>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	210a      	movs	r1, #10
 8000314:	0018      	movs	r0, r3
 8000316:	f7ff ff79 	bl	800020c <__aeabi_uidivmod>
 800031a:	000b      	movs	r3, r1
 800031c:	2b07      	cmp	r3, #7
 800031e:	d810      	bhi.n	8000342 <exe_IR+0xde>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000320:	4b12      	ldr	r3, [pc, #72]	; (800036c <exe_IR+0x108>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	2200      	movs	r2, #0
 8000326:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000328:	4b10      	ldr	r3, [pc, #64]	; (800036c <exe_IR+0x108>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	2200      	movs	r2, #0
 800032e:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8000330:	4b0e      	ldr	r3, [pc, #56]	; (800036c <exe_IR+0x108>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2200      	movs	r2, #0
 8000336:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 20);
 8000338:	4b0c      	ldr	r3, [pc, #48]	; (800036c <exe_IR+0x108>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2214      	movs	r2, #20
 800033e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000340:	e00f      	b.n	8000362 <exe_IR+0xfe>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000342:	4b0a      	ldr	r3, [pc, #40]	; (800036c <exe_IR+0x108>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	2200      	movs	r2, #0
 8000348:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800034a:	4b08      	ldr	r3, [pc, #32]	; (800036c <exe_IR+0x108>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2200      	movs	r2, #0
 8000350:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8000352:	4b06      	ldr	r3, [pc, #24]	; (800036c <exe_IR+0x108>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2200      	movs	r2, #0
 8000358:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 800035a:	4b04      	ldr	r3, [pc, #16]	; (800036c <exe_IR+0x108>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2200      	movs	r2, #0
 8000360:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	200000c0 	.word	0x200000c0
 800036c:	20000074 	.word	0x20000074

08000370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000374:	f000 faa6 	bl	80008c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000378:	f000 f826 	bl	80003c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800037c:	f000 f966 	bl	800064c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000380:	f000 f86a 	bl	8000458 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000384:	f000 f8c4 	bl	8000510 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000388:	4b0d      	ldr	r3, [pc, #52]	; (80003c0 <main+0x50>)
 800038a:	0018      	movs	r0, r3
 800038c:	f001 fa94 	bl	80018b8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000390:	4b0c      	ldr	r3, [pc, #48]	; (80003c4 <main+0x54>)
 8000392:	2100      	movs	r1, #0
 8000394:	0018      	movs	r0, r3
 8000396:	f001 fb3d 	bl	8001a14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800039a:	4b0a      	ldr	r3, [pc, #40]	; (80003c4 <main+0x54>)
 800039c:	2104      	movs	r1, #4
 800039e:	0018      	movs	r0, r3
 80003a0:	f001 fb38 	bl	8001a14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80003a4:	4b07      	ldr	r3, [pc, #28]	; (80003c4 <main+0x54>)
 80003a6:	2108      	movs	r1, #8
 80003a8:	0018      	movs	r0, r3
 80003aa:	f001 fb33 	bl	8001a14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80003ae:	4b05      	ldr	r3, [pc, #20]	; (80003c4 <main+0x54>)
 80003b0:	210c      	movs	r1, #12
 80003b2:	0018      	movs	r0, r3
 80003b4:	f001 fb2e 	bl	8001a14 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  exe_IR();
 80003b8:	f7ff ff54 	bl	8000264 <exe_IR>
 80003bc:	e7fc      	b.n	80003b8 <main+0x48>
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	20000028 	.word	0x20000028
 80003c4:	20000074 	.word	0x20000074

080003c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c8:	b590      	push	{r4, r7, lr}
 80003ca:	b093      	sub	sp, #76	; 0x4c
 80003cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ce:	2414      	movs	r4, #20
 80003d0:	193b      	adds	r3, r7, r4
 80003d2:	0018      	movs	r0, r3
 80003d4:	2334      	movs	r3, #52	; 0x34
 80003d6:	001a      	movs	r2, r3
 80003d8:	2100      	movs	r1, #0
 80003da:	f002 fb65 	bl	8002aa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	0018      	movs	r0, r3
 80003e2:	2310      	movs	r3, #16
 80003e4:	001a      	movs	r2, r3
 80003e6:	2100      	movs	r1, #0
 80003e8:	f002 fb5e 	bl	8002aa8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003ec:	2380      	movs	r3, #128	; 0x80
 80003ee:	009b      	lsls	r3, r3, #2
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 fd2f 	bl	8000e54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003f6:	193b      	adds	r3, r7, r4
 80003f8:	2202      	movs	r2, #2
 80003fa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003fc:	193b      	adds	r3, r7, r4
 80003fe:	2280      	movs	r2, #128	; 0x80
 8000400:	0052      	lsls	r2, r2, #1
 8000402:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000404:	193b      	adds	r3, r7, r4
 8000406:	2200      	movs	r2, #0
 8000408:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800040a:	193b      	adds	r3, r7, r4
 800040c:	2240      	movs	r2, #64	; 0x40
 800040e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000410:	193b      	adds	r3, r7, r4
 8000412:	2200      	movs	r2, #0
 8000414:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000416:	193b      	adds	r3, r7, r4
 8000418:	0018      	movs	r0, r3
 800041a:	f000 fd5b 	bl	8000ed4 <HAL_RCC_OscConfig>
 800041e:	1e03      	subs	r3, r0, #0
 8000420:	d001      	beq.n	8000426 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000422:	f000 f935 	bl	8000690 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	2207      	movs	r2, #7
 800042a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800042c:	1d3b      	adds	r3, r7, #4
 800042e:	2200      	movs	r2, #0
 8000430:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000438:	1d3b      	adds	r3, r7, #4
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800043e:	1d3b      	adds	r3, r7, #4
 8000440:	2100      	movs	r1, #0
 8000442:	0018      	movs	r0, r3
 8000444:	f001 f856 	bl	80014f4 <HAL_RCC_ClockConfig>
 8000448:	1e03      	subs	r3, r0, #0
 800044a:	d001      	beq.n	8000450 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800044c:	f000 f920 	bl	8000690 <Error_Handler>
  }
}
 8000450:	46c0      	nop			; (mov r8, r8)
 8000452:	46bd      	mov	sp, r7
 8000454:	b013      	add	sp, #76	; 0x4c
 8000456:	bd90      	pop	{r4, r7, pc}

08000458 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b088      	sub	sp, #32
 800045c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800045e:	2310      	movs	r3, #16
 8000460:	18fb      	adds	r3, r7, r3
 8000462:	0018      	movs	r0, r3
 8000464:	2310      	movs	r3, #16
 8000466:	001a      	movs	r2, r3
 8000468:	2100      	movs	r1, #0
 800046a:	f002 fb1d 	bl	8002aa8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800046e:	1d3b      	adds	r3, r7, #4
 8000470:	0018      	movs	r0, r3
 8000472:	230c      	movs	r3, #12
 8000474:	001a      	movs	r2, r3
 8000476:	2100      	movs	r1, #0
 8000478:	f002 fb16 	bl	8002aa8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800047c:	4b21      	ldr	r3, [pc, #132]	; (8000504 <MX_TIM1_Init+0xac>)
 800047e:	4a22      	ldr	r2, [pc, #136]	; (8000508 <MX_TIM1_Init+0xb0>)
 8000480:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000-1;
 8000482:	4b20      	ldr	r3, [pc, #128]	; (8000504 <MX_TIM1_Init+0xac>)
 8000484:	4a21      	ldr	r2, [pc, #132]	; (800050c <MX_TIM1_Init+0xb4>)
 8000486:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000488:	4b1e      	ldr	r3, [pc, #120]	; (8000504 <MX_TIM1_Init+0xac>)
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256-1;
 800048e:	4b1d      	ldr	r3, [pc, #116]	; (8000504 <MX_TIM1_Init+0xac>)
 8000490:	22ff      	movs	r2, #255	; 0xff
 8000492:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000494:	4b1b      	ldr	r3, [pc, #108]	; (8000504 <MX_TIM1_Init+0xac>)
 8000496:	2200      	movs	r2, #0
 8000498:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800049a:	4b1a      	ldr	r3, [pc, #104]	; (8000504 <MX_TIM1_Init+0xac>)
 800049c:	2200      	movs	r2, #0
 800049e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004a0:	4b18      	ldr	r3, [pc, #96]	; (8000504 <MX_TIM1_Init+0xac>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004a6:	4b17      	ldr	r3, [pc, #92]	; (8000504 <MX_TIM1_Init+0xac>)
 80004a8:	0018      	movs	r0, r3
 80004aa:	f001 f9ad 	bl	8001808 <HAL_TIM_Base_Init>
 80004ae:	1e03      	subs	r3, r0, #0
 80004b0:	d001      	beq.n	80004b6 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80004b2:	f000 f8ed 	bl	8000690 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004b6:	2110      	movs	r1, #16
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	2280      	movs	r2, #128	; 0x80
 80004bc:	0152      	lsls	r2, r2, #5
 80004be:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004c0:	187a      	adds	r2, r7, r1
 80004c2:	4b10      	ldr	r3, [pc, #64]	; (8000504 <MX_TIM1_Init+0xac>)
 80004c4:	0011      	movs	r1, r2
 80004c6:	0018      	movs	r0, r3
 80004c8:	f001 fd84 	bl	8001fd4 <HAL_TIM_ConfigClockSource>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d001      	beq.n	80004d4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80004d0:	f000 f8de 	bl	8000690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004e6:	1d3a      	adds	r2, r7, #4
 80004e8:	4b06      	ldr	r3, [pc, #24]	; (8000504 <MX_TIM1_Init+0xac>)
 80004ea:	0011      	movs	r1, r2
 80004ec:	0018      	movs	r0, r3
 80004ee:	f002 fa3d 	bl	800296c <HAL_TIMEx_MasterConfigSynchronization>
 80004f2:	1e03      	subs	r3, r0, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80004f6:	f000 f8cb 	bl	8000690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	b008      	add	sp, #32
 8000500:	bd80      	pop	{r7, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	20000028 	.word	0x20000028
 8000508:	40012c00 	.word	0x40012c00
 800050c:	00003e7f 	.word	0x00003e7f

08000510 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b08e      	sub	sp, #56	; 0x38
 8000514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000516:	2328      	movs	r3, #40	; 0x28
 8000518:	18fb      	adds	r3, r7, r3
 800051a:	0018      	movs	r0, r3
 800051c:	2310      	movs	r3, #16
 800051e:	001a      	movs	r2, r3
 8000520:	2100      	movs	r1, #0
 8000522:	f002 fac1 	bl	8002aa8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000526:	231c      	movs	r3, #28
 8000528:	18fb      	adds	r3, r7, r3
 800052a:	0018      	movs	r0, r3
 800052c:	230c      	movs	r3, #12
 800052e:	001a      	movs	r2, r3
 8000530:	2100      	movs	r1, #0
 8000532:	f002 fab9 	bl	8002aa8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000536:	003b      	movs	r3, r7
 8000538:	0018      	movs	r0, r3
 800053a:	231c      	movs	r3, #28
 800053c:	001a      	movs	r2, r3
 800053e:	2100      	movs	r1, #0
 8000540:	f002 fab2 	bl	8002aa8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000544:	4b3f      	ldr	r3, [pc, #252]	; (8000644 <MX_TIM3_Init+0x134>)
 8000546:	4a40      	ldr	r2, [pc, #256]	; (8000648 <MX_TIM3_Init+0x138>)
 8000548:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 800054a:	4b3e      	ldr	r3, [pc, #248]	; (8000644 <MX_TIM3_Init+0x134>)
 800054c:	2200      	movs	r2, #0
 800054e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000550:	4b3c      	ldr	r3, [pc, #240]	; (8000644 <MX_TIM3_Init+0x134>)
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400-1;
 8000556:	4b3b      	ldr	r3, [pc, #236]	; (8000644 <MX_TIM3_Init+0x134>)
 8000558:	2290      	movs	r2, #144	; 0x90
 800055a:	32ff      	adds	r2, #255	; 0xff
 800055c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800055e:	4b39      	ldr	r3, [pc, #228]	; (8000644 <MX_TIM3_Init+0x134>)
 8000560:	2200      	movs	r2, #0
 8000562:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000564:	4b37      	ldr	r3, [pc, #220]	; (8000644 <MX_TIM3_Init+0x134>)
 8000566:	2200      	movs	r2, #0
 8000568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800056a:	4b36      	ldr	r3, [pc, #216]	; (8000644 <MX_TIM3_Init+0x134>)
 800056c:	0018      	movs	r0, r3
 800056e:	f001 f94b 	bl	8001808 <HAL_TIM_Base_Init>
 8000572:	1e03      	subs	r3, r0, #0
 8000574:	d001      	beq.n	800057a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000576:	f000 f88b 	bl	8000690 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800057a:	2128      	movs	r1, #40	; 0x28
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2280      	movs	r2, #128	; 0x80
 8000580:	0152      	lsls	r2, r2, #5
 8000582:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000584:	187a      	adds	r2, r7, r1
 8000586:	4b2f      	ldr	r3, [pc, #188]	; (8000644 <MX_TIM3_Init+0x134>)
 8000588:	0011      	movs	r1, r2
 800058a:	0018      	movs	r0, r3
 800058c:	f001 fd22 	bl	8001fd4 <HAL_TIM_ConfigClockSource>
 8000590:	1e03      	subs	r3, r0, #0
 8000592:	d001      	beq.n	8000598 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000594:	f000 f87c 	bl	8000690 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000598:	4b2a      	ldr	r3, [pc, #168]	; (8000644 <MX_TIM3_Init+0x134>)
 800059a:	0018      	movs	r0, r3
 800059c:	f001 f9da 	bl	8001954 <HAL_TIM_PWM_Init>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80005a4:	f000 f874 	bl	8000690 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a8:	211c      	movs	r1, #28
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80005b6:	187a      	adds	r2, r7, r1
 80005b8:	4b22      	ldr	r3, [pc, #136]	; (8000644 <MX_TIM3_Init+0x134>)
 80005ba:	0011      	movs	r1, r2
 80005bc:	0018      	movs	r0, r3
 80005be:	f002 f9d5 	bl	800296c <HAL_TIMEx_MasterConfigSynchronization>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80005c6:	f000 f863 	bl	8000690 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005ca:	003b      	movs	r3, r7
 80005cc:	2260      	movs	r2, #96	; 0x60
 80005ce:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80005d0:	003b      	movs	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005d6:	003b      	movs	r3, r7
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005dc:	003b      	movs	r3, r7
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005e2:	0039      	movs	r1, r7
 80005e4:	4b17      	ldr	r3, [pc, #92]	; (8000644 <MX_TIM3_Init+0x134>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 fbf3 	bl	8001dd4 <HAL_TIM_PWM_ConfigChannel>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80005f2:	f000 f84d 	bl	8000690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005f6:	0039      	movs	r1, r7
 80005f8:	4b12      	ldr	r3, [pc, #72]	; (8000644 <MX_TIM3_Init+0x134>)
 80005fa:	2204      	movs	r2, #4
 80005fc:	0018      	movs	r0, r3
 80005fe:	f001 fbe9 	bl	8001dd4 <HAL_TIM_PWM_ConfigChannel>
 8000602:	1e03      	subs	r3, r0, #0
 8000604:	d001      	beq.n	800060a <MX_TIM3_Init+0xfa>
  {
    Error_Handler();
 8000606:	f000 f843 	bl	8000690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800060a:	0039      	movs	r1, r7
 800060c:	4b0d      	ldr	r3, [pc, #52]	; (8000644 <MX_TIM3_Init+0x134>)
 800060e:	2208      	movs	r2, #8
 8000610:	0018      	movs	r0, r3
 8000612:	f001 fbdf 	bl	8001dd4 <HAL_TIM_PWM_ConfigChannel>
 8000616:	1e03      	subs	r3, r0, #0
 8000618:	d001      	beq.n	800061e <MX_TIM3_Init+0x10e>
  {
    Error_Handler();
 800061a:	f000 f839 	bl	8000690 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800061e:	0039      	movs	r1, r7
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <MX_TIM3_Init+0x134>)
 8000622:	220c      	movs	r2, #12
 8000624:	0018      	movs	r0, r3
 8000626:	f001 fbd5 	bl	8001dd4 <HAL_TIM_PWM_ConfigChannel>
 800062a:	1e03      	subs	r3, r0, #0
 800062c:	d001      	beq.n	8000632 <MX_TIM3_Init+0x122>
  {
    Error_Handler();
 800062e:	f000 f82f 	bl	8000690 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000632:	4b04      	ldr	r3, [pc, #16]	; (8000644 <MX_TIM3_Init+0x134>)
 8000634:	0018      	movs	r0, r3
 8000636:	f000 f891 	bl	800075c <HAL_TIM_MspPostInit>

}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	46bd      	mov	sp, r7
 800063e:	b00e      	add	sp, #56	; 0x38
 8000640:	bd80      	pop	{r7, pc}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	20000074 	.word	0x20000074
 8000648:	40000400 	.word	0x40000400

0800064c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <MX_GPIO_Init+0x40>)
 8000654:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000656:	4b0d      	ldr	r3, [pc, #52]	; (800068c <MX_GPIO_Init+0x40>)
 8000658:	2101      	movs	r1, #1
 800065a:	430a      	orrs	r2, r1
 800065c:	635a      	str	r2, [r3, #52]	; 0x34
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <MX_GPIO_Init+0x40>)
 8000660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000662:	2201      	movs	r2, #1
 8000664:	4013      	ands	r3, r2
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <MX_GPIO_Init+0x40>)
 800066c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800066e:	4b07      	ldr	r3, [pc, #28]	; (800068c <MX_GPIO_Init+0x40>)
 8000670:	2102      	movs	r1, #2
 8000672:	430a      	orrs	r2, r1
 8000674:	635a      	str	r2, [r3, #52]	; 0x34
 8000676:	4b05      	ldr	r3, [pc, #20]	; (800068c <MX_GPIO_Init+0x40>)
 8000678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800067a:	2202      	movs	r2, #2
 800067c:	4013      	ands	r3, r2
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	b002      	add	sp, #8
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	40021000 	.word	0x40021000

08000690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000694:	b672      	cpsid	i
}
 8000696:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000698:	e7fe      	b.n	8000698 <Error_Handler+0x8>
	...

0800069c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a2:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <HAL_MspInit+0x44>)
 80006a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006a6:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <HAL_MspInit+0x44>)
 80006a8:	2101      	movs	r1, #1
 80006aa:	430a      	orrs	r2, r1
 80006ac:	641a      	str	r2, [r3, #64]	; 0x40
 80006ae:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <HAL_MspInit+0x44>)
 80006b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b2:	2201      	movs	r2, #1
 80006b4:	4013      	ands	r3, r2
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ba:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <HAL_MspInit+0x44>)
 80006bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006be:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <HAL_MspInit+0x44>)
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	0549      	lsls	r1, r1, #21
 80006c4:	430a      	orrs	r2, r1
 80006c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80006c8:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <HAL_MspInit+0x44>)
 80006ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	055b      	lsls	r3, r3, #21
 80006d0:	4013      	ands	r3, r2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b002      	add	sp, #8
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	40021000 	.word	0x40021000

080006e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a17      	ldr	r2, [pc, #92]	; (8000750 <HAL_TIM_Base_MspInit+0x6c>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d116      	bne.n	8000724 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006f6:	4b17      	ldr	r3, [pc, #92]	; (8000754 <HAL_TIM_Base_MspInit+0x70>)
 80006f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006fa:	4b16      	ldr	r3, [pc, #88]	; (8000754 <HAL_TIM_Base_MspInit+0x70>)
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	0109      	lsls	r1, r1, #4
 8000700:	430a      	orrs	r2, r1
 8000702:	641a      	str	r2, [r3, #64]	; 0x40
 8000704:	4b13      	ldr	r3, [pc, #76]	; (8000754 <HAL_TIM_Base_MspInit+0x70>)
 8000706:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	011b      	lsls	r3, r3, #4
 800070c:	4013      	ands	r3, r2
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000712:	2200      	movs	r2, #0
 8000714:	2100      	movs	r1, #0
 8000716:	200d      	movs	r0, #13
 8000718:	f000 fa06 	bl	8000b28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800071c:	200d      	movs	r0, #13
 800071e:	f000 fa18 	bl	8000b52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000722:	e010      	b.n	8000746 <HAL_TIM_Base_MspInit+0x62>
  else if(htim_base->Instance==TIM3)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a0b      	ldr	r2, [pc, #44]	; (8000758 <HAL_TIM_Base_MspInit+0x74>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d10b      	bne.n	8000746 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800072e:	4b09      	ldr	r3, [pc, #36]	; (8000754 <HAL_TIM_Base_MspInit+0x70>)
 8000730:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <HAL_TIM_Base_MspInit+0x70>)
 8000734:	2102      	movs	r1, #2
 8000736:	430a      	orrs	r2, r1
 8000738:	63da      	str	r2, [r3, #60]	; 0x3c
 800073a:	4b06      	ldr	r3, [pc, #24]	; (8000754 <HAL_TIM_Base_MspInit+0x70>)
 800073c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800073e:	2202      	movs	r2, #2
 8000740:	4013      	ands	r3, r2
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	b004      	add	sp, #16
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40012c00 	.word	0x40012c00
 8000754:	40021000 	.word	0x40021000
 8000758:	40000400 	.word	0x40000400

0800075c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b08b      	sub	sp, #44	; 0x2c
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000764:	2414      	movs	r4, #20
 8000766:	193b      	adds	r3, r7, r4
 8000768:	0018      	movs	r0, r3
 800076a:	2314      	movs	r3, #20
 800076c:	001a      	movs	r2, r3
 800076e:	2100      	movs	r1, #0
 8000770:	f002 f99a 	bl	8002aa8 <memset>
  if(htim->Instance==TIM3)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a25      	ldr	r2, [pc, #148]	; (8000810 <HAL_TIM_MspPostInit+0xb4>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d143      	bne.n	8000806 <HAL_TIM_MspPostInit+0xaa>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	4b25      	ldr	r3, [pc, #148]	; (8000814 <HAL_TIM_MspPostInit+0xb8>)
 8000780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000782:	4b24      	ldr	r3, [pc, #144]	; (8000814 <HAL_TIM_MspPostInit+0xb8>)
 8000784:	2101      	movs	r1, #1
 8000786:	430a      	orrs	r2, r1
 8000788:	635a      	str	r2, [r3, #52]	; 0x34
 800078a:	4b22      	ldr	r3, [pc, #136]	; (8000814 <HAL_TIM_MspPostInit+0xb8>)
 800078c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800078e:	2201      	movs	r2, #1
 8000790:	4013      	ands	r3, r2
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000796:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_TIM_MspPostInit+0xb8>)
 8000798:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800079a:	4b1e      	ldr	r3, [pc, #120]	; (8000814 <HAL_TIM_MspPostInit+0xb8>)
 800079c:	2102      	movs	r1, #2
 800079e:	430a      	orrs	r2, r1
 80007a0:	635a      	str	r2, [r3, #52]	; 0x34
 80007a2:	4b1c      	ldr	r3, [pc, #112]	; (8000814 <HAL_TIM_MspPostInit+0xb8>)
 80007a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007a6:	2202      	movs	r2, #2
 80007a8:	4013      	ands	r3, r2
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007ae:	193b      	adds	r3, r7, r4
 80007b0:	22c0      	movs	r2, #192	; 0xc0
 80007b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	2202      	movs	r2, #2
 80007b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	2201      	movs	r2, #1
 80007ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007cc:	193a      	adds	r2, r7, r4
 80007ce:	23a0      	movs	r3, #160	; 0xa0
 80007d0:	05db      	lsls	r3, r3, #23
 80007d2:	0011      	movs	r1, r2
 80007d4:	0018      	movs	r0, r3
 80007d6:	f000 f9d9 	bl	8000b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80007da:	0021      	movs	r1, r4
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2203      	movs	r2, #3
 80007e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2202      	movs	r2, #2
 80007e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2200      	movs	r2, #0
 80007f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2201      	movs	r2, #1
 80007f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	4a06      	ldr	r2, [pc, #24]	; (8000818 <HAL_TIM_MspPostInit+0xbc>)
 80007fe:	0019      	movs	r1, r3
 8000800:	0010      	movs	r0, r2
 8000802:	f000 f9c3 	bl	8000b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b00b      	add	sp, #44	; 0x2c
 800080c:	bd90      	pop	{r4, r7, pc}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	40000400 	.word	0x40000400
 8000814:	40021000 	.word	0x40021000
 8000818:	50000400 	.word	0x50000400

0800081c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000820:	e7fe      	b.n	8000820 <NMI_Handler+0x4>

08000822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000826:	e7fe      	b.n	8000826 <HardFault_Handler+0x4>

08000828 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800082c:	46c0      	nop			; (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000840:	f000 f8aa 	bl	8000998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000844:	46c0      	nop			; (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000850:	4b03      	ldr	r3, [pc, #12]	; (8000860 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000852:	0018      	movs	r0, r3
 8000854:	f001 f9b6 	bl	8001bc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	20000028 	.word	0x20000028

08000864 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000870:	480d      	ldr	r0, [pc, #52]	; (80008a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000872:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000874:	f7ff fff6 	bl	8000864 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000878:	480c      	ldr	r0, [pc, #48]	; (80008ac <LoopForever+0x6>)
  ldr r1, =_edata
 800087a:	490d      	ldr	r1, [pc, #52]	; (80008b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800087c:	4a0d      	ldr	r2, [pc, #52]	; (80008b4 <LoopForever+0xe>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000880:	e002      	b.n	8000888 <LoopCopyDataInit>

08000882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000886:	3304      	adds	r3, #4

08000888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800088c:	d3f9      	bcc.n	8000882 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800088e:	4a0a      	ldr	r2, [pc, #40]	; (80008b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000890:	4c0a      	ldr	r4, [pc, #40]	; (80008bc <LoopForever+0x16>)
  movs r3, #0
 8000892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000894:	e001      	b.n	800089a <LoopFillZerobss>

08000896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000898:	3204      	adds	r2, #4

0800089a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800089c:	d3fb      	bcc.n	8000896 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800089e:	f002 f8df 	bl	8002a60 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80008a2:	f7ff fd65 	bl	8000370 <main>

080008a6 <LoopForever>:

LoopForever:
  b LoopForever
 80008a6:	e7fe      	b.n	80008a6 <LoopForever>
  ldr   r0, =_estack
 80008a8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008b4:	08002b6c 	.word	0x08002b6c
  ldr r2, =_sbss
 80008b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008bc:	200000cc 	.word	0x200000cc

080008c0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c0:	e7fe      	b.n	80008c0 <ADC1_IRQHandler>
	...

080008c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	2200      	movs	r2, #0
 80008ce:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d0:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <HAL_Init+0x3c>)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_Init+0x3c>)
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	0049      	lsls	r1, r1, #1
 80008da:	430a      	orrs	r2, r1
 80008dc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008de:	2003      	movs	r0, #3
 80008e0:	f000 f810 	bl	8000904 <HAL_InitTick>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d003      	beq.n	80008f0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80008e8:	1dfb      	adds	r3, r7, #7
 80008ea:	2201      	movs	r2, #1
 80008ec:	701a      	strb	r2, [r3, #0]
 80008ee:	e001      	b.n	80008f4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80008f0:	f7ff fed4 	bl	800069c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008f4:	1dfb      	adds	r3, r7, #7
 80008f6:	781b      	ldrb	r3, [r3, #0]
}
 80008f8:	0018      	movs	r0, r3
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b002      	add	sp, #8
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40022000 	.word	0x40022000

08000904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000904:	b590      	push	{r4, r7, lr}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800090c:	230f      	movs	r3, #15
 800090e:	18fb      	adds	r3, r7, r3
 8000910:	2200      	movs	r2, #0
 8000912:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000914:	4b1d      	ldr	r3, [pc, #116]	; (800098c <HAL_InitTick+0x88>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d02b      	beq.n	8000974 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800091c:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <HAL_InitTick+0x8c>)
 800091e:	681c      	ldr	r4, [r3, #0]
 8000920:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_InitTick+0x88>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	0019      	movs	r1, r3
 8000926:	23fa      	movs	r3, #250	; 0xfa
 8000928:	0098      	lsls	r0, r3, #2
 800092a:	f7ff fbe9 	bl	8000100 <__udivsi3>
 800092e:	0003      	movs	r3, r0
 8000930:	0019      	movs	r1, r3
 8000932:	0020      	movs	r0, r4
 8000934:	f7ff fbe4 	bl	8000100 <__udivsi3>
 8000938:	0003      	movs	r3, r0
 800093a:	0018      	movs	r0, r3
 800093c:	f000 f919 	bl	8000b72 <HAL_SYSTICK_Config>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d112      	bne.n	800096a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b03      	cmp	r3, #3
 8000948:	d80a      	bhi.n	8000960 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800094a:	6879      	ldr	r1, [r7, #4]
 800094c:	2301      	movs	r3, #1
 800094e:	425b      	negs	r3, r3
 8000950:	2200      	movs	r2, #0
 8000952:	0018      	movs	r0, r3
 8000954:	f000 f8e8 	bl	8000b28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000958:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <HAL_InitTick+0x90>)
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	e00d      	b.n	800097c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000960:	230f      	movs	r3, #15
 8000962:	18fb      	adds	r3, r7, r3
 8000964:	2201      	movs	r2, #1
 8000966:	701a      	strb	r2, [r3, #0]
 8000968:	e008      	b.n	800097c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800096a:	230f      	movs	r3, #15
 800096c:	18fb      	adds	r3, r7, r3
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
 8000972:	e003      	b.n	800097c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000974:	230f      	movs	r3, #15
 8000976:	18fb      	adds	r3, r7, r3
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800097c:	230f      	movs	r3, #15
 800097e:	18fb      	adds	r3, r7, r3
 8000980:	781b      	ldrb	r3, [r3, #0]
}
 8000982:	0018      	movs	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	b005      	add	sp, #20
 8000988:	bd90      	pop	{r4, r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	20000008 	.word	0x20000008
 8000990:	20000000 	.word	0x20000000
 8000994:	20000004 	.word	0x20000004

08000998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800099c:	4b05      	ldr	r3, [pc, #20]	; (80009b4 <HAL_IncTick+0x1c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	001a      	movs	r2, r3
 80009a2:	4b05      	ldr	r3, [pc, #20]	; (80009b8 <HAL_IncTick+0x20>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	18d2      	adds	r2, r2, r3
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <HAL_IncTick+0x20>)
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	46c0      	nop			; (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	20000008 	.word	0x20000008
 80009b8:	200000c8 	.word	0x200000c8

080009bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  return uwTick;
 80009c0:	4b02      	ldr	r3, [pc, #8]	; (80009cc <HAL_GetTick+0x10>)
 80009c2:	681b      	ldr	r3, [r3, #0]
}
 80009c4:	0018      	movs	r0, r3
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	200000c8 	.word	0x200000c8

080009d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	0002      	movs	r2, r0
 80009d8:	1dfb      	adds	r3, r7, #7
 80009da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b7f      	cmp	r3, #127	; 0x7f
 80009e2:	d809      	bhi.n	80009f8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009e4:	1dfb      	adds	r3, r7, #7
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	001a      	movs	r2, r3
 80009ea:	231f      	movs	r3, #31
 80009ec:	401a      	ands	r2, r3
 80009ee:	4b04      	ldr	r3, [pc, #16]	; (8000a00 <__NVIC_EnableIRQ+0x30>)
 80009f0:	2101      	movs	r1, #1
 80009f2:	4091      	lsls	r1, r2
 80009f4:	000a      	movs	r2, r1
 80009f6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80009f8:	46c0      	nop			; (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b002      	add	sp, #8
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	e000e100 	.word	0xe000e100

08000a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a04:	b590      	push	{r4, r7, lr}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	0002      	movs	r2, r0
 8000a0c:	6039      	str	r1, [r7, #0]
 8000a0e:	1dfb      	adds	r3, r7, #7
 8000a10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a12:	1dfb      	adds	r3, r7, #7
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b7f      	cmp	r3, #127	; 0x7f
 8000a18:	d828      	bhi.n	8000a6c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a1a:	4a2f      	ldr	r2, [pc, #188]	; (8000ad8 <__NVIC_SetPriority+0xd4>)
 8000a1c:	1dfb      	adds	r3, r7, #7
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	b25b      	sxtb	r3, r3
 8000a22:	089b      	lsrs	r3, r3, #2
 8000a24:	33c0      	adds	r3, #192	; 0xc0
 8000a26:	009b      	lsls	r3, r3, #2
 8000a28:	589b      	ldr	r3, [r3, r2]
 8000a2a:	1dfa      	adds	r2, r7, #7
 8000a2c:	7812      	ldrb	r2, [r2, #0]
 8000a2e:	0011      	movs	r1, r2
 8000a30:	2203      	movs	r2, #3
 8000a32:	400a      	ands	r2, r1
 8000a34:	00d2      	lsls	r2, r2, #3
 8000a36:	21ff      	movs	r1, #255	; 0xff
 8000a38:	4091      	lsls	r1, r2
 8000a3a:	000a      	movs	r2, r1
 8000a3c:	43d2      	mvns	r2, r2
 8000a3e:	401a      	ands	r2, r3
 8000a40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	019b      	lsls	r3, r3, #6
 8000a46:	22ff      	movs	r2, #255	; 0xff
 8000a48:	401a      	ands	r2, r3
 8000a4a:	1dfb      	adds	r3, r7, #7
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	0018      	movs	r0, r3
 8000a50:	2303      	movs	r3, #3
 8000a52:	4003      	ands	r3, r0
 8000a54:	00db      	lsls	r3, r3, #3
 8000a56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a58:	481f      	ldr	r0, [pc, #124]	; (8000ad8 <__NVIC_SetPriority+0xd4>)
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	b25b      	sxtb	r3, r3
 8000a60:	089b      	lsrs	r3, r3, #2
 8000a62:	430a      	orrs	r2, r1
 8000a64:	33c0      	adds	r3, #192	; 0xc0
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a6a:	e031      	b.n	8000ad0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a6c:	4a1b      	ldr	r2, [pc, #108]	; (8000adc <__NVIC_SetPriority+0xd8>)
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	0019      	movs	r1, r3
 8000a74:	230f      	movs	r3, #15
 8000a76:	400b      	ands	r3, r1
 8000a78:	3b08      	subs	r3, #8
 8000a7a:	089b      	lsrs	r3, r3, #2
 8000a7c:	3306      	adds	r3, #6
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	18d3      	adds	r3, r2, r3
 8000a82:	3304      	adds	r3, #4
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	1dfa      	adds	r2, r7, #7
 8000a88:	7812      	ldrb	r2, [r2, #0]
 8000a8a:	0011      	movs	r1, r2
 8000a8c:	2203      	movs	r2, #3
 8000a8e:	400a      	ands	r2, r1
 8000a90:	00d2      	lsls	r2, r2, #3
 8000a92:	21ff      	movs	r1, #255	; 0xff
 8000a94:	4091      	lsls	r1, r2
 8000a96:	000a      	movs	r2, r1
 8000a98:	43d2      	mvns	r2, r2
 8000a9a:	401a      	ands	r2, r3
 8000a9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	019b      	lsls	r3, r3, #6
 8000aa2:	22ff      	movs	r2, #255	; 0xff
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	1dfb      	adds	r3, r7, #7
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	0018      	movs	r0, r3
 8000aac:	2303      	movs	r3, #3
 8000aae:	4003      	ands	r3, r0
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab4:	4809      	ldr	r0, [pc, #36]	; (8000adc <__NVIC_SetPriority+0xd8>)
 8000ab6:	1dfb      	adds	r3, r7, #7
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	001c      	movs	r4, r3
 8000abc:	230f      	movs	r3, #15
 8000abe:	4023      	ands	r3, r4
 8000ac0:	3b08      	subs	r3, #8
 8000ac2:	089b      	lsrs	r3, r3, #2
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	3306      	adds	r3, #6
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	18c3      	adds	r3, r0, r3
 8000acc:	3304      	adds	r3, #4
 8000ace:	601a      	str	r2, [r3, #0]
}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	b003      	add	sp, #12
 8000ad6:	bd90      	pop	{r4, r7, pc}
 8000ad8:	e000e100 	.word	0xe000e100
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	1e5a      	subs	r2, r3, #1
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	045b      	lsls	r3, r3, #17
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d301      	bcc.n	8000af8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000af4:	2301      	movs	r3, #1
 8000af6:	e010      	b.n	8000b1a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000af8:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <SysTick_Config+0x44>)
 8000afa:	687a      	ldr	r2, [r7, #4]
 8000afc:	3a01      	subs	r2, #1
 8000afe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b00:	2301      	movs	r3, #1
 8000b02:	425b      	negs	r3, r3
 8000b04:	2103      	movs	r1, #3
 8000b06:	0018      	movs	r0, r3
 8000b08:	f7ff ff7c 	bl	8000a04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <SysTick_Config+0x44>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b12:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <SysTick_Config+0x44>)
 8000b14:	2207      	movs	r2, #7
 8000b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b18:	2300      	movs	r3, #0
}
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b002      	add	sp, #8
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	e000e010 	.word	0xe000e010

08000b28 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
 8000b32:	210f      	movs	r1, #15
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	1c02      	adds	r2, r0, #0
 8000b38:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b3a:	68ba      	ldr	r2, [r7, #8]
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b25b      	sxtb	r3, r3
 8000b42:	0011      	movs	r1, r2
 8000b44:	0018      	movs	r0, r3
 8000b46:	f7ff ff5d 	bl	8000a04 <__NVIC_SetPriority>
}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b004      	add	sp, #16
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b082      	sub	sp, #8
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	0002      	movs	r2, r0
 8000b5a:	1dfb      	adds	r3, r7, #7
 8000b5c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b25b      	sxtb	r3, r3
 8000b64:	0018      	movs	r0, r3
 8000b66:	f7ff ff33 	bl	80009d0 <__NVIC_EnableIRQ>
}
 8000b6a:	46c0      	nop			; (mov r8, r8)
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	b002      	add	sp, #8
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f7ff ffaf 	bl	8000ae0 <SysTick_Config>
 8000b82:	0003      	movs	r3, r0
}
 8000b84:	0018      	movs	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b002      	add	sp, #8
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b9a:	e147      	b.n	8000e2c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	697a      	ldr	r2, [r7, #20]
 8000ba4:	4091      	lsls	r1, r2
 8000ba6:	000a      	movs	r2, r1
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d100      	bne.n	8000bb4 <HAL_GPIO_Init+0x28>
 8000bb2:	e138      	b.n	8000e26 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	2203      	movs	r2, #3
 8000bba:	4013      	ands	r3, r2
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d005      	beq.n	8000bcc <HAL_GPIO_Init+0x40>
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	2203      	movs	r2, #3
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d130      	bne.n	8000c2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	409a      	lsls	r2, r3
 8000bda:	0013      	movs	r3, r2
 8000bdc:	43da      	mvns	r2, r3
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	4013      	ands	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	68da      	ldr	r2, [r3, #12]
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	409a      	lsls	r2, r3
 8000bee:	0013      	movs	r3, r2
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c02:	2201      	movs	r2, #1
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	409a      	lsls	r2, r3
 8000c08:	0013      	movs	r3, r2
 8000c0a:	43da      	mvns	r2, r3
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	091b      	lsrs	r3, r3, #4
 8000c18:	2201      	movs	r2, #1
 8000c1a:	401a      	ands	r2, r3
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	409a      	lsls	r2, r3
 8000c20:	0013      	movs	r3, r2
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	2203      	movs	r2, #3
 8000c34:	4013      	ands	r3, r2
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d017      	beq.n	8000c6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	2203      	movs	r2, #3
 8000c46:	409a      	lsls	r2, r3
 8000c48:	0013      	movs	r3, r2
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	689a      	ldr	r2, [r3, #8]
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	409a      	lsls	r2, r3
 8000c5c:	0013      	movs	r3, r2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	2203      	movs	r2, #3
 8000c70:	4013      	ands	r3, r2
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d123      	bne.n	8000cbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	08da      	lsrs	r2, r3, #3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3208      	adds	r2, #8
 8000c7e:	0092      	lsls	r2, r2, #2
 8000c80:	58d3      	ldr	r3, [r2, r3]
 8000c82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	2207      	movs	r2, #7
 8000c88:	4013      	ands	r3, r2
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	220f      	movs	r2, #15
 8000c8e:	409a      	lsls	r2, r3
 8000c90:	0013      	movs	r3, r2
 8000c92:	43da      	mvns	r2, r3
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	691a      	ldr	r2, [r3, #16]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	2107      	movs	r1, #7
 8000ca2:	400b      	ands	r3, r1
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	409a      	lsls	r2, r3
 8000ca8:	0013      	movs	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	08da      	lsrs	r2, r3, #3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3208      	adds	r2, #8
 8000cb8:	0092      	lsls	r2, r2, #2
 8000cba:	6939      	ldr	r1, [r7, #16]
 8000cbc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	2203      	movs	r2, #3
 8000cca:	409a      	lsls	r2, r3
 8000ccc:	0013      	movs	r3, r2
 8000cce:	43da      	mvns	r2, r3
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	2203      	movs	r2, #3
 8000cdc:	401a      	ands	r2, r3
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685a      	ldr	r2, [r3, #4]
 8000cf6:	23c0      	movs	r3, #192	; 0xc0
 8000cf8:	029b      	lsls	r3, r3, #10
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	d100      	bne.n	8000d00 <HAL_GPIO_Init+0x174>
 8000cfe:	e092      	b.n	8000e26 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d00:	4a50      	ldr	r2, [pc, #320]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	089b      	lsrs	r3, r3, #2
 8000d06:	3318      	adds	r3, #24
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	589b      	ldr	r3, [r3, r2]
 8000d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	2203      	movs	r2, #3
 8000d12:	4013      	ands	r3, r2
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	220f      	movs	r2, #15
 8000d18:	409a      	lsls	r2, r3
 8000d1a:	0013      	movs	r3, r2
 8000d1c:	43da      	mvns	r2, r3
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	4013      	ands	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	23a0      	movs	r3, #160	; 0xa0
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d013      	beq.n	8000d56 <HAL_GPIO_Init+0x1ca>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a45      	ldr	r2, [pc, #276]	; (8000e48 <HAL_GPIO_Init+0x2bc>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d00d      	beq.n	8000d52 <HAL_GPIO_Init+0x1c6>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a44      	ldr	r2, [pc, #272]	; (8000e4c <HAL_GPIO_Init+0x2c0>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d007      	beq.n	8000d4e <HAL_GPIO_Init+0x1c2>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a43      	ldr	r2, [pc, #268]	; (8000e50 <HAL_GPIO_Init+0x2c4>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d101      	bne.n	8000d4a <HAL_GPIO_Init+0x1be>
 8000d46:	2303      	movs	r3, #3
 8000d48:	e006      	b.n	8000d58 <HAL_GPIO_Init+0x1cc>
 8000d4a:	2305      	movs	r3, #5
 8000d4c:	e004      	b.n	8000d58 <HAL_GPIO_Init+0x1cc>
 8000d4e:	2302      	movs	r3, #2
 8000d50:	e002      	b.n	8000d58 <HAL_GPIO_Init+0x1cc>
 8000d52:	2301      	movs	r3, #1
 8000d54:	e000      	b.n	8000d58 <HAL_GPIO_Init+0x1cc>
 8000d56:	2300      	movs	r3, #0
 8000d58:	697a      	ldr	r2, [r7, #20]
 8000d5a:	2103      	movs	r1, #3
 8000d5c:	400a      	ands	r2, r1
 8000d5e:	00d2      	lsls	r2, r2, #3
 8000d60:	4093      	lsls	r3, r2
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d68:	4936      	ldr	r1, [pc, #216]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	3318      	adds	r3, #24
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d76:	4b33      	ldr	r3, [pc, #204]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685a      	ldr	r2, [r3, #4]
 8000d8a:	2380      	movs	r3, #128	; 0x80
 8000d8c:	035b      	lsls	r3, r3, #13
 8000d8e:	4013      	ands	r3, r2
 8000d90:	d003      	beq.n	8000d9a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000da0:	4b28      	ldr	r3, [pc, #160]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	43da      	mvns	r2, r3
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	2380      	movs	r3, #128	; 0x80
 8000db6:	039b      	lsls	r3, r3, #14
 8000db8:	4013      	ands	r3, r2
 8000dba:	d003      	beq.n	8000dc4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dca:	4a1e      	ldr	r2, [pc, #120]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000dcc:	2384      	movs	r3, #132	; 0x84
 8000dce:	58d3      	ldr	r3, [r2, r3]
 8000dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	43da      	mvns	r2, r3
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685a      	ldr	r2, [r3, #4]
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	029b      	lsls	r3, r3, #10
 8000de4:	4013      	ands	r3, r2
 8000de6:	d003      	beq.n	8000df0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000df0:	4914      	ldr	r1, [pc, #80]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000df2:	2284      	movs	r2, #132	; 0x84
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000df8:	4a12      	ldr	r2, [pc, #72]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000dfa:	2380      	movs	r3, #128	; 0x80
 8000dfc:	58d3      	ldr	r3, [r2, r3]
 8000dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	43da      	mvns	r2, r3
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	4013      	ands	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685a      	ldr	r2, [r3, #4]
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	025b      	lsls	r3, r3, #9
 8000e12:	4013      	ands	r3, r2
 8000e14:	d003      	beq.n	8000e1e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e1e:	4909      	ldr	r1, [pc, #36]	; (8000e44 <HAL_GPIO_Init+0x2b8>)
 8000e20:	2280      	movs	r2, #128	; 0x80
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	40da      	lsrs	r2, r3
 8000e34:	1e13      	subs	r3, r2, #0
 8000e36:	d000      	beq.n	8000e3a <HAL_GPIO_Init+0x2ae>
 8000e38:	e6b0      	b.n	8000b9c <HAL_GPIO_Init+0x10>
  }
}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	46c0      	nop			; (mov r8, r8)
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b006      	add	sp, #24
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40021800 	.word	0x40021800
 8000e48:	50000400 	.word	0x50000400
 8000e4c:	50000800 	.word	0x50000800
 8000e50:	50000c00 	.word	0x50000c00

08000e54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a19      	ldr	r2, [pc, #100]	; (8000ec8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000e62:	4013      	ands	r3, r2
 8000e64:	0019      	movs	r1, r3
 8000e66:	4b17      	ldr	r3, [pc, #92]	; (8000ec4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d11f      	bne.n	8000eb8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000e78:	4b14      	ldr	r3, [pc, #80]	; (8000ecc <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	0013      	movs	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	189b      	adds	r3, r3, r2
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	4912      	ldr	r1, [pc, #72]	; (8000ed0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000e86:	0018      	movs	r0, r3
 8000e88:	f7ff f93a 	bl	8000100 <__udivsi3>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	3301      	adds	r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e92:	e008      	b.n	8000ea6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d003      	beq.n	8000ea2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	e001      	b.n	8000ea6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e009      	b.n	8000eba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ea6:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ea8:	695a      	ldr	r2, [r3, #20]
 8000eaa:	2380      	movs	r3, #128	; 0x80
 8000eac:	00db      	lsls	r3, r3, #3
 8000eae:	401a      	ands	r2, r3
 8000eb0:	2380      	movs	r3, #128	; 0x80
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d0ed      	beq.n	8000e94 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	0018      	movs	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b004      	add	sp, #16
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	40007000 	.word	0x40007000
 8000ec8:	fffff9ff 	.word	0xfffff9ff
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	000f4240 	.word	0x000f4240

08000ed4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b088      	sub	sp, #32
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d101      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e2f3      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2201      	movs	r2, #1
 8000eec:	4013      	ands	r3, r2
 8000eee:	d100      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x1e>
 8000ef0:	e07c      	b.n	8000fec <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ef2:	4bc3      	ldr	r3, [pc, #780]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	2238      	movs	r2, #56	; 0x38
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000efc:	4bc0      	ldr	r3, [pc, #768]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2203      	movs	r2, #3
 8000f02:	4013      	ands	r3, r2
 8000f04:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	2b10      	cmp	r3, #16
 8000f0a:	d102      	bne.n	8000f12 <HAL_RCC_OscConfig+0x3e>
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	2b03      	cmp	r3, #3
 8000f10:	d002      	beq.n	8000f18 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	2b08      	cmp	r3, #8
 8000f16:	d10b      	bne.n	8000f30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f18:	4bb9      	ldr	r3, [pc, #740]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	029b      	lsls	r3, r3, #10
 8000f20:	4013      	ands	r3, r2
 8000f22:	d062      	beq.n	8000fea <HAL_RCC_OscConfig+0x116>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d15e      	bne.n	8000fea <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e2ce      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685a      	ldr	r2, [r3, #4]
 8000f34:	2380      	movs	r3, #128	; 0x80
 8000f36:	025b      	lsls	r3, r3, #9
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d107      	bne.n	8000f4c <HAL_RCC_OscConfig+0x78>
 8000f3c:	4bb0      	ldr	r3, [pc, #704]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	4baf      	ldr	r3, [pc, #700]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f42:	2180      	movs	r1, #128	; 0x80
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	430a      	orrs	r2, r1
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	e020      	b.n	8000f8e <HAL_RCC_OscConfig+0xba>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685a      	ldr	r2, [r3, #4]
 8000f50:	23a0      	movs	r3, #160	; 0xa0
 8000f52:	02db      	lsls	r3, r3, #11
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d10e      	bne.n	8000f76 <HAL_RCC_OscConfig+0xa2>
 8000f58:	4ba9      	ldr	r3, [pc, #676]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4ba8      	ldr	r3, [pc, #672]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f5e:	2180      	movs	r1, #128	; 0x80
 8000f60:	02c9      	lsls	r1, r1, #11
 8000f62:	430a      	orrs	r2, r1
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	4ba6      	ldr	r3, [pc, #664]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4ba5      	ldr	r3, [pc, #660]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f6c:	2180      	movs	r1, #128	; 0x80
 8000f6e:	0249      	lsls	r1, r1, #9
 8000f70:	430a      	orrs	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	e00b      	b.n	8000f8e <HAL_RCC_OscConfig+0xba>
 8000f76:	4ba2      	ldr	r3, [pc, #648]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	4ba1      	ldr	r3, [pc, #644]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f7c:	49a1      	ldr	r1, [pc, #644]	; (8001204 <HAL_RCC_OscConfig+0x330>)
 8000f7e:	400a      	ands	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	4b9f      	ldr	r3, [pc, #636]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	4b9e      	ldr	r3, [pc, #632]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000f88:	499f      	ldr	r1, [pc, #636]	; (8001208 <HAL_RCC_OscConfig+0x334>)
 8000f8a:	400a      	ands	r2, r1
 8000f8c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d014      	beq.n	8000fc0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f96:	f7ff fd11 	bl	80009bc <HAL_GetTick>
 8000f9a:	0003      	movs	r3, r0
 8000f9c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fa0:	f7ff fd0c 	bl	80009bc <HAL_GetTick>
 8000fa4:	0002      	movs	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b64      	cmp	r3, #100	; 0x64
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e28d      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fb2:	4b93      	ldr	r3, [pc, #588]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	029b      	lsls	r3, r3, #10
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d0f0      	beq.n	8000fa0 <HAL_RCC_OscConfig+0xcc>
 8000fbe:	e015      	b.n	8000fec <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc0:	f7ff fcfc 	bl	80009bc <HAL_GetTick>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fc8:	e008      	b.n	8000fdc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fca:	f7ff fcf7 	bl	80009bc <HAL_GetTick>
 8000fce:	0002      	movs	r2, r0
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	2b64      	cmp	r3, #100	; 0x64
 8000fd6:	d901      	bls.n	8000fdc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	e278      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fdc:	4b88      	ldr	r3, [pc, #544]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	029b      	lsls	r3, r3, #10
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d1f0      	bne.n	8000fca <HAL_RCC_OscConfig+0xf6>
 8000fe8:	e000      	b.n	8000fec <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fea:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d100      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x124>
 8000ff6:	e099      	b.n	800112c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ff8:	4b81      	ldr	r3, [pc, #516]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	2238      	movs	r2, #56	; 0x38
 8000ffe:	4013      	ands	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001002:	4b7f      	ldr	r3, [pc, #508]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	2203      	movs	r2, #3
 8001008:	4013      	ands	r3, r2
 800100a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	2b10      	cmp	r3, #16
 8001010:	d102      	bne.n	8001018 <HAL_RCC_OscConfig+0x144>
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d002      	beq.n	800101e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d135      	bne.n	800108a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800101e:	4b78      	ldr	r3, [pc, #480]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	00db      	lsls	r3, r3, #3
 8001026:	4013      	ands	r3, r2
 8001028:	d005      	beq.n	8001036 <HAL_RCC_OscConfig+0x162>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e24b      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001036:	4b72      	ldr	r3, [pc, #456]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	4a74      	ldr	r2, [pc, #464]	; (800120c <HAL_RCC_OscConfig+0x338>)
 800103c:	4013      	ands	r3, r2
 800103e:	0019      	movs	r1, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	695b      	ldr	r3, [r3, #20]
 8001044:	021a      	lsls	r2, r3, #8
 8001046:	4b6e      	ldr	r3, [pc, #440]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001048:	430a      	orrs	r2, r1
 800104a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d112      	bne.n	8001078 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001052:	4b6b      	ldr	r3, [pc, #428]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a6e      	ldr	r2, [pc, #440]	; (8001210 <HAL_RCC_OscConfig+0x33c>)
 8001058:	4013      	ands	r3, r2
 800105a:	0019      	movs	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691a      	ldr	r2, [r3, #16]
 8001060:	4b67      	ldr	r3, [pc, #412]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001062:	430a      	orrs	r2, r1
 8001064:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001066:	4b66      	ldr	r3, [pc, #408]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	0adb      	lsrs	r3, r3, #11
 800106c:	2207      	movs	r2, #7
 800106e:	4013      	ands	r3, r2
 8001070:	4a68      	ldr	r2, [pc, #416]	; (8001214 <HAL_RCC_OscConfig+0x340>)
 8001072:	40da      	lsrs	r2, r3
 8001074:	4b68      	ldr	r3, [pc, #416]	; (8001218 <HAL_RCC_OscConfig+0x344>)
 8001076:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001078:	4b68      	ldr	r3, [pc, #416]	; (800121c <HAL_RCC_OscConfig+0x348>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	0018      	movs	r0, r3
 800107e:	f7ff fc41 	bl	8000904 <HAL_InitTick>
 8001082:	1e03      	subs	r3, r0, #0
 8001084:	d051      	beq.n	800112a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e221      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	68db      	ldr	r3, [r3, #12]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d030      	beq.n	80010f4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001092:	4b5b      	ldr	r3, [pc, #364]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a5e      	ldr	r2, [pc, #376]	; (8001210 <HAL_RCC_OscConfig+0x33c>)
 8001098:	4013      	ands	r3, r2
 800109a:	0019      	movs	r1, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	691a      	ldr	r2, [r3, #16]
 80010a0:	4b57      	ldr	r3, [pc, #348]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010a2:	430a      	orrs	r2, r1
 80010a4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80010a6:	4b56      	ldr	r3, [pc, #344]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	4b55      	ldr	r3, [pc, #340]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010ac:	2180      	movs	r1, #128	; 0x80
 80010ae:	0049      	lsls	r1, r1, #1
 80010b0:	430a      	orrs	r2, r1
 80010b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010b4:	f7ff fc82 	bl	80009bc <HAL_GetTick>
 80010b8:	0003      	movs	r3, r0
 80010ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010bc:	e008      	b.n	80010d0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010be:	f7ff fc7d 	bl	80009bc <HAL_GetTick>
 80010c2:	0002      	movs	r2, r0
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e1fe      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010d0:	4b4b      	ldr	r3, [pc, #300]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	4013      	ands	r3, r2
 80010da:	d0f0      	beq.n	80010be <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010dc:	4b48      	ldr	r3, [pc, #288]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	4a4a      	ldr	r2, [pc, #296]	; (800120c <HAL_RCC_OscConfig+0x338>)
 80010e2:	4013      	ands	r3, r2
 80010e4:	0019      	movs	r1, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	021a      	lsls	r2, r3, #8
 80010ec:	4b44      	ldr	r3, [pc, #272]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010ee:	430a      	orrs	r2, r1
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	e01b      	b.n	800112c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80010f4:	4b42      	ldr	r3, [pc, #264]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b41      	ldr	r3, [pc, #260]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80010fa:	4949      	ldr	r1, [pc, #292]	; (8001220 <HAL_RCC_OscConfig+0x34c>)
 80010fc:	400a      	ands	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001100:	f7ff fc5c 	bl	80009bc <HAL_GetTick>
 8001104:	0003      	movs	r3, r0
 8001106:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800110a:	f7ff fc57 	bl	80009bc <HAL_GetTick>
 800110e:	0002      	movs	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e1d8      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800111c:	4b38      	ldr	r3, [pc, #224]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	2380      	movs	r3, #128	; 0x80
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	4013      	ands	r3, r2
 8001126:	d1f0      	bne.n	800110a <HAL_RCC_OscConfig+0x236>
 8001128:	e000      	b.n	800112c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800112a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2208      	movs	r2, #8
 8001132:	4013      	ands	r3, r2
 8001134:	d047      	beq.n	80011c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001136:	4b32      	ldr	r3, [pc, #200]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	2238      	movs	r2, #56	; 0x38
 800113c:	4013      	ands	r3, r2
 800113e:	2b18      	cmp	r3, #24
 8001140:	d10a      	bne.n	8001158 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001142:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001146:	2202      	movs	r2, #2
 8001148:	4013      	ands	r3, r2
 800114a:	d03c      	beq.n	80011c6 <HAL_RCC_OscConfig+0x2f2>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d138      	bne.n	80011c6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e1ba      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d019      	beq.n	8001194 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001160:	4b27      	ldr	r3, [pc, #156]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001162:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001164:	4b26      	ldr	r3, [pc, #152]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001166:	2101      	movs	r1, #1
 8001168:	430a      	orrs	r2, r1
 800116a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800116c:	f7ff fc26 	bl	80009bc <HAL_GetTick>
 8001170:	0003      	movs	r3, r0
 8001172:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001176:	f7ff fc21 	bl	80009bc <HAL_GetTick>
 800117a:	0002      	movs	r2, r0
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e1a2      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001188:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 800118a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800118c:	2202      	movs	r2, #2
 800118e:	4013      	ands	r3, r2
 8001190:	d0f1      	beq.n	8001176 <HAL_RCC_OscConfig+0x2a2>
 8001192:	e018      	b.n	80011c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001194:	4b1a      	ldr	r3, [pc, #104]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 8001196:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001198:	4b19      	ldr	r3, [pc, #100]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 800119a:	2101      	movs	r1, #1
 800119c:	438a      	bics	r2, r1
 800119e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011a0:	f7ff fc0c 	bl	80009bc <HAL_GetTick>
 80011a4:	0003      	movs	r3, r0
 80011a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011a8:	e008      	b.n	80011bc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011aa:	f7ff fc07 	bl	80009bc <HAL_GetTick>
 80011ae:	0002      	movs	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d901      	bls.n	80011bc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e188      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011bc:	4b10      	ldr	r3, [pc, #64]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80011be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c0:	2202      	movs	r2, #2
 80011c2:	4013      	ands	r3, r2
 80011c4:	d1f1      	bne.n	80011aa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2204      	movs	r2, #4
 80011cc:	4013      	ands	r3, r2
 80011ce:	d100      	bne.n	80011d2 <HAL_RCC_OscConfig+0x2fe>
 80011d0:	e0c6      	b.n	8001360 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011d2:	231f      	movs	r3, #31
 80011d4:	18fb      	adds	r3, r7, r3
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	2238      	movs	r2, #56	; 0x38
 80011e0:	4013      	ands	r3, r2
 80011e2:	2b20      	cmp	r3, #32
 80011e4:	d11e      	bne.n	8001224 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <HAL_RCC_OscConfig+0x32c>)
 80011e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011ea:	2202      	movs	r2, #2
 80011ec:	4013      	ands	r3, r2
 80011ee:	d100      	bne.n	80011f2 <HAL_RCC_OscConfig+0x31e>
 80011f0:	e0b6      	b.n	8001360 <HAL_RCC_OscConfig+0x48c>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d000      	beq.n	80011fc <HAL_RCC_OscConfig+0x328>
 80011fa:	e0b1      	b.n	8001360 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e166      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
 8001200:	40021000 	.word	0x40021000
 8001204:	fffeffff 	.word	0xfffeffff
 8001208:	fffbffff 	.word	0xfffbffff
 800120c:	ffff80ff 	.word	0xffff80ff
 8001210:	ffffc7ff 	.word	0xffffc7ff
 8001214:	00f42400 	.word	0x00f42400
 8001218:	20000000 	.word	0x20000000
 800121c:	20000004 	.word	0x20000004
 8001220:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001224:	4bac      	ldr	r3, [pc, #688]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001226:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	055b      	lsls	r3, r3, #21
 800122c:	4013      	ands	r3, r2
 800122e:	d101      	bne.n	8001234 <HAL_RCC_OscConfig+0x360>
 8001230:	2301      	movs	r3, #1
 8001232:	e000      	b.n	8001236 <HAL_RCC_OscConfig+0x362>
 8001234:	2300      	movs	r3, #0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d011      	beq.n	800125e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4ba7      	ldr	r3, [pc, #668]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800123c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800123e:	4ba6      	ldr	r3, [pc, #664]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001240:	2180      	movs	r1, #128	; 0x80
 8001242:	0549      	lsls	r1, r1, #21
 8001244:	430a      	orrs	r2, r1
 8001246:	63da      	str	r2, [r3, #60]	; 0x3c
 8001248:	4ba3      	ldr	r3, [pc, #652]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800124a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800124c:	2380      	movs	r3, #128	; 0x80
 800124e:	055b      	lsls	r3, r3, #21
 8001250:	4013      	ands	r3, r2
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001256:	231f      	movs	r3, #31
 8001258:	18fb      	adds	r3, r7, r3
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800125e:	4b9f      	ldr	r3, [pc, #636]	; (80014dc <HAL_RCC_OscConfig+0x608>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	4013      	ands	r3, r2
 8001268:	d11a      	bne.n	80012a0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800126a:	4b9c      	ldr	r3, [pc, #624]	; (80014dc <HAL_RCC_OscConfig+0x608>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4b9b      	ldr	r3, [pc, #620]	; (80014dc <HAL_RCC_OscConfig+0x608>)
 8001270:	2180      	movs	r1, #128	; 0x80
 8001272:	0049      	lsls	r1, r1, #1
 8001274:	430a      	orrs	r2, r1
 8001276:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001278:	f7ff fba0 	bl	80009bc <HAL_GetTick>
 800127c:	0003      	movs	r3, r0
 800127e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001282:	f7ff fb9b 	bl	80009bc <HAL_GetTick>
 8001286:	0002      	movs	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e11c      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001294:	4b91      	ldr	r3, [pc, #580]	; (80014dc <HAL_RCC_OscConfig+0x608>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	2380      	movs	r3, #128	; 0x80
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	4013      	ands	r3, r2
 800129e:	d0f0      	beq.n	8001282 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d106      	bne.n	80012b6 <HAL_RCC_OscConfig+0x3e2>
 80012a8:	4b8b      	ldr	r3, [pc, #556]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012ac:	4b8a      	ldr	r3, [pc, #552]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012ae:	2101      	movs	r1, #1
 80012b0:	430a      	orrs	r2, r1
 80012b2:	65da      	str	r2, [r3, #92]	; 0x5c
 80012b4:	e01c      	b.n	80012f0 <HAL_RCC_OscConfig+0x41c>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	2b05      	cmp	r3, #5
 80012bc:	d10c      	bne.n	80012d8 <HAL_RCC_OscConfig+0x404>
 80012be:	4b86      	ldr	r3, [pc, #536]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012c2:	4b85      	ldr	r3, [pc, #532]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012c4:	2104      	movs	r1, #4
 80012c6:	430a      	orrs	r2, r1
 80012c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80012ca:	4b83      	ldr	r3, [pc, #524]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012ce:	4b82      	ldr	r3, [pc, #520]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012d0:	2101      	movs	r1, #1
 80012d2:	430a      	orrs	r2, r1
 80012d4:	65da      	str	r2, [r3, #92]	; 0x5c
 80012d6:	e00b      	b.n	80012f0 <HAL_RCC_OscConfig+0x41c>
 80012d8:	4b7f      	ldr	r3, [pc, #508]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012dc:	4b7e      	ldr	r3, [pc, #504]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012de:	2101      	movs	r1, #1
 80012e0:	438a      	bics	r2, r1
 80012e2:	65da      	str	r2, [r3, #92]	; 0x5c
 80012e4:	4b7c      	ldr	r3, [pc, #496]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80012e8:	4b7b      	ldr	r3, [pc, #492]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80012ea:	2104      	movs	r1, #4
 80012ec:	438a      	bics	r2, r1
 80012ee:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d014      	beq.n	8001322 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f8:	f7ff fb60 	bl	80009bc <HAL_GetTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001300:	e009      	b.n	8001316 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001302:	f7ff fb5b 	bl	80009bc <HAL_GetTick>
 8001306:	0002      	movs	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	4a74      	ldr	r2, [pc, #464]	; (80014e0 <HAL_RCC_OscConfig+0x60c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e0db      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001316:	4b70      	ldr	r3, [pc, #448]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800131a:	2202      	movs	r2, #2
 800131c:	4013      	ands	r3, r2
 800131e:	d0f0      	beq.n	8001302 <HAL_RCC_OscConfig+0x42e>
 8001320:	e013      	b.n	800134a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001322:	f7ff fb4b 	bl	80009bc <HAL_GetTick>
 8001326:	0003      	movs	r3, r0
 8001328:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800132a:	e009      	b.n	8001340 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132c:	f7ff fb46 	bl	80009bc <HAL_GetTick>
 8001330:	0002      	movs	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	4a6a      	ldr	r2, [pc, #424]	; (80014e0 <HAL_RCC_OscConfig+0x60c>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d901      	bls.n	8001340 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e0c6      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001340:	4b65      	ldr	r3, [pc, #404]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001344:	2202      	movs	r2, #2
 8001346:	4013      	ands	r3, r2
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800134a:	231f      	movs	r3, #31
 800134c:	18fb      	adds	r3, r7, r3
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d105      	bne.n	8001360 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001354:	4b60      	ldr	r3, [pc, #384]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001356:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001358:	4b5f      	ldr	r3, [pc, #380]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800135a:	4962      	ldr	r1, [pc, #392]	; (80014e4 <HAL_RCC_OscConfig+0x610>)
 800135c:	400a      	ands	r2, r1
 800135e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d100      	bne.n	800136a <HAL_RCC_OscConfig+0x496>
 8001368:	e0b0      	b.n	80014cc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800136a:	4b5b      	ldr	r3, [pc, #364]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	2238      	movs	r2, #56	; 0x38
 8001370:	4013      	ands	r3, r2
 8001372:	2b10      	cmp	r3, #16
 8001374:	d100      	bne.n	8001378 <HAL_RCC_OscConfig+0x4a4>
 8001376:	e078      	b.n	800146a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	69db      	ldr	r3, [r3, #28]
 800137c:	2b02      	cmp	r3, #2
 800137e:	d153      	bne.n	8001428 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001380:	4b55      	ldr	r3, [pc, #340]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b54      	ldr	r3, [pc, #336]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001386:	4958      	ldr	r1, [pc, #352]	; (80014e8 <HAL_RCC_OscConfig+0x614>)
 8001388:	400a      	ands	r2, r1
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138c:	f7ff fb16 	bl	80009bc <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001396:	f7ff fb11 	bl	80009bc <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e092      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013a8:	4b4b      	ldr	r3, [pc, #300]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2380      	movs	r3, #128	; 0x80
 80013ae:	049b      	lsls	r3, r3, #18
 80013b0:	4013      	ands	r3, r2
 80013b2:	d1f0      	bne.n	8001396 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013b4:	4b48      	ldr	r3, [pc, #288]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	4a4c      	ldr	r2, [pc, #304]	; (80014ec <HAL_RCC_OscConfig+0x618>)
 80013ba:	4013      	ands	r3, r2
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a1a      	ldr	r2, [r3, #32]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c6:	431a      	orrs	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	431a      	orrs	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	431a      	orrs	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	431a      	orrs	r2, r3
 80013dc:	4b3e      	ldr	r3, [pc, #248]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013de:	430a      	orrs	r2, r1
 80013e0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013e2:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b3c      	ldr	r3, [pc, #240]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013e8:	2180      	movs	r1, #128	; 0x80
 80013ea:	0449      	lsls	r1, r1, #17
 80013ec:	430a      	orrs	r2, r1
 80013ee:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80013f0:	4b39      	ldr	r3, [pc, #228]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013f2:	68da      	ldr	r2, [r3, #12]
 80013f4:	4b38      	ldr	r3, [pc, #224]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 80013f6:	2180      	movs	r1, #128	; 0x80
 80013f8:	0549      	lsls	r1, r1, #21
 80013fa:	430a      	orrs	r2, r1
 80013fc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fe:	f7ff fadd 	bl	80009bc <HAL_GetTick>
 8001402:	0003      	movs	r3, r0
 8001404:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001408:	f7ff fad8 	bl	80009bc <HAL_GetTick>
 800140c:	0002      	movs	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e059      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141a:	4b2f      	ldr	r3, [pc, #188]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	2380      	movs	r3, #128	; 0x80
 8001420:	049b      	lsls	r3, r3, #18
 8001422:	4013      	ands	r3, r2
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0x534>
 8001426:	e051      	b.n	80014cc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001428:	4b2b      	ldr	r3, [pc, #172]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4b2a      	ldr	r3, [pc, #168]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800142e:	492e      	ldr	r1, [pc, #184]	; (80014e8 <HAL_RCC_OscConfig+0x614>)
 8001430:	400a      	ands	r2, r1
 8001432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fac2 	bl	80009bc <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800143e:	f7ff fabd 	bl	80009bc <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e03e      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001450:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	049b      	lsls	r3, r3, #18
 8001458:	4013      	ands	r3, r2
 800145a:	d1f0      	bne.n	800143e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800145c:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001462:	4923      	ldr	r1, [pc, #140]	; (80014f0 <HAL_RCC_OscConfig+0x61c>)
 8001464:	400a      	ands	r2, r1
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	e030      	b.n	80014cc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d101      	bne.n	8001476 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e02b      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <HAL_RCC_OscConfig+0x604>)
 8001478:	68db      	ldr	r3, [r3, #12]
 800147a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	2203      	movs	r2, #3
 8001480:	401a      	ands	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	429a      	cmp	r2, r3
 8001488:	d11e      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	2270      	movs	r2, #112	; 0x70
 800148e:	401a      	ands	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001494:	429a      	cmp	r2, r3
 8001496:	d117      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	23fe      	movs	r3, #254	; 0xfe
 800149c:	01db      	lsls	r3, r3, #7
 800149e:	401a      	ands	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014a4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d10e      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	23f8      	movs	r3, #248	; 0xf8
 80014ae:	039b      	lsls	r3, r3, #14
 80014b0:	401a      	ands	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d106      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	0f5b      	lsrs	r3, r3, #29
 80014be:	075a      	lsls	r2, r3, #29
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d001      	beq.n	80014cc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	0018      	movs	r0, r3
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b008      	add	sp, #32
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40007000 	.word	0x40007000
 80014e0:	00001388 	.word	0x00001388
 80014e4:	efffffff 	.word	0xefffffff
 80014e8:	feffffff 	.word	0xfeffffff
 80014ec:	1fc1808c 	.word	0x1fc1808c
 80014f0:	effefffc 	.word	0xeffefffc

080014f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d101      	bne.n	8001508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e0e9      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001508:	4b76      	ldr	r3, [pc, #472]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2207      	movs	r2, #7
 800150e:	4013      	ands	r3, r2
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	429a      	cmp	r2, r3
 8001514:	d91e      	bls.n	8001554 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001516:	4b73      	ldr	r3, [pc, #460]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2207      	movs	r2, #7
 800151c:	4393      	bics	r3, r2
 800151e:	0019      	movs	r1, r3
 8001520:	4b70      	ldr	r3, [pc, #448]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001528:	f7ff fa48 	bl	80009bc <HAL_GetTick>
 800152c:	0003      	movs	r3, r0
 800152e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001530:	e009      	b.n	8001546 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001532:	f7ff fa43 	bl	80009bc <HAL_GetTick>
 8001536:	0002      	movs	r2, r0
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	4a6a      	ldr	r2, [pc, #424]	; (80016e8 <HAL_RCC_ClockConfig+0x1f4>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e0ca      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001546:	4b67      	ldr	r3, [pc, #412]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2207      	movs	r2, #7
 800154c:	4013      	ands	r3, r2
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	429a      	cmp	r2, r3
 8001552:	d1ee      	bne.n	8001532 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d015      	beq.n	800158a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2204      	movs	r2, #4
 8001564:	4013      	ands	r3, r2
 8001566:	d006      	beq.n	8001576 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001568:	4b60      	ldr	r3, [pc, #384]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	4b5f      	ldr	r3, [pc, #380]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 800156e:	21e0      	movs	r1, #224	; 0xe0
 8001570:	01c9      	lsls	r1, r1, #7
 8001572:	430a      	orrs	r2, r1
 8001574:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001576:	4b5d      	ldr	r3, [pc, #372]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	4a5d      	ldr	r2, [pc, #372]	; (80016f0 <HAL_RCC_ClockConfig+0x1fc>)
 800157c:	4013      	ands	r3, r2
 800157e:	0019      	movs	r1, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689a      	ldr	r2, [r3, #8]
 8001584:	4b59      	ldr	r3, [pc, #356]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 8001586:	430a      	orrs	r2, r1
 8001588:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2201      	movs	r2, #1
 8001590:	4013      	ands	r3, r2
 8001592:	d057      	beq.n	8001644 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d107      	bne.n	80015ac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800159c:	4b53      	ldr	r3, [pc, #332]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	2380      	movs	r3, #128	; 0x80
 80015a2:	029b      	lsls	r3, r3, #10
 80015a4:	4013      	ands	r3, r2
 80015a6:	d12b      	bne.n	8001600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e097      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d107      	bne.n	80015c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015b4:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	2380      	movs	r3, #128	; 0x80
 80015ba:	049b      	lsls	r3, r3, #18
 80015bc:	4013      	ands	r3, r2
 80015be:	d11f      	bne.n	8001600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e08b      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d107      	bne.n	80015dc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015cc:	4b47      	ldr	r3, [pc, #284]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	4013      	ands	r3, r2
 80015d6:	d113      	bne.n	8001600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e07f      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b03      	cmp	r3, #3
 80015e2:	d106      	bne.n	80015f2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015e4:	4b41      	ldr	r3, [pc, #260]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 80015e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e8:	2202      	movs	r2, #2
 80015ea:	4013      	ands	r3, r2
 80015ec:	d108      	bne.n	8001600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e074      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015f2:	4b3e      	ldr	r3, [pc, #248]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 80015f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015f6:	2202      	movs	r2, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	d101      	bne.n	8001600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e06d      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001600:	4b3a      	ldr	r3, [pc, #232]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	2207      	movs	r2, #7
 8001606:	4393      	bics	r3, r2
 8001608:	0019      	movs	r1, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	4b37      	ldr	r3, [pc, #220]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 8001610:	430a      	orrs	r2, r1
 8001612:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001614:	f7ff f9d2 	bl	80009bc <HAL_GetTick>
 8001618:	0003      	movs	r3, r0
 800161a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161c:	e009      	b.n	8001632 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800161e:	f7ff f9cd 	bl	80009bc <HAL_GetTick>
 8001622:	0002      	movs	r2, r0
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	4a2f      	ldr	r2, [pc, #188]	; (80016e8 <HAL_RCC_ClockConfig+0x1f4>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e054      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001632:	4b2e      	ldr	r3, [pc, #184]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	2238      	movs	r2, #56	; 0x38
 8001638:	401a      	ands	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	429a      	cmp	r2, r3
 8001642:	d1ec      	bne.n	800161e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001644:	4b27      	ldr	r3, [pc, #156]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2207      	movs	r2, #7
 800164a:	4013      	ands	r3, r2
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d21e      	bcs.n	8001690 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2207      	movs	r2, #7
 8001658:	4393      	bics	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001664:	f7ff f9aa 	bl	80009bc <HAL_GetTick>
 8001668:	0003      	movs	r3, r0
 800166a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800166c:	e009      	b.n	8001682 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800166e:	f7ff f9a5 	bl	80009bc <HAL_GetTick>
 8001672:	0002      	movs	r2, r0
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	4a1b      	ldr	r2, [pc, #108]	; (80016e8 <HAL_RCC_ClockConfig+0x1f4>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e02c      	b.n	80016dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001682:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2207      	movs	r2, #7
 8001688:	4013      	ands	r3, r2
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	429a      	cmp	r2, r3
 800168e:	d1ee      	bne.n	800166e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2204      	movs	r2, #4
 8001696:	4013      	ands	r3, r2
 8001698:	d009      	beq.n	80016ae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800169a:	4b14      	ldr	r3, [pc, #80]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	4a15      	ldr	r2, [pc, #84]	; (80016f4 <HAL_RCC_ClockConfig+0x200>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	0019      	movs	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68da      	ldr	r2, [r3, #12]
 80016a8:	4b10      	ldr	r3, [pc, #64]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 80016aa:	430a      	orrs	r2, r1
 80016ac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80016ae:	f000 f829 	bl	8001704 <HAL_RCC_GetSysClockFreq>
 80016b2:	0001      	movs	r1, r0
 80016b4:	4b0d      	ldr	r3, [pc, #52]	; (80016ec <HAL_RCC_ClockConfig+0x1f8>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	220f      	movs	r2, #15
 80016bc:	401a      	ands	r2, r3
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <HAL_RCC_ClockConfig+0x204>)
 80016c0:	0092      	lsls	r2, r2, #2
 80016c2:	58d3      	ldr	r3, [r2, r3]
 80016c4:	221f      	movs	r2, #31
 80016c6:	4013      	ands	r3, r2
 80016c8:	000a      	movs	r2, r1
 80016ca:	40da      	lsrs	r2, r3
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_RCC_ClockConfig+0x208>)
 80016ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80016d0:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <HAL_RCC_ClockConfig+0x20c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7ff f915 	bl	8000904 <HAL_InitTick>
 80016da:	0003      	movs	r3, r0
}
 80016dc:	0018      	movs	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	b004      	add	sp, #16
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40022000 	.word	0x40022000
 80016e8:	00001388 	.word	0x00001388
 80016ec:	40021000 	.word	0x40021000
 80016f0:	fffff0ff 	.word	0xfffff0ff
 80016f4:	ffff8fff 	.word	0xffff8fff
 80016f8:	08002ad0 	.word	0x08002ad0
 80016fc:	20000000 	.word	0x20000000
 8001700:	20000004 	.word	0x20000004

08001704 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800170a:	4b3c      	ldr	r3, [pc, #240]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2238      	movs	r2, #56	; 0x38
 8001710:	4013      	ands	r3, r2
 8001712:	d10f      	bne.n	8001734 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001714:	4b39      	ldr	r3, [pc, #228]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	0adb      	lsrs	r3, r3, #11
 800171a:	2207      	movs	r2, #7
 800171c:	4013      	ands	r3, r2
 800171e:	2201      	movs	r2, #1
 8001720:	409a      	lsls	r2, r3
 8001722:	0013      	movs	r3, r2
 8001724:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001726:	6839      	ldr	r1, [r7, #0]
 8001728:	4835      	ldr	r0, [pc, #212]	; (8001800 <HAL_RCC_GetSysClockFreq+0xfc>)
 800172a:	f7fe fce9 	bl	8000100 <__udivsi3>
 800172e:	0003      	movs	r3, r0
 8001730:	613b      	str	r3, [r7, #16]
 8001732:	e05d      	b.n	80017f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001734:	4b31      	ldr	r3, [pc, #196]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	2238      	movs	r2, #56	; 0x38
 800173a:	4013      	ands	r3, r2
 800173c:	2b08      	cmp	r3, #8
 800173e:	d102      	bne.n	8001746 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001740:	4b30      	ldr	r3, [pc, #192]	; (8001804 <HAL_RCC_GetSysClockFreq+0x100>)
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	e054      	b.n	80017f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001746:	4b2d      	ldr	r3, [pc, #180]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	2238      	movs	r2, #56	; 0x38
 800174c:	4013      	ands	r3, r2
 800174e:	2b10      	cmp	r3, #16
 8001750:	d138      	bne.n	80017c4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001752:	4b2a      	ldr	r3, [pc, #168]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	2203      	movs	r2, #3
 8001758:	4013      	ands	r3, r2
 800175a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800175c:	4b27      	ldr	r3, [pc, #156]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	091b      	lsrs	r3, r3, #4
 8001762:	2207      	movs	r2, #7
 8001764:	4013      	ands	r3, r2
 8001766:	3301      	adds	r3, #1
 8001768:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b03      	cmp	r3, #3
 800176e:	d10d      	bne.n	800178c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	4824      	ldr	r0, [pc, #144]	; (8001804 <HAL_RCC_GetSysClockFreq+0x100>)
 8001774:	f7fe fcc4 	bl	8000100 <__udivsi3>
 8001778:	0003      	movs	r3, r0
 800177a:	0019      	movs	r1, r3
 800177c:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	0a1b      	lsrs	r3, r3, #8
 8001782:	227f      	movs	r2, #127	; 0x7f
 8001784:	4013      	ands	r3, r2
 8001786:	434b      	muls	r3, r1
 8001788:	617b      	str	r3, [r7, #20]
        break;
 800178a:	e00d      	b.n	80017a8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	481c      	ldr	r0, [pc, #112]	; (8001800 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001790:	f7fe fcb6 	bl	8000100 <__udivsi3>
 8001794:	0003      	movs	r3, r0
 8001796:	0019      	movs	r1, r3
 8001798:	4b18      	ldr	r3, [pc, #96]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	0a1b      	lsrs	r3, r3, #8
 800179e:	227f      	movs	r2, #127	; 0x7f
 80017a0:	4013      	ands	r3, r2
 80017a2:	434b      	muls	r3, r1
 80017a4:	617b      	str	r3, [r7, #20]
        break;
 80017a6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	0f5b      	lsrs	r3, r3, #29
 80017ae:	2207      	movs	r2, #7
 80017b0:	4013      	ands	r3, r2
 80017b2:	3301      	adds	r3, #1
 80017b4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	6978      	ldr	r0, [r7, #20]
 80017ba:	f7fe fca1 	bl	8000100 <__udivsi3>
 80017be:	0003      	movs	r3, r0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	e015      	b.n	80017f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017c4:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2238      	movs	r2, #56	; 0x38
 80017ca:	4013      	ands	r3, r2
 80017cc:	2b20      	cmp	r3, #32
 80017ce:	d103      	bne.n	80017d8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	021b      	lsls	r3, r3, #8
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	e00b      	b.n	80017f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	2238      	movs	r2, #56	; 0x38
 80017de:	4013      	ands	r3, r2
 80017e0:	2b18      	cmp	r3, #24
 80017e2:	d103      	bne.n	80017ec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80017e4:	23fa      	movs	r3, #250	; 0xfa
 80017e6:	01db      	lsls	r3, r3, #7
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	e001      	b.n	80017f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80017f0:	693b      	ldr	r3, [r7, #16]
}
 80017f2:	0018      	movs	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b006      	add	sp, #24
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	40021000 	.word	0x40021000
 8001800:	00f42400 	.word	0x00f42400
 8001804:	007a1200 	.word	0x007a1200

08001808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e04a      	b.n	80018b0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	223d      	movs	r2, #61	; 0x3d
 800181e:	5c9b      	ldrb	r3, [r3, r2]
 8001820:	b2db      	uxtb	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	d107      	bne.n	8001836 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	223c      	movs	r2, #60	; 0x3c
 800182a:	2100      	movs	r1, #0
 800182c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	0018      	movs	r0, r3
 8001832:	f7fe ff57 	bl	80006e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	223d      	movs	r2, #61	; 0x3d
 800183a:	2102      	movs	r1, #2
 800183c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3304      	adds	r3, #4
 8001846:	0019      	movs	r1, r3
 8001848:	0010      	movs	r0, r2
 800184a:	f000 fcb9 	bl	80021c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2248      	movs	r2, #72	; 0x48
 8001852:	2101      	movs	r1, #1
 8001854:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	223e      	movs	r2, #62	; 0x3e
 800185a:	2101      	movs	r1, #1
 800185c:	5499      	strb	r1, [r3, r2]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	223f      	movs	r2, #63	; 0x3f
 8001862:	2101      	movs	r1, #1
 8001864:	5499      	strb	r1, [r3, r2]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2240      	movs	r2, #64	; 0x40
 800186a:	2101      	movs	r1, #1
 800186c:	5499      	strb	r1, [r3, r2]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2241      	movs	r2, #65	; 0x41
 8001872:	2101      	movs	r1, #1
 8001874:	5499      	strb	r1, [r3, r2]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2242      	movs	r2, #66	; 0x42
 800187a:	2101      	movs	r1, #1
 800187c:	5499      	strb	r1, [r3, r2]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2243      	movs	r2, #67	; 0x43
 8001882:	2101      	movs	r1, #1
 8001884:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2244      	movs	r2, #68	; 0x44
 800188a:	2101      	movs	r1, #1
 800188c:	5499      	strb	r1, [r3, r2]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2245      	movs	r2, #69	; 0x45
 8001892:	2101      	movs	r1, #1
 8001894:	5499      	strb	r1, [r3, r2]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2246      	movs	r2, #70	; 0x46
 800189a:	2101      	movs	r1, #1
 800189c:	5499      	strb	r1, [r3, r2]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2247      	movs	r2, #71	; 0x47
 80018a2:	2101      	movs	r1, #1
 80018a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	223d      	movs	r2, #61	; 0x3d
 80018aa:	2101      	movs	r1, #1
 80018ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b002      	add	sp, #8
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	223d      	movs	r2, #61	; 0x3d
 80018c4:	5c9b      	ldrb	r3, [r3, r2]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d001      	beq.n	80018d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e037      	b.n	8001940 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	223d      	movs	r2, #61	; 0x3d
 80018d4:	2102      	movs	r1, #2
 80018d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2101      	movs	r1, #1
 80018e4:	430a      	orrs	r2, r1
 80018e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a16      	ldr	r2, [pc, #88]	; (8001948 <HAL_TIM_Base_Start_IT+0x90>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d004      	beq.n	80018fc <HAL_TIM_Base_Start_IT+0x44>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a15      	ldr	r2, [pc, #84]	; (800194c <HAL_TIM_Base_Start_IT+0x94>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d116      	bne.n	800192a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	4a13      	ldr	r2, [pc, #76]	; (8001950 <HAL_TIM_Base_Start_IT+0x98>)
 8001904:	4013      	ands	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2b06      	cmp	r3, #6
 800190c:	d016      	beq.n	800193c <HAL_TIM_Base_Start_IT+0x84>
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	025b      	lsls	r3, r3, #9
 8001914:	429a      	cmp	r2, r3
 8001916:	d011      	beq.n	800193c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2101      	movs	r1, #1
 8001924:	430a      	orrs	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001928:	e008      	b.n	800193c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2101      	movs	r1, #1
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	e000      	b.n	800193e <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800193c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	0018      	movs	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	b004      	add	sp, #16
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40012c00 	.word	0x40012c00
 800194c:	40000400 	.word	0x40000400
 8001950:	00010007 	.word	0x00010007

08001954 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e04a      	b.n	80019fc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	223d      	movs	r2, #61	; 0x3d
 800196a:	5c9b      	ldrb	r3, [r3, r2]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	d107      	bne.n	8001982 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	223c      	movs	r2, #60	; 0x3c
 8001976:	2100      	movs	r1, #0
 8001978:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	0018      	movs	r0, r3
 800197e:	f000 f841 	bl	8001a04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	223d      	movs	r2, #61	; 0x3d
 8001986:	2102      	movs	r1, #2
 8001988:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3304      	adds	r3, #4
 8001992:	0019      	movs	r1, r3
 8001994:	0010      	movs	r0, r2
 8001996:	f000 fc13 	bl	80021c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2248      	movs	r2, #72	; 0x48
 800199e:	2101      	movs	r1, #1
 80019a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	223e      	movs	r2, #62	; 0x3e
 80019a6:	2101      	movs	r1, #1
 80019a8:	5499      	strb	r1, [r3, r2]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	223f      	movs	r2, #63	; 0x3f
 80019ae:	2101      	movs	r1, #1
 80019b0:	5499      	strb	r1, [r3, r2]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2240      	movs	r2, #64	; 0x40
 80019b6:	2101      	movs	r1, #1
 80019b8:	5499      	strb	r1, [r3, r2]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2241      	movs	r2, #65	; 0x41
 80019be:	2101      	movs	r1, #1
 80019c0:	5499      	strb	r1, [r3, r2]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2242      	movs	r2, #66	; 0x42
 80019c6:	2101      	movs	r1, #1
 80019c8:	5499      	strb	r1, [r3, r2]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2243      	movs	r2, #67	; 0x43
 80019ce:	2101      	movs	r1, #1
 80019d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2244      	movs	r2, #68	; 0x44
 80019d6:	2101      	movs	r1, #1
 80019d8:	5499      	strb	r1, [r3, r2]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2245      	movs	r2, #69	; 0x45
 80019de:	2101      	movs	r1, #1
 80019e0:	5499      	strb	r1, [r3, r2]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2246      	movs	r2, #70	; 0x46
 80019e6:	2101      	movs	r1, #1
 80019e8:	5499      	strb	r1, [r3, r2]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2247      	movs	r2, #71	; 0x47
 80019ee:	2101      	movs	r1, #1
 80019f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	223d      	movs	r2, #61	; 0x3d
 80019f6:	2101      	movs	r1, #1
 80019f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	0018      	movs	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b002      	add	sp, #8
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b002      	add	sp, #8
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d108      	bne.n	8001a36 <HAL_TIM_PWM_Start+0x22>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	223e      	movs	r2, #62	; 0x3e
 8001a28:	5c9b      	ldrb	r3, [r3, r2]
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	4193      	sbcs	r3, r2
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	e037      	b.n	8001aa6 <HAL_TIM_PWM_Start+0x92>
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	2b04      	cmp	r3, #4
 8001a3a:	d108      	bne.n	8001a4e <HAL_TIM_PWM_Start+0x3a>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	223f      	movs	r2, #63	; 0x3f
 8001a40:	5c9b      	ldrb	r3, [r3, r2]
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	3b01      	subs	r3, #1
 8001a46:	1e5a      	subs	r2, r3, #1
 8001a48:	4193      	sbcs	r3, r2
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	e02b      	b.n	8001aa6 <HAL_TIM_PWM_Start+0x92>
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d108      	bne.n	8001a66 <HAL_TIM_PWM_Start+0x52>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2240      	movs	r2, #64	; 0x40
 8001a58:	5c9b      	ldrb	r3, [r3, r2]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	1e5a      	subs	r2, r3, #1
 8001a60:	4193      	sbcs	r3, r2
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	e01f      	b.n	8001aa6 <HAL_TIM_PWM_Start+0x92>
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	2b0c      	cmp	r3, #12
 8001a6a:	d108      	bne.n	8001a7e <HAL_TIM_PWM_Start+0x6a>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2241      	movs	r2, #65	; 0x41
 8001a70:	5c9b      	ldrb	r3, [r3, r2]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	3b01      	subs	r3, #1
 8001a76:	1e5a      	subs	r2, r3, #1
 8001a78:	4193      	sbcs	r3, r2
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	e013      	b.n	8001aa6 <HAL_TIM_PWM_Start+0x92>
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	2b10      	cmp	r3, #16
 8001a82:	d108      	bne.n	8001a96 <HAL_TIM_PWM_Start+0x82>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2242      	movs	r2, #66	; 0x42
 8001a88:	5c9b      	ldrb	r3, [r3, r2]
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	1e5a      	subs	r2, r3, #1
 8001a90:	4193      	sbcs	r3, r2
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	e007      	b.n	8001aa6 <HAL_TIM_PWM_Start+0x92>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2243      	movs	r2, #67	; 0x43
 8001a9a:	5c9b      	ldrb	r3, [r3, r2]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	1e5a      	subs	r2, r3, #1
 8001aa2:	4193      	sbcs	r3, r2
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e07b      	b.n	8001ba6 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d104      	bne.n	8001abe <HAL_TIM_PWM_Start+0xaa>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	223e      	movs	r2, #62	; 0x3e
 8001ab8:	2102      	movs	r1, #2
 8001aba:	5499      	strb	r1, [r3, r2]
 8001abc:	e023      	b.n	8001b06 <HAL_TIM_PWM_Start+0xf2>
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d104      	bne.n	8001ace <HAL_TIM_PWM_Start+0xba>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	223f      	movs	r2, #63	; 0x3f
 8001ac8:	2102      	movs	r1, #2
 8001aca:	5499      	strb	r1, [r3, r2]
 8001acc:	e01b      	b.n	8001b06 <HAL_TIM_PWM_Start+0xf2>
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	2b08      	cmp	r3, #8
 8001ad2:	d104      	bne.n	8001ade <HAL_TIM_PWM_Start+0xca>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2240      	movs	r2, #64	; 0x40
 8001ad8:	2102      	movs	r1, #2
 8001ada:	5499      	strb	r1, [r3, r2]
 8001adc:	e013      	b.n	8001b06 <HAL_TIM_PWM_Start+0xf2>
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	2b0c      	cmp	r3, #12
 8001ae2:	d104      	bne.n	8001aee <HAL_TIM_PWM_Start+0xda>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2241      	movs	r2, #65	; 0x41
 8001ae8:	2102      	movs	r1, #2
 8001aea:	5499      	strb	r1, [r3, r2]
 8001aec:	e00b      	b.n	8001b06 <HAL_TIM_PWM_Start+0xf2>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	2b10      	cmp	r3, #16
 8001af2:	d104      	bne.n	8001afe <HAL_TIM_PWM_Start+0xea>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2242      	movs	r2, #66	; 0x42
 8001af8:	2102      	movs	r1, #2
 8001afa:	5499      	strb	r1, [r3, r2]
 8001afc:	e003      	b.n	8001b06 <HAL_TIM_PWM_Start+0xf2>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2243      	movs	r2, #67	; 0x43
 8001b02:	2102      	movs	r1, #2
 8001b04:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	6839      	ldr	r1, [r7, #0]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f000 ff08 	bl	8002924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a25      	ldr	r2, [pc, #148]	; (8001bb0 <HAL_TIM_PWM_Start+0x19c>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d009      	beq.n	8001b32 <HAL_TIM_PWM_Start+0x11e>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a24      	ldr	r2, [pc, #144]	; (8001bb4 <HAL_TIM_PWM_Start+0x1a0>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d004      	beq.n	8001b32 <HAL_TIM_PWM_Start+0x11e>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a22      	ldr	r2, [pc, #136]	; (8001bb8 <HAL_TIM_PWM_Start+0x1a4>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d101      	bne.n	8001b36 <HAL_TIM_PWM_Start+0x122>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_TIM_PWM_Start+0x124>
 8001b36:	2300      	movs	r3, #0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d008      	beq.n	8001b4e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2180      	movs	r1, #128	; 0x80
 8001b48:	0209      	lsls	r1, r1, #8
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a17      	ldr	r2, [pc, #92]	; (8001bb0 <HAL_TIM_PWM_Start+0x19c>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d004      	beq.n	8001b62 <HAL_TIM_PWM_Start+0x14e>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <HAL_TIM_PWM_Start+0x1a8>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d116      	bne.n	8001b90 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	4a15      	ldr	r2, [pc, #84]	; (8001bc0 <HAL_TIM_PWM_Start+0x1ac>)
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2b06      	cmp	r3, #6
 8001b72:	d016      	beq.n	8001ba2 <HAL_TIM_PWM_Start+0x18e>
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	025b      	lsls	r3, r3, #9
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d011      	beq.n	8001ba2 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2101      	movs	r1, #1
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8e:	e008      	b.n	8001ba2 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	e000      	b.n	8001ba4 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	b004      	add	sp, #16
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	46c0      	nop			; (mov r8, r8)
 8001bb0:	40012c00 	.word	0x40012c00
 8001bb4:	40014400 	.word	0x40014400
 8001bb8:	40014800 	.word	0x40014800
 8001bbc:	40000400 	.word	0x40000400
 8001bc0:	00010007 	.word	0x00010007

08001bc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	2202      	movs	r2, #2
 8001be0:	4013      	ands	r3, r2
 8001be2:	d021      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2202      	movs	r2, #2
 8001be8:	4013      	ands	r3, r2
 8001bea:	d01d      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	4252      	negs	r2, r2
 8001bf4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	2203      	movs	r2, #3
 8001c04:	4013      	ands	r3, r2
 8001c06:	d004      	beq.n	8001c12 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	f000 fac0 	bl	8002190 <HAL_TIM_IC_CaptureCallback>
 8001c10:	e007      	b.n	8001c22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f000 fab3 	bl	8002180 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f000 fabf 	bl	80021a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	2204      	movs	r2, #4
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d022      	beq.n	8001c76 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2204      	movs	r2, #4
 8001c34:	4013      	ands	r3, r2
 8001c36:	d01e      	beq.n	8001c76 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2205      	movs	r2, #5
 8001c3e:	4252      	negs	r2, r2
 8001c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2202      	movs	r2, #2
 8001c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	699a      	ldr	r2, [r3, #24]
 8001c4e:	23c0      	movs	r3, #192	; 0xc0
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4013      	ands	r3, r2
 8001c54:	d004      	beq.n	8001c60 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f000 fa99 	bl	8002190 <HAL_TIM_IC_CaptureCallback>
 8001c5e:	e007      	b.n	8001c70 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	0018      	movs	r0, r3
 8001c64:	f000 fa8c 	bl	8002180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 fa98 	bl	80021a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2208      	movs	r2, #8
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d021      	beq.n	8001cc2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2208      	movs	r2, #8
 8001c82:	4013      	ands	r3, r2
 8001c84:	d01d      	beq.n	8001cc2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2209      	movs	r2, #9
 8001c8c:	4252      	negs	r2, r2
 8001c8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2204      	movs	r2, #4
 8001c94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d004      	beq.n	8001cac <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f000 fa73 	bl	8002190 <HAL_TIM_IC_CaptureCallback>
 8001caa:	e007      	b.n	8001cbc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	0018      	movs	r0, r3
 8001cb0:	f000 fa66 	bl	8002180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f000 fa72 	bl	80021a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	2210      	movs	r2, #16
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	d022      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2210      	movs	r2, #16
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d01e      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2211      	movs	r2, #17
 8001cd8:	4252      	negs	r2, r2
 8001cda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2208      	movs	r2, #8
 8001ce0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	69da      	ldr	r2, [r3, #28]
 8001ce8:	23c0      	movs	r3, #192	; 0xc0
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4013      	ands	r3, r2
 8001cee:	d004      	beq.n	8001cfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	f000 fa4c 	bl	8002190 <HAL_TIM_IC_CaptureCallback>
 8001cf8:	e007      	b.n	8001d0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f000 fa3f 	bl	8002180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	0018      	movs	r0, r3
 8001d06:	f000 fa4b 	bl	80021a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	2201      	movs	r2, #1
 8001d14:	4013      	ands	r3, r2
 8001d16:	d00c      	beq.n	8001d32 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d008      	beq.n	8001d32 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2202      	movs	r2, #2
 8001d26:	4252      	negs	r2, r2
 8001d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f7fe fa83 	bl	8000238 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	2280      	movs	r2, #128	; 0x80
 8001d36:	4013      	ands	r3, r2
 8001d38:	d104      	bne.n	8001d44 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	019b      	lsls	r3, r3, #6
 8001d40:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001d42:	d00b      	beq.n	8001d5c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2280      	movs	r2, #128	; 0x80
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d007      	beq.n	8001d5c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a1e      	ldr	r2, [pc, #120]	; (8001dcc <HAL_TIM_IRQHandler+0x208>)
 8001d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	0018      	movs	r0, r3
 8001d58:	f000 fe72 	bl	8002a40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001d5c:	68ba      	ldr	r2, [r7, #8]
 8001d5e:	2380      	movs	r3, #128	; 0x80
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4013      	ands	r3, r2
 8001d64:	d00b      	beq.n	8001d7e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d007      	beq.n	8001d7e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a17      	ldr	r2, [pc, #92]	; (8001dd0 <HAL_TIM_IRQHandler+0x20c>)
 8001d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f000 fe69 	bl	8002a50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	2240      	movs	r2, #64	; 0x40
 8001d82:	4013      	ands	r3, r2
 8001d84:	d00c      	beq.n	8001da0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2240      	movs	r2, #64	; 0x40
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d008      	beq.n	8001da0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2241      	movs	r2, #65	; 0x41
 8001d94:	4252      	negs	r2, r2
 8001d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f000 fa08 	bl	80021b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2220      	movs	r2, #32
 8001da4:	4013      	ands	r3, r2
 8001da6:	d00c      	beq.n	8001dc2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2220      	movs	r2, #32
 8001dac:	4013      	ands	r3, r2
 8001dae:	d008      	beq.n	8001dc2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2221      	movs	r2, #33	; 0x21
 8001db6:	4252      	negs	r2, r2
 8001db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f000 fe37 	bl	8002a30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001dc2:	46c0      	nop			; (mov r8, r8)
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	b004      	add	sp, #16
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	ffffdf7f 	.word	0xffffdf7f
 8001dd0:	fffffeff 	.word	0xfffffeff

08001dd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001de0:	2317      	movs	r3, #23
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	223c      	movs	r2, #60	; 0x3c
 8001dec:	5c9b      	ldrb	r3, [r3, r2]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d101      	bne.n	8001df6 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001df2:	2302      	movs	r3, #2
 8001df4:	e0e5      	b.n	8001fc2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	223c      	movs	r2, #60	; 0x3c
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b14      	cmp	r3, #20
 8001e02:	d900      	bls.n	8001e06 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001e04:	e0d1      	b.n	8001faa <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	009a      	lsls	r2, r3, #2
 8001e0a:	4b70      	ldr	r3, [pc, #448]	; (8001fcc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8001e0c:	18d3      	adds	r3, r2, r3
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	0011      	movs	r1, r2
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f000 fa4a 	bl	80022b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	699a      	ldr	r2, [r3, #24]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2108      	movs	r1, #8
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	699a      	ldr	r2, [r3, #24]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	438a      	bics	r2, r1
 8001e3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6999      	ldr	r1, [r3, #24]
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	691a      	ldr	r2, [r3, #16]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	619a      	str	r2, [r3, #24]
      break;
 8001e52:	e0af      	b.n	8001fb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	0011      	movs	r1, r2
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	f000 faa9 	bl	80023b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	699a      	ldr	r2, [r3, #24]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2180      	movs	r1, #128	; 0x80
 8001e6e:	0109      	lsls	r1, r1, #4
 8001e70:	430a      	orrs	r2, r1
 8001e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699a      	ldr	r2, [r3, #24]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4954      	ldr	r1, [pc, #336]	; (8001fd0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001e80:	400a      	ands	r2, r1
 8001e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6999      	ldr	r1, [r3, #24]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	021a      	lsls	r2, r3, #8
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	430a      	orrs	r2, r1
 8001e96:	619a      	str	r2, [r3, #24]
      break;
 8001e98:	e08c      	b.n	8001fb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	0011      	movs	r1, r2
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	f000 fb04 	bl	80024b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	69da      	ldr	r2, [r3, #28]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2108      	movs	r1, #8
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	69da      	ldr	r2, [r3, #28]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2104      	movs	r1, #4
 8001ec4:	438a      	bics	r2, r1
 8001ec6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	69d9      	ldr	r1, [r3, #28]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	61da      	str	r2, [r3, #28]
      break;
 8001eda:	e06b      	b.n	8001fb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	0011      	movs	r1, r2
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f000 fb65 	bl	80025b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	69da      	ldr	r2, [r3, #28]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2180      	movs	r1, #128	; 0x80
 8001ef6:	0109      	lsls	r1, r1, #4
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	69da      	ldr	r2, [r3, #28]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4932      	ldr	r1, [pc, #200]	; (8001fd0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001f08:	400a      	ands	r2, r1
 8001f0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	69d9      	ldr	r1, [r3, #28]
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	021a      	lsls	r2, r3, #8
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	61da      	str	r2, [r3, #28]
      break;
 8001f20:	e048      	b.n	8001fb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	0011      	movs	r1, r2
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	f000 fba6 	bl	800267c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2108      	movs	r1, #8
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	438a      	bics	r2, r1
 8001f4e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	691a      	ldr	r2, [r3, #16]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001f62:	e027      	b.n	8001fb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68ba      	ldr	r2, [r7, #8]
 8001f6a:	0011      	movs	r1, r2
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f000 fbdf 	bl	8002730 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2180      	movs	r1, #128	; 0x80
 8001f7e:	0109      	lsls	r1, r1, #4
 8001f80:	430a      	orrs	r2, r1
 8001f82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4910      	ldr	r1, [pc, #64]	; (8001fd0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001f90:	400a      	ands	r2, r1
 8001f92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	021a      	lsls	r2, r3, #8
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001fa8:	e004      	b.n	8001fb4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8001faa:	2317      	movs	r3, #23
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	2201      	movs	r2, #1
 8001fb0:	701a      	strb	r2, [r3, #0]
      break;
 8001fb2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	223c      	movs	r2, #60	; 0x3c
 8001fb8:	2100      	movs	r1, #0
 8001fba:	5499      	strb	r1, [r3, r2]

  return status;
 8001fbc:	2317      	movs	r3, #23
 8001fbe:	18fb      	adds	r3, r7, r3
 8001fc0:	781b      	ldrb	r3, [r3, #0]
}
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b006      	add	sp, #24
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	08002b10 	.word	0x08002b10
 8001fd0:	fffffbff 	.word	0xfffffbff

08001fd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fde:	230f      	movs	r3, #15
 8001fe0:	18fb      	adds	r3, r7, r3
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	223c      	movs	r2, #60	; 0x3c
 8001fea:	5c9b      	ldrb	r3, [r3, r2]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d101      	bne.n	8001ff4 <HAL_TIM_ConfigClockSource+0x20>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e0bc      	b.n	800216e <HAL_TIM_ConfigClockSource+0x19a>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	223c      	movs	r2, #60	; 0x3c
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	223d      	movs	r2, #61	; 0x3d
 8002000:	2102      	movs	r1, #2
 8002002:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	4a5a      	ldr	r2, [pc, #360]	; (8002178 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002010:	4013      	ands	r3, r2
 8002012:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	4a59      	ldr	r2, [pc, #356]	; (800217c <HAL_TIM_ConfigClockSource+0x1a8>)
 8002018:	4013      	ands	r3, r2
 800201a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2280      	movs	r2, #128	; 0x80
 800202a:	0192      	lsls	r2, r2, #6
 800202c:	4293      	cmp	r3, r2
 800202e:	d040      	beq.n	80020b2 <HAL_TIM_ConfigClockSource+0xde>
 8002030:	2280      	movs	r2, #128	; 0x80
 8002032:	0192      	lsls	r2, r2, #6
 8002034:	4293      	cmp	r3, r2
 8002036:	d900      	bls.n	800203a <HAL_TIM_ConfigClockSource+0x66>
 8002038:	e088      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 800203a:	2280      	movs	r2, #128	; 0x80
 800203c:	0152      	lsls	r2, r2, #5
 800203e:	4293      	cmp	r3, r2
 8002040:	d100      	bne.n	8002044 <HAL_TIM_ConfigClockSource+0x70>
 8002042:	e088      	b.n	8002156 <HAL_TIM_ConfigClockSource+0x182>
 8002044:	2280      	movs	r2, #128	; 0x80
 8002046:	0152      	lsls	r2, r2, #5
 8002048:	4293      	cmp	r3, r2
 800204a:	d900      	bls.n	800204e <HAL_TIM_ConfigClockSource+0x7a>
 800204c:	e07e      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 800204e:	2b70      	cmp	r3, #112	; 0x70
 8002050:	d018      	beq.n	8002084 <HAL_TIM_ConfigClockSource+0xb0>
 8002052:	d900      	bls.n	8002056 <HAL_TIM_ConfigClockSource+0x82>
 8002054:	e07a      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 8002056:	2b60      	cmp	r3, #96	; 0x60
 8002058:	d04f      	beq.n	80020fa <HAL_TIM_ConfigClockSource+0x126>
 800205a:	d900      	bls.n	800205e <HAL_TIM_ConfigClockSource+0x8a>
 800205c:	e076      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 800205e:	2b50      	cmp	r3, #80	; 0x50
 8002060:	d03b      	beq.n	80020da <HAL_TIM_ConfigClockSource+0x106>
 8002062:	d900      	bls.n	8002066 <HAL_TIM_ConfigClockSource+0x92>
 8002064:	e072      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 8002066:	2b40      	cmp	r3, #64	; 0x40
 8002068:	d057      	beq.n	800211a <HAL_TIM_ConfigClockSource+0x146>
 800206a:	d900      	bls.n	800206e <HAL_TIM_ConfigClockSource+0x9a>
 800206c:	e06e      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 800206e:	2b30      	cmp	r3, #48	; 0x30
 8002070:	d063      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x166>
 8002072:	d86b      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 8002074:	2b20      	cmp	r3, #32
 8002076:	d060      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x166>
 8002078:	d868      	bhi.n	800214c <HAL_TIM_ConfigClockSource+0x178>
 800207a:	2b00      	cmp	r3, #0
 800207c:	d05d      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x166>
 800207e:	2b10      	cmp	r3, #16
 8002080:	d05b      	beq.n	800213a <HAL_TIM_ConfigClockSource+0x166>
 8002082:	e063      	b.n	800214c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6818      	ldr	r0, [r3, #0]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	6899      	ldr	r1, [r3, #8]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	f000 fc26 	bl	80028e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2277      	movs	r2, #119	; 0x77
 80020a4:	4313      	orrs	r3, r2
 80020a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	68ba      	ldr	r2, [r7, #8]
 80020ae:	609a      	str	r2, [r3, #8]
      break;
 80020b0:	e052      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6818      	ldr	r0, [r3, #0]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	6899      	ldr	r1, [r3, #8]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685a      	ldr	r2, [r3, #4]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	f000 fc0f 	bl	80028e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2180      	movs	r1, #128	; 0x80
 80020d2:	01c9      	lsls	r1, r1, #7
 80020d4:	430a      	orrs	r2, r1
 80020d6:	609a      	str	r2, [r3, #8]
      break;
 80020d8:	e03e      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6818      	ldr	r0, [r3, #0]
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	6859      	ldr	r1, [r3, #4]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	001a      	movs	r2, r3
 80020e8:	f000 fb80 	bl	80027ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2150      	movs	r1, #80	; 0x50
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 fbda 	bl	80028ac <TIM_ITRx_SetConfig>
      break;
 80020f8:	e02e      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	6859      	ldr	r1, [r3, #4]
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	001a      	movs	r2, r3
 8002108:	f000 fb9e 	bl	8002848 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2160      	movs	r1, #96	; 0x60
 8002112:	0018      	movs	r0, r3
 8002114:	f000 fbca 	bl	80028ac <TIM_ITRx_SetConfig>
      break;
 8002118:	e01e      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6818      	ldr	r0, [r3, #0]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	6859      	ldr	r1, [r3, #4]
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	001a      	movs	r2, r3
 8002128:	f000 fb60 	bl	80027ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2140      	movs	r1, #64	; 0x40
 8002132:	0018      	movs	r0, r3
 8002134:	f000 fbba 	bl	80028ac <TIM_ITRx_SetConfig>
      break;
 8002138:	e00e      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	0019      	movs	r1, r3
 8002144:	0010      	movs	r0, r2
 8002146:	f000 fbb1 	bl	80028ac <TIM_ITRx_SetConfig>
      break;
 800214a:	e005      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800214c:	230f      	movs	r3, #15
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	2201      	movs	r2, #1
 8002152:	701a      	strb	r2, [r3, #0]
      break;
 8002154:	e000      	b.n	8002158 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002156:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	223d      	movs	r2, #61	; 0x3d
 800215c:	2101      	movs	r1, #1
 800215e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	223c      	movs	r2, #60	; 0x3c
 8002164:	2100      	movs	r1, #0
 8002166:	5499      	strb	r1, [r3, r2]

  return status;
 8002168:	230f      	movs	r3, #15
 800216a:	18fb      	adds	r3, r7, r3
 800216c:	781b      	ldrb	r3, [r3, #0]
}
 800216e:	0018      	movs	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	b004      	add	sp, #16
 8002174:	bd80      	pop	{r7, pc}
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	ffceff88 	.word	0xffceff88
 800217c:	ffff00ff 	.word	0xffff00ff

08002180 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002188:	46c0      	nop			; (mov r8, r8)
 800218a:	46bd      	mov	sp, r7
 800218c:	b002      	add	sp, #8
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002198:	46c0      	nop			; (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}

080021a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021a8:	46c0      	nop			; (mov r8, r8)
 80021aa:	46bd      	mov	sp, r7
 80021ac:	b002      	add	sp, #8
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021b8:	46c0      	nop			; (mov r8, r8)
 80021ba:	46bd      	mov	sp, r7
 80021bc:	b002      	add	sp, #8
 80021be:	bd80      	pop	{r7, pc}

080021c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a32      	ldr	r2, [pc, #200]	; (800229c <TIM_Base_SetConfig+0xdc>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d003      	beq.n	80021e0 <TIM_Base_SetConfig+0x20>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a31      	ldr	r2, [pc, #196]	; (80022a0 <TIM_Base_SetConfig+0xe0>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d108      	bne.n	80021f2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2270      	movs	r2, #112	; 0x70
 80021e4:	4393      	bics	r3, r2
 80021e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a29      	ldr	r2, [pc, #164]	; (800229c <TIM_Base_SetConfig+0xdc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d00f      	beq.n	800221a <TIM_Base_SetConfig+0x5a>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a28      	ldr	r2, [pc, #160]	; (80022a0 <TIM_Base_SetConfig+0xe0>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d00b      	beq.n	800221a <TIM_Base_SetConfig+0x5a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a27      	ldr	r2, [pc, #156]	; (80022a4 <TIM_Base_SetConfig+0xe4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d007      	beq.n	800221a <TIM_Base_SetConfig+0x5a>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a26      	ldr	r2, [pc, #152]	; (80022a8 <TIM_Base_SetConfig+0xe8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d003      	beq.n	800221a <TIM_Base_SetConfig+0x5a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a25      	ldr	r2, [pc, #148]	; (80022ac <TIM_Base_SetConfig+0xec>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d108      	bne.n	800222c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4a24      	ldr	r2, [pc, #144]	; (80022b0 <TIM_Base_SetConfig+0xf0>)
 800221e:	4013      	ands	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	4313      	orrs	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2280      	movs	r2, #128	; 0x80
 8002230:	4393      	bics	r3, r2
 8002232:	001a      	movs	r2, r3
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	4313      	orrs	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a11      	ldr	r2, [pc, #68]	; (800229c <TIM_Base_SetConfig+0xdc>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d007      	beq.n	800226a <TIM_Base_SetConfig+0xaa>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a12      	ldr	r2, [pc, #72]	; (80022a8 <TIM_Base_SetConfig+0xe8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d003      	beq.n	800226a <TIM_Base_SetConfig+0xaa>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a11      	ldr	r2, [pc, #68]	; (80022ac <TIM_Base_SetConfig+0xec>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d103      	bne.n	8002272 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	2201      	movs	r2, #1
 800227e:	4013      	ands	r3, r2
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	2201      	movs	r2, #1
 800228a:	4393      	bics	r3, r2
 800228c:	001a      	movs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	611a      	str	r2, [r3, #16]
  }
}
 8002292:	46c0      	nop			; (mov r8, r8)
 8002294:	46bd      	mov	sp, r7
 8002296:	b004      	add	sp, #16
 8002298:	bd80      	pop	{r7, pc}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	40012c00 	.word	0x40012c00
 80022a0:	40000400 	.word	0x40000400
 80022a4:	40002000 	.word	0x40002000
 80022a8:	40014400 	.word	0x40014400
 80022ac:	40014800 	.word	0x40014800
 80022b0:	fffffcff 	.word	0xfffffcff

080022b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	2201      	movs	r2, #1
 80022ca:	4393      	bics	r3, r2
 80022cc:	001a      	movs	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	4a2e      	ldr	r2, [pc, #184]	; (800239c <TIM_OC1_SetConfig+0xe8>)
 80022e2:	4013      	ands	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2203      	movs	r2, #3
 80022ea:	4393      	bics	r3, r2
 80022ec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	2202      	movs	r2, #2
 80022fc:	4393      	bics	r3, r2
 80022fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	4313      	orrs	r3, r2
 8002308:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a24      	ldr	r2, [pc, #144]	; (80023a0 <TIM_OC1_SetConfig+0xec>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d007      	beq.n	8002322 <TIM_OC1_SetConfig+0x6e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a23      	ldr	r2, [pc, #140]	; (80023a4 <TIM_OC1_SetConfig+0xf0>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d003      	beq.n	8002322 <TIM_OC1_SetConfig+0x6e>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a22      	ldr	r2, [pc, #136]	; (80023a8 <TIM_OC1_SetConfig+0xf4>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d10c      	bne.n	800233c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	2208      	movs	r2, #8
 8002326:	4393      	bics	r3, r2
 8002328:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	4313      	orrs	r3, r2
 8002332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	2204      	movs	r2, #4
 8002338:	4393      	bics	r3, r2
 800233a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a18      	ldr	r2, [pc, #96]	; (80023a0 <TIM_OC1_SetConfig+0xec>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d007      	beq.n	8002354 <TIM_OC1_SetConfig+0xa0>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a17      	ldr	r2, [pc, #92]	; (80023a4 <TIM_OC1_SetConfig+0xf0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d003      	beq.n	8002354 <TIM_OC1_SetConfig+0xa0>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a16      	ldr	r2, [pc, #88]	; (80023a8 <TIM_OC1_SetConfig+0xf4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d111      	bne.n	8002378 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	4a15      	ldr	r2, [pc, #84]	; (80023ac <TIM_OC1_SetConfig+0xf8>)
 8002358:	4013      	ands	r3, r2
 800235a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	4a14      	ldr	r2, [pc, #80]	; (80023b0 <TIM_OC1_SetConfig+0xfc>)
 8002360:	4013      	ands	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	697a      	ldr	r2, [r7, #20]
 8002390:	621a      	str	r2, [r3, #32]
}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	b006      	add	sp, #24
 8002398:	bd80      	pop	{r7, pc}
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	fffeff8f 	.word	0xfffeff8f
 80023a0:	40012c00 	.word	0x40012c00
 80023a4:	40014400 	.word	0x40014400
 80023a8:	40014800 	.word	0x40014800
 80023ac:	fffffeff 	.word	0xfffffeff
 80023b0:	fffffdff 	.word	0xfffffdff

080023b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	2210      	movs	r2, #16
 80023ca:	4393      	bics	r3, r2
 80023cc:	001a      	movs	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	4a2c      	ldr	r2, [pc, #176]	; (8002494 <TIM_OC2_SetConfig+0xe0>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4a2b      	ldr	r2, [pc, #172]	; (8002498 <TIM_OC2_SetConfig+0xe4>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	021b      	lsls	r3, r3, #8
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2220      	movs	r2, #32
 80023fe:	4393      	bics	r3, r2
 8002400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	4313      	orrs	r3, r2
 800240c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a22      	ldr	r2, [pc, #136]	; (800249c <TIM_OC2_SetConfig+0xe8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d10d      	bne.n	8002432 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2280      	movs	r2, #128	; 0x80
 800241a:	4393      	bics	r3, r2
 800241c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	011b      	lsls	r3, r3, #4
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	4313      	orrs	r3, r2
 8002428:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2240      	movs	r2, #64	; 0x40
 800242e:	4393      	bics	r3, r2
 8002430:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a19      	ldr	r2, [pc, #100]	; (800249c <TIM_OC2_SetConfig+0xe8>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d007      	beq.n	800244a <TIM_OC2_SetConfig+0x96>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a18      	ldr	r2, [pc, #96]	; (80024a0 <TIM_OC2_SetConfig+0xec>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d003      	beq.n	800244a <TIM_OC2_SetConfig+0x96>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a17      	ldr	r2, [pc, #92]	; (80024a4 <TIM_OC2_SetConfig+0xf0>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d113      	bne.n	8002472 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	4a16      	ldr	r2, [pc, #88]	; (80024a8 <TIM_OC2_SetConfig+0xf4>)
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	4a15      	ldr	r2, [pc, #84]	; (80024ac <TIM_OC2_SetConfig+0xf8>)
 8002456:	4013      	ands	r3, r2
 8002458:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	4313      	orrs	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	621a      	str	r2, [r3, #32]
}
 800248c:	46c0      	nop			; (mov r8, r8)
 800248e:	46bd      	mov	sp, r7
 8002490:	b006      	add	sp, #24
 8002492:	bd80      	pop	{r7, pc}
 8002494:	feff8fff 	.word	0xfeff8fff
 8002498:	fffffcff 	.word	0xfffffcff
 800249c:	40012c00 	.word	0x40012c00
 80024a0:	40014400 	.word	0x40014400
 80024a4:	40014800 	.word	0x40014800
 80024a8:	fffffbff 	.word	0xfffffbff
 80024ac:	fffff7ff 	.word	0xfffff7ff

080024b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a31      	ldr	r2, [pc, #196]	; (800258c <TIM_OC3_SetConfig+0xdc>)
 80024c6:	401a      	ands	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4a2d      	ldr	r2, [pc, #180]	; (8002590 <TIM_OC3_SetConfig+0xe0>)
 80024dc:	4013      	ands	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2203      	movs	r2, #3
 80024e4:	4393      	bics	r3, r2
 80024e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	4a27      	ldr	r2, [pc, #156]	; (8002594 <TIM_OC3_SetConfig+0xe4>)
 80024f6:	4013      	ands	r3, r2
 80024f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	021b      	lsls	r3, r3, #8
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	4313      	orrs	r3, r2
 8002504:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a23      	ldr	r2, [pc, #140]	; (8002598 <TIM_OC3_SetConfig+0xe8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d10d      	bne.n	800252a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	4a22      	ldr	r2, [pc, #136]	; (800259c <TIM_OC3_SetConfig+0xec>)
 8002512:	4013      	ands	r3, r2
 8002514:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	021b      	lsls	r3, r3, #8
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	4313      	orrs	r3, r2
 8002520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	4a1e      	ldr	r2, [pc, #120]	; (80025a0 <TIM_OC3_SetConfig+0xf0>)
 8002526:	4013      	ands	r3, r2
 8002528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a1a      	ldr	r2, [pc, #104]	; (8002598 <TIM_OC3_SetConfig+0xe8>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d007      	beq.n	8002542 <TIM_OC3_SetConfig+0x92>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a1b      	ldr	r2, [pc, #108]	; (80025a4 <TIM_OC3_SetConfig+0xf4>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d003      	beq.n	8002542 <TIM_OC3_SetConfig+0x92>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a1a      	ldr	r2, [pc, #104]	; (80025a8 <TIM_OC3_SetConfig+0xf8>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d113      	bne.n	800256a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4a19      	ldr	r2, [pc, #100]	; (80025ac <TIM_OC3_SetConfig+0xfc>)
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4a18      	ldr	r2, [pc, #96]	; (80025b0 <TIM_OC3_SetConfig+0x100>)
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4313      	orrs	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	011b      	lsls	r3, r3, #4
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	621a      	str	r2, [r3, #32]
}
 8002584:	46c0      	nop			; (mov r8, r8)
 8002586:	46bd      	mov	sp, r7
 8002588:	b006      	add	sp, #24
 800258a:	bd80      	pop	{r7, pc}
 800258c:	fffffeff 	.word	0xfffffeff
 8002590:	fffeff8f 	.word	0xfffeff8f
 8002594:	fffffdff 	.word	0xfffffdff
 8002598:	40012c00 	.word	0x40012c00
 800259c:	fffff7ff 	.word	0xfffff7ff
 80025a0:	fffffbff 	.word	0xfffffbff
 80025a4:	40014400 	.word	0x40014400
 80025a8:	40014800 	.word	0x40014800
 80025ac:	ffffefff 	.word	0xffffefff
 80025b0:	ffffdfff 	.word	0xffffdfff

080025b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	4a24      	ldr	r2, [pc, #144]	; (800265c <TIM_OC4_SetConfig+0xa8>)
 80025ca:	401a      	ands	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4a20      	ldr	r2, [pc, #128]	; (8002660 <TIM_OC4_SetConfig+0xac>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4a1f      	ldr	r2, [pc, #124]	; (8002664 <TIM_OC4_SetConfig+0xb0>)
 80025e8:	4013      	ands	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4a1b      	ldr	r2, [pc, #108]	; (8002668 <TIM_OC4_SetConfig+0xb4>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	031b      	lsls	r3, r3, #12
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	4313      	orrs	r3, r2
 800260a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a17      	ldr	r2, [pc, #92]	; (800266c <TIM_OC4_SetConfig+0xb8>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d007      	beq.n	8002624 <TIM_OC4_SetConfig+0x70>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a16      	ldr	r2, [pc, #88]	; (8002670 <TIM_OC4_SetConfig+0xbc>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d003      	beq.n	8002624 <TIM_OC4_SetConfig+0x70>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a15      	ldr	r2, [pc, #84]	; (8002674 <TIM_OC4_SetConfig+0xc0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d109      	bne.n	8002638 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	4a14      	ldr	r2, [pc, #80]	; (8002678 <TIM_OC4_SetConfig+0xc4>)
 8002628:	4013      	ands	r3, r2
 800262a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	019b      	lsls	r3, r3, #6
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	621a      	str	r2, [r3, #32]
}
 8002652:	46c0      	nop			; (mov r8, r8)
 8002654:	46bd      	mov	sp, r7
 8002656:	b006      	add	sp, #24
 8002658:	bd80      	pop	{r7, pc}
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	ffffefff 	.word	0xffffefff
 8002660:	feff8fff 	.word	0xfeff8fff
 8002664:	fffffcff 	.word	0xfffffcff
 8002668:	ffffdfff 	.word	0xffffdfff
 800266c:	40012c00 	.word	0x40012c00
 8002670:	40014400 	.word	0x40014400
 8002674:	40014800 	.word	0x40014800
 8002678:	ffffbfff 	.word	0xffffbfff

0800267c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4a21      	ldr	r2, [pc, #132]	; (8002718 <TIM_OC5_SetConfig+0x9c>)
 8002692:	401a      	ands	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4a1d      	ldr	r2, [pc, #116]	; (800271c <TIM_OC5_SetConfig+0xa0>)
 80026a8:	4013      	ands	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4a19      	ldr	r2, [pc, #100]	; (8002720 <TIM_OC5_SetConfig+0xa4>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	041b      	lsls	r3, r3, #16
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a15      	ldr	r2, [pc, #84]	; (8002724 <TIM_OC5_SetConfig+0xa8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d007      	beq.n	80026e2 <TIM_OC5_SetConfig+0x66>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a14      	ldr	r2, [pc, #80]	; (8002728 <TIM_OC5_SetConfig+0xac>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d003      	beq.n	80026e2 <TIM_OC5_SetConfig+0x66>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a13      	ldr	r2, [pc, #76]	; (800272c <TIM_OC5_SetConfig+0xb0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d109      	bne.n	80026f6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	4a0c      	ldr	r2, [pc, #48]	; (8002718 <TIM_OC5_SetConfig+0x9c>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	021b      	lsls	r3, r3, #8
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	621a      	str	r2, [r3, #32]
}
 8002710:	46c0      	nop			; (mov r8, r8)
 8002712:	46bd      	mov	sp, r7
 8002714:	b006      	add	sp, #24
 8002716:	bd80      	pop	{r7, pc}
 8002718:	fffeffff 	.word	0xfffeffff
 800271c:	fffeff8f 	.word	0xfffeff8f
 8002720:	fffdffff 	.word	0xfffdffff
 8002724:	40012c00 	.word	0x40012c00
 8002728:	40014400 	.word	0x40014400
 800272c:	40014800 	.word	0x40014800

08002730 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	4a22      	ldr	r2, [pc, #136]	; (80027d0 <TIM_OC6_SetConfig+0xa0>)
 8002746:	401a      	ands	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4a1e      	ldr	r2, [pc, #120]	; (80027d4 <TIM_OC6_SetConfig+0xa4>)
 800275c:	4013      	ands	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	4313      	orrs	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4a1a      	ldr	r2, [pc, #104]	; (80027d8 <TIM_OC6_SetConfig+0xa8>)
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	051b      	lsls	r3, r3, #20
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4313      	orrs	r3, r2
 800277e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a16      	ldr	r2, [pc, #88]	; (80027dc <TIM_OC6_SetConfig+0xac>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d007      	beq.n	8002798 <TIM_OC6_SetConfig+0x68>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a15      	ldr	r2, [pc, #84]	; (80027e0 <TIM_OC6_SetConfig+0xb0>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d003      	beq.n	8002798 <TIM_OC6_SetConfig+0x68>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a14      	ldr	r2, [pc, #80]	; (80027e4 <TIM_OC6_SetConfig+0xb4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d109      	bne.n	80027ac <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	4a13      	ldr	r2, [pc, #76]	; (80027e8 <TIM_OC6_SetConfig+0xb8>)
 800279c:	4013      	ands	r3, r2
 800279e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	029b      	lsls	r3, r3, #10
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	621a      	str	r2, [r3, #32]
}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b006      	add	sp, #24
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	ffefffff 	.word	0xffefffff
 80027d4:	feff8fff 	.word	0xfeff8fff
 80027d8:	ffdfffff 	.word	0xffdfffff
 80027dc:	40012c00 	.word	0x40012c00
 80027e0:	40014400 	.word	0x40014400
 80027e4:	40014800 	.word	0x40014800
 80027e8:	fffbffff 	.word	0xfffbffff

080027ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	2201      	movs	r2, #1
 8002804:	4393      	bics	r3, r2
 8002806:	001a      	movs	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	22f0      	movs	r2, #240	; 0xf0
 8002816:	4393      	bics	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	220a      	movs	r2, #10
 8002828:	4393      	bics	r3, r2
 800282a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	4313      	orrs	r3, r2
 8002832:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	621a      	str	r2, [r3, #32]
}
 8002840:	46c0      	nop			; (mov r8, r8)
 8002842:	46bd      	mov	sp, r7
 8002844:	b006      	add	sp, #24
 8002846:	bd80      	pop	{r7, pc}

08002848 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	2210      	movs	r2, #16
 8002860:	4393      	bics	r3, r2
 8002862:	001a      	movs	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	4a0d      	ldr	r2, [pc, #52]	; (80028a8 <TIM_TI2_ConfigInputStage+0x60>)
 8002872:	4013      	ands	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	031b      	lsls	r3, r3, #12
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	22a0      	movs	r2, #160	; 0xa0
 8002884:	4393      	bics	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	4313      	orrs	r3, r2
 8002890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	621a      	str	r2, [r3, #32]
}
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	46bd      	mov	sp, r7
 80028a2:	b006      	add	sp, #24
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	ffff0fff 	.word	0xffff0fff

080028ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4a08      	ldr	r2, [pc, #32]	; (80028e0 <TIM_ITRx_SetConfig+0x34>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	2207      	movs	r2, #7
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	609a      	str	r2, [r3, #8]
}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	46bd      	mov	sp, r7
 80028da:	b004      	add	sp, #16
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	ffcfff8f 	.word	0xffcfff8f

080028e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
 80028f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	4a09      	ldr	r2, [pc, #36]	; (8002920 <TIM_ETR_SetConfig+0x3c>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	021a      	lsls	r2, r3, #8
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	431a      	orrs	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	4313      	orrs	r3, r2
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	4313      	orrs	r3, r2
 8002910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	697a      	ldr	r2, [r7, #20]
 8002916:	609a      	str	r2, [r3, #8]
}
 8002918:	46c0      	nop			; (mov r8, r8)
 800291a:	46bd      	mov	sp, r7
 800291c:	b006      	add	sp, #24
 800291e:	bd80      	pop	{r7, pc}
 8002920:	ffff00ff 	.word	0xffff00ff

08002924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	221f      	movs	r2, #31
 8002934:	4013      	ands	r3, r2
 8002936:	2201      	movs	r2, #1
 8002938:	409a      	lsls	r2, r3
 800293a:	0013      	movs	r3, r2
 800293c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	43d2      	mvns	r2, r2
 8002946:	401a      	ands	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a1a      	ldr	r2, [r3, #32]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	211f      	movs	r1, #31
 8002954:	400b      	ands	r3, r1
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4099      	lsls	r1, r3
 800295a:	000b      	movs	r3, r1
 800295c:	431a      	orrs	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	621a      	str	r2, [r3, #32]
}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	46bd      	mov	sp, r7
 8002966:	b006      	add	sp, #24
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	223c      	movs	r2, #60	; 0x3c
 800297a:	5c9b      	ldrb	r3, [r3, r2]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d101      	bne.n	8002984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002980:	2302      	movs	r3, #2
 8002982:	e04a      	b.n	8002a1a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	223c      	movs	r2, #60	; 0x3c
 8002988:	2101      	movs	r1, #1
 800298a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	223d      	movs	r2, #61	; 0x3d
 8002990:	2102      	movs	r1, #2
 8002992:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a1e      	ldr	r2, [pc, #120]	; (8002a24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d108      	bne.n	80029c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4a1d      	ldr	r2, [pc, #116]	; (8002a28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2270      	movs	r2, #112	; 0x70
 80029c4:	4393      	bics	r3, r2
 80029c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a11      	ldr	r2, [pc, #68]	; (8002a24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d004      	beq.n	80029ee <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a10      	ldr	r2, [pc, #64]	; (8002a2c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d10c      	bne.n	8002a08 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2280      	movs	r2, #128	; 0x80
 80029f2:	4393      	bics	r3, r2
 80029f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	223d      	movs	r2, #61	; 0x3d
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	223c      	movs	r2, #60	; 0x3c
 8002a14:	2100      	movs	r1, #0
 8002a16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	b004      	add	sp, #16
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	40012c00 	.word	0x40012c00
 8002a28:	ff0fffff 	.word	0xff0fffff
 8002a2c:	40000400 	.word	0x40000400

08002a30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b002      	add	sp, #8
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a48:	46c0      	nop			; (mov r8, r8)
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b002      	add	sp, #8
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002a58:	46c0      	nop			; (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b002      	add	sp, #8
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <__libc_init_array>:
 8002a60:	b570      	push	{r4, r5, r6, lr}
 8002a62:	2600      	movs	r6, #0
 8002a64:	4d0c      	ldr	r5, [pc, #48]	; (8002a98 <__libc_init_array+0x38>)
 8002a66:	4c0d      	ldr	r4, [pc, #52]	; (8002a9c <__libc_init_array+0x3c>)
 8002a68:	1b64      	subs	r4, r4, r5
 8002a6a:	10a4      	asrs	r4, r4, #2
 8002a6c:	42a6      	cmp	r6, r4
 8002a6e:	d109      	bne.n	8002a84 <__libc_init_array+0x24>
 8002a70:	2600      	movs	r6, #0
 8002a72:	f000 f821 	bl	8002ab8 <_init>
 8002a76:	4d0a      	ldr	r5, [pc, #40]	; (8002aa0 <__libc_init_array+0x40>)
 8002a78:	4c0a      	ldr	r4, [pc, #40]	; (8002aa4 <__libc_init_array+0x44>)
 8002a7a:	1b64      	subs	r4, r4, r5
 8002a7c:	10a4      	asrs	r4, r4, #2
 8002a7e:	42a6      	cmp	r6, r4
 8002a80:	d105      	bne.n	8002a8e <__libc_init_array+0x2e>
 8002a82:	bd70      	pop	{r4, r5, r6, pc}
 8002a84:	00b3      	lsls	r3, r6, #2
 8002a86:	58eb      	ldr	r3, [r5, r3]
 8002a88:	4798      	blx	r3
 8002a8a:	3601      	adds	r6, #1
 8002a8c:	e7ee      	b.n	8002a6c <__libc_init_array+0xc>
 8002a8e:	00b3      	lsls	r3, r6, #2
 8002a90:	58eb      	ldr	r3, [r5, r3]
 8002a92:	4798      	blx	r3
 8002a94:	3601      	adds	r6, #1
 8002a96:	e7f2      	b.n	8002a7e <__libc_init_array+0x1e>
 8002a98:	08002b64 	.word	0x08002b64
 8002a9c:	08002b64 	.word	0x08002b64
 8002aa0:	08002b64 	.word	0x08002b64
 8002aa4:	08002b68 	.word	0x08002b68

08002aa8 <memset>:
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	1882      	adds	r2, r0, r2
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d100      	bne.n	8002ab2 <memset+0xa>
 8002ab0:	4770      	bx	lr
 8002ab2:	7019      	strb	r1, [r3, #0]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	e7f9      	b.n	8002aac <memset+0x4>

08002ab8 <_init>:
 8002ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002abe:	bc08      	pop	{r3}
 8002ac0:	469e      	mov	lr, r3
 8002ac2:	4770      	bx	lr

08002ac4 <_fini>:
 8002ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac6:	46c0      	nop			; (mov r8, r8)
 8002ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aca:	bc08      	pop	{r3}
 8002acc:	469e      	mov	lr, r3
 8002ace:	4770      	bx	lr
