

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Sat May 11 22:35:41 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_141  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2  |       18|        ?|  0.180 us|         ?|   18|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    197|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     258|    166|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|     329|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     587|    536|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_141  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2  |        0|   0|  258|  166|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  258|  166|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_193_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln28_fu_211_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln885_fu_221_p2              |         +|   0|  0|  32|          32|          32|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op36_call_state4    |       and|   0|  0|   1|           1|           1|
    |icmp_ln1064_fu_232_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln1072_fu_253_p2            |      icmp|   0|  0|  10|          26|           1|
    |icmp_ln23_fu_181_p2              |      icmp|   0|  0|  12|          32|           1|
    |ap_block_state1                  |        or|   0|  0|   1|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 197|         253|         197|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  25|          6|    1|          6|
    |ap_done                              |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_134_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_out_sts_load_1      |   9|          2|    1|          2|
    |final_s2m_len_V                      |   9|          2|   32|         64|
    |grp_load_fu_155_p1                   |  13|          3|    1|          3|
    |idx_fu_90                            |   9|          2|   64|        128|
    |in_en_clrsts_blk_n                   |   9|          2|    1|          2|
    |in_s2m_len_blk_n                     |   9|          2|    1|          2|
    |inbuf_read                           |   9|          2|    1|          2|
    |incount47_blk_n                      |   9|          2|    1|          2|
    |m_axi_gmem0_AWVALID                  |   9|          2|    1|          2|
    |m_axi_gmem0_BREADY                   |   9|          2|    1|          2|
    |m_axi_gmem0_WVALID                   |   9|          2|    1|          2|
    |out_memory_blk_n                     |   9|          2|    1|          2|
    |s2m_buf_sts                          |   9|          2|    1|          2|
    |sts_clear_blk_n                      |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 173|         39|  111|        227|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   5|   0|    5|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |final_s2m_len_V                                                             |  32|   0|   32|          0|
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln23_reg_300                                                           |   1|   0|    1|          0|
    |idx_fu_90                                                                   |  64|   0|   64|          0|
    |in_en_clrsts_read_reg_269                                                   |   1|   0|    1|          0|
    |in_s2m_len_read_reg_273                                                     |  32|   0|   32|          0|
    |out_memory_read_reg_264                                                     |  64|   0|   64|          0|
    |out_sts                                                                     |   1|   0|    1|          0|
    |s2m_buf_sts_preg                                                            |   1|   0|    1|          0|
    |storemerge_reg_131                                                          |   1|   0|    1|          0|
    |tmp_1_reg_288                                                               |  32|   0|   32|          0|
    |trunc_ln154_reg_294                                                         |  31|   0|   31|          0|
    |trunc_ln_reg_304                                                            |  62|   0|   62|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 329|   0|  329|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|inbuf_dout            |   in|   33|     ap_fifo|                      inbuf|       pointer|
|inbuf_empty_n         |   in|    1|     ap_fifo|                      inbuf|       pointer|
|inbuf_read            |  out|    1|     ap_fifo|                      inbuf|       pointer|
|incount47_dout        |   in|   32|     ap_fifo|                  incount47|       pointer|
|incount47_empty_n     |   in|    1|     ap_fifo|                  incount47|       pointer|
|incount47_read        |  out|    1|     ap_fifo|                  incount47|       pointer|
|in_en_clrsts_dout     |   in|    1|     ap_fifo|               in_en_clrsts|       pointer|
|in_en_clrsts_empty_n  |   in|    1|     ap_fifo|               in_en_clrsts|       pointer|
|in_en_clrsts_read     |  out|    1|     ap_fifo|               in_en_clrsts|       pointer|
|s2m_buf_sts           |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|s2m_buf_sts_ap_vld    |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|sts_clear_dout        |   in|    1|     ap_fifo|                  sts_clear|       pointer|
|sts_clear_empty_n     |   in|    1|     ap_fifo|                  sts_clear|       pointer|
|sts_clear_read        |  out|    1|     ap_fifo|                  sts_clear|       pointer|
|in_s2m_len_dout       |   in|   32|     ap_fifo|                 in_s2m_len|       pointer|
|in_s2m_len_empty_n    |   in|    1|     ap_fifo|                 in_s2m_len|       pointer|
|in_s2m_len_read       |  out|    1|     ap_fifo|                 in_s2m_len|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|out_memory_dout       |   in|   64|     ap_fifo|                 out_memory|       pointer|
|out_memory_empty_n    |   in|    1|     ap_fifo|                 out_memory|       pointer|
|out_memory_read       |  out|    1|     ap_fifo|                 out_memory|       pointer|
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 4 
3 --> 4 
4 --> 2 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 7 'read' 'out_memory_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_en_clrsts, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %in_en_clrsts"   --->   Operation 9 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s2m_len, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_s2m_len"   --->   Operation 11 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sts_clear, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%sts_clear_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %sts_clear"   --->   Operation 13 'read' 'sts_clear_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount47, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_18, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %in_en_clrsts_read, void %.preheader.preheader, void" [UserDMA/userdma.cpp:12]   --->   Operation 17 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 18 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 0, i64 %idx" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 19 'store' 'store_ln0' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %sts_clear_read, void %._crit_edge1, void" [UserDMA/userdma.cpp:13]   --->   Operation 21 'br' 'br_ln13' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln14 = store i1 0, i1 %out_sts" [UserDMA/userdma.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln16 = store i32 0, i32 %final_s2m_len_V" [UserDMA/userdma.cpp:16]   --->   Operation 23 'store' 'store_ln16' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln17 = br void %._crit_edge1" [UserDMA/userdma.cpp:17]   --->   Operation 24 'br' 'br_ln17' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.27>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.30ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount47" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'tmp_1' <Predicate = true> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %tmp_1" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:154]   --->   Operation 27 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.96ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %tmp_1, i32 0" [UserDMA/userdma.cpp:23]   --->   Operation 28 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %._crit_edge, void %.lr.ph" [UserDMA/userdma.cpp:23]   --->   Operation 29 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [UserDMA/userdma.cpp:23]   --->   Operation 30 'load' 'idx_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%shl_ln23 = shl i64 %idx_load, i64 2" [UserDMA/userdma.cpp:23]   --->   Operation 31 'shl' 'shl_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.69ns) (out node of the LUT)   --->   "%add_ln23 = add i64 %out_memory_read, i64 %shl_ln23" [UserDMA/userdma.cpp:23]   --->   Operation 32 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [UserDMA/userdma.cpp:23]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i31 %trunc_ln154, i33 %inbuf, i31 %trunc_ln154" [UserDMA/userdma.cpp:23]   --->   Operation 35 'call' 'call_ln23' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.18>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i31 %trunc_ln154, i33 %inbuf, i31 %trunc_ln154" [UserDMA/userdma.cpp:23]   --->   Operation 36 'call' 'call_ln23' <Predicate = (!in_en_clrsts_read & icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%idx_load_1 = load i64 %idx" [UserDMA/userdma.cpp:28]   --->   Operation 38 'load' 'idx_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i32 %tmp_1" [UserDMA/userdma.cpp:28]   --->   Operation 39 'sext' 'sext_ln28' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.69ns)   --->   "%add_ln28 = add i64 %sext_ln28, i64 %idx_load_1" [UserDMA/userdma.cpp:28]   --->   Operation 40 'add' 'add_ln28' <Predicate = (!in_en_clrsts_read)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%final_s2m_len_V_load = load i32 %final_s2m_len_V"   --->   Operation 41 'load' 'final_s2m_len_V_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.89ns)   --->   "%add_ln885 = add i32 %final_s2m_len_V_load, i32 %tmp_1"   --->   Operation 42 'add' 'add_ln885' <Predicate = (!in_en_clrsts_read)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln885 = store i32 %add_ln885, i32 %final_s2m_len_V"   --->   Operation 43 'store' 'store_ln885' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_4 : Operation 44 [1/1] (1.96ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %add_ln885, i32 %in_s2m_len_read"   --->   Operation 44 'icmp' 'icmp_ln1064' <Predicate = (!in_en_clrsts_read)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln1064, void %._crit_edge._crit_edge, void" [UserDMA/userdma.cpp:31]   --->   Operation 45 'br' 'br_ln31' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln32 = store i1 1, i1 %out_sts" [UserDMA/userdma.cpp:32]   --->   Operation 46 'store' 'store_ln32' <Predicate = (!in_en_clrsts_read & icmp_ln1064)> <Delay = 1.29>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge._crit_edge" [UserDMA/userdma.cpp:33]   --->   Operation 47 'br' 'br_ln33' <Predicate = (!in_en_clrsts_read & icmp_ln1064)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_sts_load_1 = load i1 %out_sts" [UserDMA/userdma.cpp:35]   --->   Operation 48 'load' 'out_sts_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln885, i32 6, i32 31"   --->   Operation 49 'partselect' 'tmp' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.98ns)   --->   "%icmp_ln1072 = icmp_eq  i26 %tmp, i26 0"   --->   Operation 50 'icmp' 'icmp_ln1072' <Predicate = (!in_en_clrsts_read)> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln1072, void %.loopexit.loopexit, void %._crit_edge._crit_edge..preheader_crit_edge" [UserDMA/userdma.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln36 = store i64 %add_ln28, i64 %idx" [UserDMA/userdma.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (!in_en_clrsts_read & icmp_ln1072)> <Delay = 1.29>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln36 = br void %.preheader" [UserDMA/userdma.cpp:36]   --->   Operation 53 'br' 'br_ln36' <Predicate = (!in_en_clrsts_read & icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & !icmp_ln1072)> <Delay = 1.29>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%storemerge = phi i1 %out_sts_load, void %._crit_edge1, i1 %out_sts_load_1, void %.loopexit.loopexit" [UserDMA/userdma.cpp:18]   --->   Operation 55 'phi' 'storemerge' <Predicate = (!icmp_ln1072) | (in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %storemerge" [UserDMA/userdma.cpp:18]   --->   Operation 56 'write' 'write_ln18' <Predicate = (!icmp_ln1072) | (in_en_clrsts_read)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [UserDMA/userdma.cpp:38]   --->   Operation 57 'ret' 'ret_ln38' <Predicate = (!icmp_ln1072) | (in_en_clrsts_read)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%out_sts_load = load i1 %out_sts" [UserDMA/userdma.cpp:18]   --->   Operation 58 'load' 'out_sts_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.29ns)   --->   "%br_ln19 = br void %.loopexit" [UserDMA/userdma.cpp:19]   --->   Operation 59 'br' 'br_ln19' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_en_clrsts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sts_clear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_s2m_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_sts]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ final_s2m_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface) [ 000000]
out_memory_read      (read         ) [ 001111]
specinterface_ln0    (specinterface) [ 000000]
in_en_clrsts_read    (read         ) [ 011111]
specinterface_ln0    (specinterface) [ 000000]
in_s2m_len_read      (read         ) [ 001111]
specinterface_ln0    (specinterface) [ 000000]
sts_clear_read       (read         ) [ 010000]
specinterface_ln0    (specinterface) [ 000000]
specinterface_ln0    (specinterface) [ 000000]
specinterface_ln0    (specinterface) [ 000000]
br_ln12              (br           ) [ 000000]
idx                  (alloca       ) [ 011111]
store_ln0            (store        ) [ 000000]
br_ln0               (br           ) [ 000000]
br_ln13              (br           ) [ 000000]
store_ln14           (store        ) [ 000000]
store_ln16           (store        ) [ 000000]
br_ln17              (br           ) [ 000000]
specloopname_ln0     (specloopname ) [ 000000]
tmp_1                (read         ) [ 000110]
trunc_ln154          (trunc        ) [ 000110]
icmp_ln23            (icmp         ) [ 001110]
br_ln23              (br           ) [ 000000]
idx_load             (load         ) [ 000000]
shl_ln23             (shl          ) [ 000000]
add_ln23             (add          ) [ 000000]
trunc_ln             (partselect   ) [ 000110]
empty                (wait         ) [ 000000]
call_ln23            (call         ) [ 000000]
br_ln0               (br           ) [ 000000]
idx_load_1           (load         ) [ 000000]
sext_ln28            (sext         ) [ 000000]
add_ln28             (add          ) [ 000000]
final_s2m_len_V_load (load         ) [ 000000]
add_ln885            (add          ) [ 000000]
store_ln885          (store        ) [ 000000]
icmp_ln1064          (icmp         ) [ 001110]
br_ln31              (br           ) [ 000000]
store_ln32           (store        ) [ 000000]
br_ln33              (br           ) [ 000000]
out_sts_load_1       (load         ) [ 000000]
tmp                  (partselect   ) [ 000000]
icmp_ln1072          (icmp         ) [ 001110]
br_ln36              (br           ) [ 000000]
store_ln36           (store        ) [ 000000]
br_ln36              (br           ) [ 000000]
br_ln0               (br           ) [ 000000]
storemerge           (phi          ) [ 000010]
write_ln18           (write        ) [ 000000]
ret_ln38             (ret          ) [ 000000]
out_sts_load         (load         ) [ 001111]
br_ln19              (br           ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount47"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sts_clear">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sts_clear"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_s2m_len">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_memory">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_sts">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sts"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="final_s2m_len_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_s2m_len_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="idx_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="out_memory_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_en_clrsts_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_s2m_len_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sts_clear_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sts_clear_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln18_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="storemerge_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="storemerge_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="62" slack="1"/>
<pin id="145" dir="0" index="3" bw="31" slack="1"/>
<pin id="146" dir="0" index="4" bw="33" slack="0"/>
<pin id="147" dir="0" index="5" bw="31" slack="1"/>
<pin id="148" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_1/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_sts_load_1/4 out_sts_load/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln14_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln16_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln154_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln23_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln23_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="62" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln28_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln28_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="final_s2m_len_V_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_V_load/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln885_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln885_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln1064_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="3"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln32_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="26" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln1072_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="26" slack="0"/>
<pin id="255" dir="0" index="1" bw="26" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln36_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="3"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="out_memory_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="in_en_clrsts_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="3"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="in_s2m_len_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="3"/>
<pin id="275" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="idx_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln154_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="1"/>
<pin id="296" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln154 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln23_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="304" class="1005" name="trunc_ln_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="62" slack="1"/>
<pin id="306" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="315" class="1005" name="out_sts_load_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_sts_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="88" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="134" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="118" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="118" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="152" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="152" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="221" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="80" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="221" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="82" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="84" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="211" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="94" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="272"><net_src comp="100" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="106" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="284"><net_src comp="90" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="291"><net_src comp="118" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="297"><net_src comp="177" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="141" pin=5"/></net>

<net id="303"><net_src comp="181" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="198" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="318"><net_src comp="155" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {4 }
	Port: gmem0 | {3 4 }
	Port: out_sts | {1 4 }
	Port: final_s2m_len_V | {1 4 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {3 4 }
	Port: streamtoparallelwithburst : incount47 | {2 }
	Port: streamtoparallelwithburst : in_en_clrsts | {1 }
	Port: streamtoparallelwithburst : s2m_buf_sts | {}
	Port: streamtoparallelwithburst : sts_clear | {1 }
	Port: streamtoparallelwithburst : in_s2m_len | {1 }
	Port: streamtoparallelwithburst : gmem0 | {}
	Port: streamtoparallelwithburst : out_memory | {1 }
	Port: streamtoparallelwithburst : out_sts | {4 5 }
	Port: streamtoparallelwithburst : final_s2m_len_V | {4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		br_ln23 : 1
		shl_ln23 : 1
		add_ln23 : 1
		trunc_ln : 2
	State 3
	State 4
		add_ln28 : 1
		add_ln885 : 1
		store_ln885 : 2
		icmp_ln1064 : 2
		br_ln31 : 3
		tmp : 2
		icmp_ln1072 : 3
		br_ln36 : 4
		store_ln36 : 2
		storemerge : 1
		write_ln18 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_141 |  2.596  |   194   |    62   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        add_ln23_fu_193                        |    0    |    0    |    64   |
|    add   |                        add_ln28_fu_211                        |    0    |    0    |    64   |
|          |                        add_ln885_fu_221                       |    0    |    0    |    32   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        icmp_ln23_fu_181                       |    0    |    0    |    12   |
|   icmp   |                       icmp_ln1064_fu_232                      |    0    |    0    |    12   |
|          |                       icmp_ln1072_fu_253                      |    0    |    0    |    10   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                   out_memory_read_read_fu_94                  |    0    |    0    |    0    |
|          |                 in_en_clrsts_read_read_fu_100                 |    0    |    0    |    0    |
|   read   |                  in_s2m_len_read_read_fu_106                  |    0    |    0    |    0    |
|          |                   sts_clear_read_read_fu_112                  |    0    |    0    |    0    |
|          |                       tmp_1_read_fu_118                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln18_write_fu_124                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   trunc  |                       trunc_ln154_fu_177                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    shl   |                        shl_ln23_fu_187                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|partselect|                        trunc_ln_fu_198                        |    0    |    0    |    0    |
|          |                           tmp_fu_243                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln28_fu_208                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  2.596  |   194   |   256   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln23_reg_300    |    1   |
|       idx_reg_281       |   64   |
|in_en_clrsts_read_reg_269|    1   |
| in_s2m_len_read_reg_273 |   32   |
| out_memory_read_reg_264 |   64   |
|   out_sts_load_reg_315  |    1   |
|    storemerge_reg_131   |    1   |
|      tmp_1_reg_288      |   32   |
|   trunc_ln154_reg_294   |   31   |
|     trunc_ln_reg_304    |   62   |
+-------------------------+--------+
|          Total          |   289  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   194  |   256  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   289  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   483  |   256  |
+-----------+--------+--------+--------+
