[1] “Log data,” https://github.com/UFRGS-CAROL/HPCA2017-log-data,
2016.

[2] “Why a chip that’s bad at math can help computers tackle harder problems,’ 2016. [Online].  Available: ”https://Awww.technologyreview.com/s/601263/why-a-chip-thatsbad- at-math-can-help-computers-tackle-harder-problems/”

[3] K. Asanovic et al, “The Landscape of Parallel Computing
Research: A View from Berkeley,” EECS Department, University of
California, Berkeley, Tech. Rep. UCB/EECS-2006-183, Dec 2006.
[Online]. Available: http:/Avww.eecs.berkeley.edu/Pubs/TechRpts/2006/
EECS-2006-183.html

[4] B. Atkinson, N. Debardeleben, Q. Guan, R. Robey, and W. M. Jones,
“Fault injection experiments with the clamr hydrodynamics mini-app,”
in Software Reliability Engineering Workshops (ISSREW), 2014 IEEE
International Symposium on, Nov 2014, pp. 6-9.

[5] D. Bailey, Barsck, J. T. Barton, D. S. Browning, R. L. Carter,
L. Dagum, R. A. Fatoohi, S. Fineberg, P. O. Frederickson, T. A.
Lasinski, R. 8. Schreiber, H. Simon, V. Venkatakrishnan, and
S. Weeratunga, “The NAS Parallel Benchmarks,” NASA Ames Research
Center, RNR Technical Report RNR-94-007, 1994, [Online]. Available:
http://hpc.sagepub.com/cgi/content/abstract/5/3/63

[6] R. Baumann, “Radiation-induced soft errors in advanced semiconductor
technologies,” Device and Materials Reliability, IEEE Transactions on,
vol. 5, no. 3, pp. 305-316, Sept 2005.

[7] —, “Radiation-induced soft errors in advanced semiconductor technologies,” Device and Materials Reliability, IEEE Transactions on,
vol. 5, no. 3, pp. 305-316, Sept 2005.

[8] E. Berrocal, L. Bautista-Gomez, S$. Di, Z. Lan, and F. Cappello,
Exploring Partial Replication to Improve Lightweight Silent Data
Corruption Detection for HPC Applications. Cham: Springer
International Publishing, 2016, pp. 419-430. [Online]. Available:
http://dx.doi.org/10.1007/978-3-319-43659-3_31

[9] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The parsec benchmark
suite: characterization and architectural implications,” in Proceedings
of the 17th international conference on Parallel architectures and
compilation techniques. ACM, 2008, pp. 72-81.

[10] M. A. Breuer, “Multi-media applications and imprecise computation,”
in Digital System Design, 2005. Proceedings. 8th Euromicro Conference
on. IEEE, 2005, pp. 2-7.

[11] 8. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger,
“Comparison of error rates in combinational and sequential logic,”
Nuclear Science, IEEE Transactions on, vol. 44, no. 6, pp. 2209-2216,
1997.

[12] S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee,
and K. Skadron, “Rodinia: A benchmark suite for heterogeneous
computing,” in Workload Characterization, 2009. ISWC 2009. IEEE
International Symposium on, Oct. 2009, pp. 44-54. [Online]. Available:
http://dx.doi.org/10.1109/IIS WC.2009.5306797

[13] W.-F. Chiang, G. Gopalakrishnan, Z. Rakamaric, D. H. Ahn, and G. L.
Lee, “Determinism and reproducibility in large-scale HPC systems,” in
Workshop on Determinism and Correctness in Parallel Programming
(WoDet), 2013.

[14] J. de la Puente, M. Ferrer, M. Hanzich, J. E. Castillo, and J. M. Cela,
“Mimetic seismic wave modeling including topography on deformed
staggered grids,” GEOPHYSICS, vol. 79, no. 3, pp. T125-T141, 2014.
[15] J. Dongarra, H. Meuer, and E. Strohmaier, “TOP500 Supercomputer
Sites: June 2016,” 2016. [Online]. Available: http://Awww.top500.org
[16] D. Ernst, §. Das, §. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim,
and K. Flautner, “Razor: circuit-level correction of timing errors for
low-power operation,” IEEE Micro, vol. 24, no. 6, pp. 10-20, Nov 2004.

[17] B. Fang, K. Pattabiraman, M. Ripeanu, and §. Gurumurthi, “GPU-Qin:
A methodology for evaluating the error resilience of GPGPU applications,” in Performance Analysis of Systems and Software (ISPASS),
2014 IEEE International Symposium on, March 2014, pp. 221-230.

[18] L. A. B. Gomez, F Cappello, L. Carro, N. DeBardeleben, B. Fang,
8. Gurumurthi, 8. Keckler, K. Pattabiraman, R. Rech, and M. S. Reorda,
“GPGPUs: How to Combine High Computational Power with High
Reliability,” in 2014 Design Automation and Test in Europe Conference
and Exhibition, Dresden, Germany, 2014.

[19] Q. Guan, N. DeBardeleben, B. Artkinson, R. Robey, and W. Jones, “Towards Building Resilient Scientific Applications: Resilience Analysis on
the Impact of Soft Error and Transient Error Tolerance with the CLAMR
Hydrodynamics Mini-App,” in Cluster Computing (CLUSTER), 2015
IEEE International Conference on, Sept 2015, pp. 176-179.

[20] K.-H. Huang and J. Abraham, “Algorithm-based fault tolerance for
matrix operations,” Computers, IEEE Transactions on, vol. C-33, no. 6,
pp. 518-528, June 1984.

[21] “An Overview of Programming for Intel Xeon processors
and Intel Xeon Phi coprocessors,” Intel. [Online]. Available: http://download.intel.com/newsroom/kits/xeon/phi/pdfs/overviewprogramming-intel-xeon-intel-xeon-phi-coprocessors. pdf

[22] “Tntel Xeon Phi Coprocessor System Software Developers Guide,” Intel. [Online]. Available: https://software.intel.com/sites/default/files/managed/09/07/xeonphi-coprocessor-system-software-developers-guide.pdf

[23] JEDEC, “Measurement and Reporting of Alpha Particle and Terrestrial
Cosmic Ray-Induced Soft Errors in Semiconductor Devices,” JEDEC
Standard, Tech. Rep. JESD89A, 2006.

[24] R. Lucas, “Top ten exascale research challenges,” in DOE ASCAC
Subcommittee Report, 2014.

[25] N. Mahatme, T. Jagannathan, L. Massengill, B. Bhuva, S.-J. Wen, and
R. Wong, “Comparison of Combinational and Sequential Error Rates
for a Deep Submicron Process,” Nuclear Science, IEEE Transactions
on, vol. 58, no. 6, pp. 2719-2725, 2011.

[26] S. S. Mukherjee et al., “A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor,”
in Proceedings of the 36th annual IEEE/ACM International Symposium
on Microarchitecture. TEEE Computer Society, 2003.

[27] A. Nguyen, N. Satish, J. Chhugani, C. Kim, and P. Dubey, “3.5dd
blocking optimization for stencil computations on modern cpus and
gpus,” in Proceedings of the 2010 ACM/IEEE International Conference
for High Performance Computing, Networking, Storage and Analysis,
ser. SC ’10. Washington, DC, USA: IEEE Computer Society, 2010,
pp. 1-13. [Online]. Available: http://dx.doi.org/10.1109/SC.2010.2

[28] J. Noh, V. Correas, 8. Lee, J. Jeon, I. Nofal, J. Cerba, H. Belhaddad,
D. Alexandrescu, Y. Lee, and S$. Kwon, “Study of neutron soft error
tate (ser) sensitivity: Investigation of upset mechanisms by comparative
simulation of finfet and planar mosfet srams,” Nuclear Science, IEEE
Transactions on, vol. 62, no. 4, pp. 1642-1649, Aug 2015.

[29] “NVIDIAs Next Generation CUDA Compute Architecture: Kepler
GK110,” NVIDIA. [Online]. Available: http://www.nvidia.com/content/
PDF/kepletr/NVIDIA-Kepler-GK110-Architecture- Whitepaper. pdf

[30] “CUDA C Programming Guide,” http://docs.nvidia.com/cuda/cuda-cprogramming-guide/, NVIDIA, 2015.

[31] “Kepler Tuning Guide :; CUDA Toolkit Documentation,” http://docs.
nvidia.com/cuda/kepler-tuning-guide/, NVIDIA, 2015.

[32] H. Quinn, W. H. Robinson, P. Rech, M. Aguirre, A. Barnard, M. Desogus, L. Entrena, M. Garcia-Valderas, §. M. Guertin, D. Kaeli, F. L.
Kastensmidt, B. T. Kiddie, A. Sanchez-Clemente, M. S. Reorda, L. Sterpone, and M. Wirthlin, “Using benchmarks for radiation testing of
microprocessors and fpgas,” IEEE Transactions on Nuclear Science,
vol. 62, no. 6, pp. 2547-2554, Dec 2015.

[33] P. Rech, C. Aguiar, C. Frost, and L. Carro, “An Efficient and Experimentally Tuned Software-Based Hardening Strategy for Matrix
Multiplication on GPUs,” Nuclear Science, IEEE Transactions on,
vol. 60, no. 4, pp. 2797-2804, 2013.

[34] P. Rech, L. L. Pilla, P. O. A. Navaux, and L. Carro, “Impact of GPUs
Parallelism Management on Safety-Critical and HPC Applications Reliability,” in IEEE International Conference on Dependable Systems and
Networks (DSN 2014), Atlanta, USA, 2014.

[35] G. Reis, J. Chang, N. Vachharajani, and S. Mukherjee, “Design and
evaluation of hybrid fault-detection systems,” in Proceedings of the
2005 International Symposium on Computer Architecture, ISCA’0S.
IEEE Press, 2005, pp. 148-159.

[36] M. Snir, R. W. Wisniewski, J. A. Abraham, S. V. Adve, S. Bagchi,
P. Balaji, J. Belak, P. Bose, F. Cappello, B. Carlson et al., “Addressing
failures in exascale computing,” International Journal of High Performance Computing Applications, pp. 1-45, 2014.

[37] V. Sridharan and D. R. Kaeli, “The effect of input data on program
vulnerability,” in Proceedings of the 2009 Workshop on Silicon Errors
in Logic and System Effects, ser. SELSE ’09, 2009.

[38] F. _ H. Streitz, J. N. Glosli, M. V. Patel, B. Chan, R. K. Yates, B. R.
de Supinski, J. Sexton, and J. Gunnels, “100+ tflop solidification simulations on bluegene/l,” in Proceedings of IEEE/ACM Supercomputing,
vol. 5, 2005.

[39] L. G. Szafaryn, T. Gamblin, B. R. De Supinski, and K. Skadron, “Experiences with achieving portability across heterogeneous architectures,”
Proceedings of WOLFHPC, in Conjunction with ICS, Tucson, 2011.

[40] J. Tan, N. Goswami, T. Li, and X. Fu, “Analyzing soft-error vulnerability on GPGPU microarchitecture,” in Workload Characterization
(IISWC), 2011 IEEE International Symposium on, Nov 2011, pp. 226—
235.

[41] D. Tiwari, $. Gupta, J. Rogers, D. Maxwell, P. Rech, S. Vazhkudai,
D. Oliveira, D. Londo, N. Debardeleben, P. Navaux, L. Carro, and A. B.
Bland, “Understanding GPU Errors on Large-scale HPC Systems and
the Implications for System Design and Operation,” in Proceedings of
21st IEEE Symp. on High Performance Computer Architecture (HPCA).
ACM, 2015.

[42] M. Violante, L. Sterpone, A. Manuzzato, S. Gerardin, P. Rech,
M. Bagatin, A. Paccagnella, C. Andreani, G. Gorini, A. Pietropaolo,
G. Cardarilli, S. Pontarelli, and C. Frost, “A New Hardware/Software
Platform and a New 1/E Neutron Source for Soft Error Studies: Testing
FPGAs at the ISIS Facility,” Nuclear Science, IEEE Transactions on,
vol. 54, no. 4, pp. 1184-1189, 2007.

[43] M. Wilkening, V. Sridharan, S$. Li, F. Previlon, §. Gurumurthi, and
D. Kaeli, “Calculating architectural vulnerability factors for spatial
multi-bit transient faults,” in Microarchitecture (MICRO), 2014 47th
Annual IEEE/ACM International Symposium on, Dec 2014, pp. 293305.

[44] J. H. Wilkinson, Rounding Errors in Algebraic Processes.
Publications, Incorporated, 1994.

[45] S. Williams, A. Waterman, and D. Patterson, “Roofline: An insightful
visual performance model for multicore architectures,’ Commun.
ACM, vol. 52, no. 4, pp. 65-76, Apr. 2009. [Online]. Available:
http://doi.acm.org/10.1145/1498765.1498785

[46] 8. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, “The splash2 programs: Characterization and methodological considerations,” in
ACM SIGARCH Computer Architecture News, vol. 23, no. 2. ACM,
1995, pp. 24-36.

[47] H.-J. Wunderlich, C. Braun, and S. Halder, “Efficacy and efficiency of
algorithm-based fault-tolerance on gpus,” in On-Line Testing Symposium
(IOLTS), 2013 IEEE 19th International, July 2013, pp. 240-243.
