# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Lab 2/pc.vhd" \
"../../../../../../Lab 2/pcadd.vhd" \
"../../../../../../Lab 2/instmem.vhd" \
"../../../../../../Lab 2/control.vhd" \
"../../../../../../Lab 2/alu.vhd" \
"../../../../../../Lab 2/regfile.vhd" \
"../../../../../../Lab 2/ALUcntl.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_pc_0_1/sim/lab2_pc_0_1.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_pcadd_1_0/sim/lab2_pcadd_1_0.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_instmem_0_0/sim/lab2_instmem_0_0.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_control_0_0/sim/lab2_control_0_0.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_ALU_0_0/sim/lab2_ALU_0_0.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_regfile_0_0/sim/lab2_regfile_0_0.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/ip/lab2_ALUcntl_0_0/sim/lab2_ALUcntl_0_0.vhd" \
"../../../../Lab2.ip_user_files/bd/lab2/sim/lab2.vhd" \
"../../../../Lab2.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd" \
"../../../../../../Lab 2/lab2_tb.vhd" \

# Do not sort compile order
nosort
