Section,Stat,Value
SM 20,DPU Instructions,0
SM 0,IMU Instructions,136
SM 52,RegistersWrites,0
Config.DPU,ReadBufferSize,15
SM 27,IMU Instructions,168
SM 10,InstructionsPerCycle,0
SM 21,LDS Instructions,104
SM 29,BlockCount,2
SM 43,RegistersReads,0
SM 57,SFU Instructions,536
SM 54,SFU Instructions,536
SM 1,RegistersWrites,0
SM 50,BlockCount,1
SM 5,BlockCount,2
Config.DPU,Width,1
SM 21,SPU Instructions,0
SM 49,InstructionsPerCycle,0
SM 55,Cycles,101457
SM 50,SPU Instructions,0
SM 73,IMU Instructions,88
SM 4,InstructionsPerCycle,0
SM 7,RegistersWrites,0
SM 78,IMU Instructions,88
SM 43,Cycles,101457
SM 77,InstructionsPerCycle,0
SM 20,SPU Instructions,0
SM 56,SPU Instructions,0
SM 72,DPU Instructions,0
SM 5,InstructionsPerCycle,0
SM 56,BRU Instructions,96
SM 73,Cycles,101457
SM 41,LDS Instructions,96
SM 35,SFU Instructions,1088
SM 73,SPU Instructions,0
Config.DPU,WriteBufferSize,12
SM 11,SPU Instructions,0
SM 24,RegistersReads,0
SM 17,LDS Instructions,104
SM 42,InstructionsPerCycle,0
SM 58,SPU Instructions,0
SM 77,BlockCount,1
SM 32,RegistersReads,0
SM 70,IMU Instructions,88
SM 68,DPU Instructions,0
SM 52,LDS Instructions,48
SM 36,RegistersWrites,0
SM 19,SFU Instructions,1000
SM 71,RegistersReads,0
Config.FrontEnd,FetchLatency,2
SM 83,LDS Instructions,48
SM 48,RegistersReads,0
SM 45,DPU Instructions,0
SM 30,BRU Instructions,296
SM 43,BlockCount,2
SM 53,DPU Instructions,0
SM 59,RegistersReads,0
SM 29,BRU Instructions,296
SM 33,DPU Instructions,24
SM 76,RegistersReads,0
SM 6,InstructionsPerCycle,0
SM 17,BRU Instructions,272
SM 53,RegistersReads,0
SM 53,InstructionsPerCycle,0
Config.DPU,ReadLatency,15
SM 29,IMU Instructions,208
SM 37,SFU Instructions,1088
SM 46,InstructionsPerCycle,0
SM 75,RegistersWrites,0
SM 75,InstructionsPerCycle,0
SM 60,RegistersReads,0
SM 22,DPU Instructions,0
SM 54,DPU Instructions,0
SM 3,LDS Instructions,88
SM 37,SPU Instructions,0
SM 39,IMU Instructions,128
SM 19,RegistersReads,0
SM 47,DPU Instructions,0
Config.SM,MaxBlocksPerWarpPool,4
SM 83,BlockCount,1
SM 25,LDS Instructions,104
SM 48,SPU Instructions,0
SM 23,BlockCount,2
SM 27,DPU Instructions,0
SM 52,SFU Instructions,536
SM 53,BlockCount,1
SM 12,LDS Instructions,88
SM 0,BRU Instructions,152
Config.DPU,WriteLatency,12
SM 35,SPU Instructions,0
SM 78,BlockCount,1
SM 69,RegistersReads,0
SM 71,SFU Instructions,552
SM 78,RegistersWrites,0
SM 24,RegistersWrites,0
SM 64,DPU Instructions,0
SM 9,InstructionsPerCycle,0
SM 17,SPU Instructions,0
SM 80,Cycles,101457
SM 20,BRU Instructions,272
SM 14,BlockCount,2
Config.LSU,WriteLatency,1
SM 43,RegistersWrites,0
SM 58,DPU Instructions,0
SM 10,SFU Instructions,800
SM 54,BlockCount,1
SM 71,LDS Instructions,48
Config.BRU,ExecutionLatency,5
SM 45,InstructionsPerCycle,0
SM 78,InstructionsPerCycle,0
SM 50,LDS Instructions,48
SM 57,IMU Instructions,104
SM 35,IMU Instructions,128
Config.IMU,ReadBufferSize,1
SM 62,SFU Instructions,536
SM 51,BRU Instructions,96
SM 23,RegistersReads,0
SM 81,InstructionsPerCycle,0
SM 0,RegistersReads,0
SM 60,Cycles,101457
SM 57,BRU Instructions,96
SM 59,SFU Instructions,536
SM 42,SFU Instructions,1088
SM 82,LDS Instructions,48
SM 67,RegistersWrites,0
SM 57,BlockCount,1
SM 49,RegistersReads,0
SM 65,BlockCount,1
SM 64,RegistersWrites,0
SM 42,DPU Instructions,24
SM 58,RegistersReads,0
SM 30,BlockCount,2
SM 17,DPU Instructions,0
SM 26,InstructionsPerCycle,0
SM 35,LDS Instructions,96
SM 58,LDS Instructions,48
SM 81,RegistersReads,0
SM 83,DPU Instructions,0
SM 44,IMU Instructions,40
Config.SPU,ExecutionLatency,1
SM 77,Cycles,101457
SM 41,InstructionsPerCycle,0
Config.LSU,DispatchBufferSize,2
SM 66,RegistersReads,0
SM 83,SPU Instructions,0
SM 14,RegistersReads,0
SM 41,BRU Instructions,176
SM 55,LDS Instructions,48
SM 60,SPU Instructions,0
SM 65,BRU Instructions,96
SM 9,IMU Instructions,136
SM 40,BRU Instructions,176
SM 4,RegistersReads,0
SM 8,RegistersReads,0
SM 39,LDS Instructions,96
SM 46,RegistersWrites,0
SM 64,SFU Instructions,552
SM 69,BRU Instructions,96
SM 20,BlockCount,2
SM 47,InstructionsPerCycle,0
SM 21,RegistersReads,0
SM 26,IMU Instructions,168
SM 29,RegistersReads,0
SM 80,LDS Instructions,48
SM 41,BlockCount,2
SM 67,SPU Instructions,0
SM 53,IMU Instructions,104
SM 32,Cycles,101457
SM 5,IMU Instructions,136
SM 21,Cycles,101457
SM 72,InstructionsPerCycle,0
Config.SM,NumRegisters,65536
SM 7,InstructionsPerCycle,0
SM 49,BlockCount,1
SM 52,RegistersReads,0
SM 39,RegistersWrites,0
SM 6,DPU Instructions,0
SM 82,DPU Instructions,0
SM 15,InstructionsPerCycle,0
SM 48,IMU Instructions,104
SM 55,InstructionsPerCycle,0
SM 57,RegistersReads,0
SM 64,Cycles,101457
SM 8,BlockCount,2
SM 25,BlockCount,2
SM 32,SFU Instructions,1088
SM 79,DPU Instructions,0
SM 48,BlockCount,1
Config.BRU,ReadBufferSize,5
SM 38,SPU Instructions,0
SM 26,SFU Instructions,1000
SM 1,BRU Instructions,152
SM 79,Cycles,101457
SM 54,InstructionsPerCycle,0
SM 9,DPU Instructions,0
SM 32,LDS Instructions,96
Config.LSU,ReadLatency,1
SM 12,SPU Instructions,0
SM 15,Cycles,101457
SM 9,RegistersWrites,0
SM 20,InstructionsPerCycle,0
SM 24,Cycles,101457
SM 41,SPU Instructions,0
SM 49,IMU Instructions,104
SM 70,SFU Instructions,552
SM 30,InstructionsPerCycle,0
SM 20,RegistersWrites,0
SM 56,InstructionsPerCycle,0
SM 78,BRU Instructions,96
SM 4,SFU Instructions,800
SM 78,DPU Instructions,0
SM 6,BRU Instructions,152
SM 80,RegistersWrites,0
SM 31,SFU Instructions,1320
SM 75,BlockCount,1
SM 12,RegistersReads,0
SM 56,RegistersReads,0
SM 4,Cycles,101457
SM 63,SFU Instructions,536
SM 12,IMU Instructions,96
SM 3,BlockCount,2
SM 27,SFU Instructions,1000
SM 16,RegistersWrites,0
SM 57,DPU Instructions,0
SM 10,BRU Instructions,152
SM 81,SFU Instructions,552
SM 54,LDS Instructions,48
SM 30,RegistersReads,0
SM 5,Cycles,101457
SM 33,Cycles,101457
SM 52,InstructionsPerCycle,0
Config.LSU,ReadBufferSize,1
SM 27,SPU Instructions,0
SM 18,DPU Instructions,0
Config.IMU,NumSPULanes,32
SM 25,IMU Instructions,168
SM 33,SFU Instructions,1088
Config.IMU,Width,1
SM 16,IMU Instructions,168
SM 81,RegistersWrites,0
SM 24,InstructionsPerCycle,0
SM 26,Cycles,101457
SM 66,InstructionsPerCycle,0
SM 30,DPU Instructions,24
SM 4,BRU Instructions,152
SM 38,RegistersReads,0
SM 27,RegistersWrites,0
SM 11,DPU Instructions,0
SM 39,RegistersReads,0
SM 42,IMU Instructions,128
SM 55,BlockCount,1
SM 75,SFU Instructions,552
Config.SFU,NumSPULanes,32
SM 80,SPU Instructions,0
SM 47,SFU Instructions,272
SM 12,InstructionsPerCycle,0
SM 12,SFU Instructions,744
SM 41,Cycles,101457
SM 70,InstructionsPerCycle,0
SM 77,IMU Instructions,88
SM 24,SFU Instructions,1000
SM 25,InstructionsPerCycle,0
SM 38,LDS Instructions,96
SM 80,BlockCount,1
SM 44,SFU Instructions,272
SM 45,BRU Instructions,56
SM 25,SPU Instructions,0
SM 55,DPU Instructions,0
SM 58,InstructionsPerCycle,0
SM 69,SPU Instructions,0
SM 74,RegistersWrites,0
SM 39,Cycles,101457
SM 33,BRU Instructions,176
SM 47,RegistersReads,0
SM 59,Cycles,101457
Config.FrontEnd,DispatchLatency,2
SM 71,BlockCount,1
SM 43,DPU Instructions,24
SM 15,LDS Instructions,88
Config.SFU,DispatchBufferSize,2
SM 10,RegistersWrites,0
SM 38,SFU Instructions,1088
SM 68,Cycles,101457
SM 6,SPU Instructions,0
SM 44,RegistersWrites,0
SM 61,InstructionsPerCycle,0
SM 37,RegistersReads,0
SM 34,IMU Instructions,128
SM 19,InstructionsPerCycle,0
SM 56,LDS Instructions,48
SM 3,InstructionsPerCycle,0
SM 35,InstructionsPerCycle,0
SM 80,DPU Instructions,0
SM 42,SPU Instructions,0
SM 50,DPU Instructions,0
SM 26,LDS Instructions,104
SM 40,SPU Instructions,0
SM 74,DPU Instructions,0
SM 39,BlockCount,2
SM 20,RegistersReads,0
SM 56,DPU Instructions,0
SM 81,IMU Instructions,88
SM 56,RegistersWrites,0
SM 29,RegistersWrites,0
SM 20,LDS Instructions,104
SM 55,SFU Instructions,536
SM 29,SFU Instructions,1320
SM 32,SPU Instructions,0
SM 36,SFU Instructions,1088
SM 71,RegistersWrites,0
SM 66,RegistersWrites,0
SM 81,LDS Instructions,48
SM 64,LDS Instructions,48
SM 4,DPU Instructions,0
SM 79,LDS Instructions,48
Config.IMU,WriteBufferSize,1
SM 24,BRU Instructions,272
SM 76,RegistersWrites,0
SM 24,DPU Instructions,0
SM 40,BlockCount,2
Config.IMU,WriteLatency,1
SM 74,LDS Instructions,48
SM 75,LDS Instructions,48
SM 25,SFU Instructions,1000
SM 4,RegistersWrites,0
SM 24,IMU Instructions,168
SM 21,DPU Instructions,0
SM 83,Cycles,101457
Config.SFU,ReadLatency,1
Config.SPU,ReadLatency,1
Config.SFU,ExecutionBufferSize,1
SM 23,DPU Instructions,0
SM 59,DPU Instructions,0
SM 68,RegistersReads,0
SM 61,BRU Instructions,96
SM 41,RegistersReads,0
SM 5,SPU Instructions,0
SM 24,LDS Instructions,104
SM 1,SFU Instructions,800
SM 12,RegistersWrites,0
SM 46,BRU Instructions,56
SM 52,DPU Instructions,0
SM 68,LDS Instructions,48
SM 0,SPU Instructions,0
SM 0,DPU Instructions,0
SM 1,InstructionsPerCycle,0
SM 43,SFU Instructions,1088
SM 34,SPU Instructions,0
SM 70,DPU Instructions,0
SM 80,RegistersReads,0
SM 18,IMU Instructions,168
SM 42,BRU Instructions,176
SM 46,LDS Instructions,48
SM 28,LDS Instructions,104
SM 63,SPU Instructions,0
SM 7,SPU Instructions,0
SM 72,SPU Instructions,0
SM 83,BRU Instructions,96
SM 15,IMU Instructions,96
SM 12,BRU Instructions,152
SM 77,LDS Instructions,48
SM 19,IMU Instructions,168
SM 75,DPU Instructions,0
SM 45,SFU Instructions,272
SM 10,SPU Instructions,0
SM 11,Cycles,101457
SM 22,InstructionsPerCycle,0
SM 34,InstructionsPerCycle,0
SM 12,BlockCount,2
SM 16,SFU Instructions,1000
SM 26,BRU Instructions,272
SM 8,LDS Instructions,88
SM 33,RegistersWrites,0
SM 62,SPU Instructions,0
Config.SM,MaxWarpsPerWarpPool,32
SM 62,BRU Instructions,96
Config.LSU,Width,1
SM 14,BRU Instructions,152
Config.Device,NumSM,84
SM 18,Cycles,101457
SM 50,Cycles,101457
SM 69,IMU Instructions,88
SM 73,BlockCount,1
SM 12,Cycles,101457
SM 16,Cycles,101457
SM 2,IMU Instructions,136
SM 76,DPU Instructions,0
SM 17,IMU Instructions,168
SM 74,InstructionsPerCycle,0
SM 78,SFU Instructions,552
SM 15,BlockCount,2
SM 22,Cycles,101457
SM 38,BlockCount,2
SM 43,InstructionsPerCycle,0
SM 31,DPU Instructions,24
SM 14,SFU Instructions,744
SM 54,RegistersWrites,0
SM 74,IMU Instructions,88
SM 51,BlockCount,1
SM 20,Cycles,101457
SM 40,Cycles,101457
SM 57,InstructionsPerCycle,0
SM 41,SFU Instructions,1088
SM 50,IMU Instructions,104
SM 63,RegistersWrites,0
SM 49,RegistersWrites,0
Config.SFU,WriteLatency,1
SM 37,RegistersWrites,0
SM 41,RegistersWrites,0
SM 57,LDS Instructions,48
SM 79,BRU Instructions,96
SM 5,RegistersWrites,0
Config.FrontEnd,MaxInstDispatchedPerType,2
SM 23,IMU Instructions,168
SM 42,RegistersWrites,0
SM 81,BlockCount,1
SM 3,SFU Instructions,800
SM 72,IMU Instructions,88
SM 41,IMU Instructions,128
SM 50,RegistersReads,0
SM 73,RegistersReads,0
SM 67,DPU Instructions,0
SM 4,SPU Instructions,0
SM 26,RegistersWrites,0
SM 52,BRU Instructions,96
SM 69,RegistersWrites,0
SM 56,Cycles,101457
SM 4,LDS Instructions,88
SM 8,DPU Instructions,0
SM 76,LDS Instructions,48
Config.SPU,NumSPULanes,32
SM 43,LDS Instructions,96
SM 30,RegistersWrites,0
SM 73,BRU Instructions,96
Config.IMU,ReadLatency,1
SM 19,RegistersWrites,0
SM 43,IMU Instructions,128
SM 35,RegistersReads,0
SM 65,IMU Instructions,88
SM 6,IMU Instructions,136
SM 65,SPU Instructions,0
SM 5,RegistersReads,0
SM 68,BRU Instructions,96
SM 2,LDS Instructions,88
SM 47,SPU Instructions,0
SM 36,Cycles,101457
SM 73,RegistersWrites,0
SM 10,Cycles,101457
SM 52,Cycles,101457
SM 2,Cycles,101457
Config.DPU,ExecutionBufferSize,15
Config.BRU,DispatchBufferSize,2
SM 22,BRU Instructions,272
SM 71,SPU Instructions,0
SM 63,LDS Instructions,48
SM 58,SFU Instructions,536
SM 23,InstructionsPerCycle,0
SM 26,RegistersReads,0
SM 69,DPU Instructions,0
SM 60,LDS Instructions,48
SM 77,SPU Instructions,0
SM 38,IMU Instructions,128
SM 46,RegistersReads,0
Config.BRU,ExecutionBufferSize,5
SM 13,DPU Instructions,0
SM 24,SPU Instructions,0
SM 72,LDS Instructions,48
SM 51,InstructionsPerCycle,0
SM 2,InstructionsPerCycle,0
SM 8,Cycles,101457
SM 59,InstructionsPerCycle,0
SM 1,LDS Instructions,88
SM 11,LDS Instructions,88
SM 74,SPU Instructions,0
Config.LSU,WriteBufferSize,1
SM 57,SPU Instructions,0
SM 27,InstructionsPerCycle,0
SM 0,InstructionsPerCycle,0
SM 71,IMU Instructions,88
SM 78,Cycles,101457
SM 0,LDS Instructions,88
SM 82,BlockCount,1
SM 13,LDS Instructions,88
SM 23,RegistersWrites,0
SM 33,SPU Instructions,0
SM 82,RegistersReads,0
SM 69,InstructionsPerCycle,0
SM 25,BRU Instructions,272
SM 51,SFU Instructions,536
SM 6,SFU Instructions,800
SM 32,IMU Instructions,128
SM 23,Cycles,101457
SM 30,SPU Instructions,0
SM 11,SFU Instructions,800
SM 17,Cycles,101457
SM 48,SFU Instructions,536
SM 34,BlockCount,2
SM 19,DPU Instructions,0
SM 7,BlockCount,2
SM 3,BRU Instructions,152
SM 38,Cycles,101457
SM 54,SPU Instructions,0
SM 70,LDS Instructions,48
SM 2,RegistersWrites,0
SM 46,DPU Instructions,0
SM 83,RegistersWrites,0
SM 32,RegistersWrites,0
SM 66,IMU Instructions,88
SM 65,SFU Instructions,552
SM 10,DPU Instructions,0
SM 51,DPU Instructions,0
SM 36,BRU Instructions,176
SM 2,SFU Instructions,800
SM 30,LDS Instructions,104
SM 39,SFU Instructions,1088
SM 30,Cycles,101457
SM 50,SFU Instructions,536
SM 46,SFU Instructions,272
SM 74,SFU Instructions,552
SM 3,DPU Instructions,0
SM 4,BlockCount,2
SM 22,SPU Instructions,0
SM 50,BRU Instructions,96
SM 44,BRU Instructions,56
SM 34,RegistersWrites,0
SM 13,InstructionsPerCycle,0
SM 53,RegistersWrites,0
SM 61,RegistersReads,0
SM 58,BlockCount,1
SM 11,BlockCount,2
SM 7,LDS Instructions,88
SM 2,SPU Instructions,0
SM 61,Cycles,101457
Config.SPU,WriteLatency,1
SM 55,SPU Instructions,0
SM 58,BRU Instructions,96
SM 54,Cycles,101457
SM 62,Cycles,101457
Config.SFU,Width,1
SM 45,IMU Instructions,40
SM 57,Cycles,101457
SM 80,BRU Instructions,96
SM 61,LDS Instructions,48
SM 51,IMU Instructions,104
SM 8,SPU Instructions,0
SM 11,RegistersReads,0
SM 35,BRU Instructions,176
SM 36,DPU Instructions,24
SM 31,BRU Instructions,296
SM 7,Cycles,101457
SM 27,BRU Instructions,272
SM 40,InstructionsPerCycle,0
SM 69,Cycles,101457
SM 49,SPU Instructions,0
SM 37,Cycles,101457
SM 62,LDS Instructions,48
SM 63,DPU Instructions,0
Device,GridCount,0
SM 48,Cycles,101457
SM 5,DPU Instructions,0
Config.SM,NumWarpPools,4
SM 41,DPU Instructions,24
SM 54,RegistersReads,0
Config.BRU,Width,1
SM 47,BlockCount,1
SM 51,RegistersReads,0
SM 68,InstructionsPerCycle,0
SM 3,RegistersReads,0
Config.DPU,NumSPULanes,32
SM 26,DPU Instructions,0
SM 42,BlockCount,2
SM 67,InstructionsPerCycle,0
SM 3,IMU Instructions,136
SM 75,SPU Instructions,0
Config.SPU,ReadBufferSize,1
SM 8,IMU Instructions,136
SM 29,InstructionsPerCycle,0
SM 80,SFU Instructions,552
SM 59,BlockCount,1
SM 10,BlockCount,2
SM 11,BRU Instructions,152
SM 39,BRU Instructions,176
SM 44,Cycles,101457
SM 13,RegistersReads,0
SM 49,BRU Instructions,96
SM 13,SFU Instructions,744
SM 31,Cycles,101457
SM 78,SPU Instructions,0
SM 40,IMU Instructions,128
SM 60,BRU Instructions,96
SM 75,Cycles,101457
SM 48,InstructionsPerCycle,0
SM 26,BlockCount,2
SM 83,IMU Instructions,88
Config.BRU,WriteLatency,5
SM 62,IMU Instructions,104
SM 18,RegistersWrites,0
SM 8,BRU Instructions,152
SM 63,RegistersReads,0
SM 65,LDS Instructions,48
SM 65,Cycles,101457
SM 72,BlockCount,1
SM 76,SFU Instructions,552
SM 33,IMU Instructions,128
SM 73,SFU Instructions,552
SM 82,InstructionsPerCycle,0
SM 19,LDS Instructions,104
SM 49,SFU Instructions,536
SM 61,BlockCount,1
SM 34,LDS Instructions,96
SM 79,IMU Instructions,88
SM 49,Cycles,101457
Device,Cycles,101457
SM 82,RegistersWrites,0
SM 1,Cycles,101457
SM 45,RegistersReads,0
SM 70,BRU Instructions,96
SM 40,RegistersWrites,0
SM 47,BRU Instructions,56
SM 60,InstructionsPerCycle,0
SM 22,IMU Instructions,168
SM 58,RegistersWrites,0
SM 47,Cycles,101457
SM 70,BlockCount,1
SM 51,SPU Instructions,0
SM 79,SFU Instructions,552
SM 80,InstructionsPerCycle,0
SM 3,RegistersWrites,0
SM 14,SPU Instructions,0
SM 29,Cycles,101457
SM 9,LDS Instructions,88
Config.BRU,ReadLatency,5
SM 11,RegistersWrites,0
SM 72,SFU Instructions,552
SM 30,SFU Instructions,1320
SM 67,Cycles,101457
SM 37,InstructionsPerCycle,0
SM 48,BRU Instructions,96
SM 13,RegistersWrites,0
SM 6,Cycles,101457
SM 42,RegistersReads,0
SM 67,BlockCount,1
SM 29,SPU Instructions,0
SM 69,LDS Instructions,48
SM 22,SFU Instructions,1000
SM 33,InstructionsPerCycle,0
SM 18,BRU Instructions,272
SM 58,IMU Instructions,104
SM 49,LDS Instructions,48
SM 48,RegistersWrites,0
Config.FrontEnd,DispatchWidth,5
SM 23,BRU Instructions,272
SM 63,InstructionsPerCycle,0
SM 64,BlockCount,1
SM 18,LDS Instructions,104
SM 73,LDS Instructions,48
SM 67,BRU Instructions,96
SM 15,BRU Instructions,152
SM 35,Cycles,101457
SM 21,BlockCount,2
SM 52,BlockCount,1
SM 63,Cycles,101457
SM 68,IMU Instructions,88
SM 54,IMU Instructions,104
SM 66,BlockCount,1
SM 71,BRU Instructions,96
SM 76,Cycles,101457
Config.SPU,Width,1
SM 64,IMU Instructions,88
SM 5,BRU Instructions,152
SM 59,SPU Instructions,0
SM 28,SFU Instructions,1320
SM 40,RegistersReads,0
SM 30,IMU Instructions,208
SM 61,SFU Instructions,536
SM 83,SFU Instructions,552
SM 73,DPU Instructions,0
SM 22,LDS Instructions,104
SM 37,IMU Instructions,128
SM 40,DPU Instructions,24
SM 17,SFU Instructions,1000
Config.SFU,WriteBufferSize,1
SM 2,DPU Instructions,0
SM 36,SPU Instructions,0
SM 37,DPU Instructions,24
SM 15,RegistersReads,0
SM 18,SPU Instructions,0
SM 65,DPU Instructions,0
SM 20,IMU Instructions,168
SM 35,DPU Instructions,24
SM 76,SPU Instructions,0
SM 50,InstructionsPerCycle,0
SM 6,RegistersReads,0
SM 48,DPU Instructions,0
SM 68,RegistersWrites,0
SM 0,Cycles,101457
SM 75,RegistersReads,0
SM 65,InstructionsPerCycle,0
SM 40,LDS Instructions,96
SM 59,BRU Instructions,96
SM 31,SPU Instructions,0
SM 57,RegistersWrites,0
SM 72,RegistersWrites,0
Config.IMU,ExecutionLatency,1
SM 53,BRU Instructions,96
SM 29,DPU Instructions,24
SM 25,RegistersReads,0
SM 34,BRU Instructions,176
SM 13,IMU Instructions,96
SM 21,BRU Instructions,272
SM 11,InstructionsPerCycle,0
SM 40,SFU Instructions,1088
SM 51,Cycles,101457
SM 14,Cycles,101457
SM 0,SFU Instructions,800
Config.SPU,WriteBufferSize,1
SM 20,SFU Instructions,1000
SM 26,SPU Instructions,0
SM 60,SFU Instructions,536
Device,instructionsPerCycle,0
SM 39,DPU Instructions,24
SM 22,BlockCount,2
SM 34,Cycles,101457
SM 13,Cycles,101457
SM 25,RegistersWrites,0
SM 42,LDS Instructions,96
SM 70,RegistersReads,0
SM 67,SFU Instructions,552
SM 73,InstructionsPerCycle,0
SM 37,BlockCount,2
SM 16,DPU Instructions,0
Config.IMU,DispatchBufferSize,2
SM 74,Cycles,101457
SM 28,RegistersWrites,0
Config.SPU,DispatchBufferSize,2
SM 9,BRU Instructions,152
SM 32,InstructionsPerCycle,0
SM 0,RegistersWrites,0
SM 34,RegistersReads,0
SM 77,RegistersReads,0
SM 82,BRU Instructions,96
SM 31,RegistersReads,0
SM 69,BlockCount,1
SM 62,InstructionsPerCycle,0
SM 12,DPU Instructions,0
SM 66,Cycles,101457
SM 23,LDS Instructions,104
SM 16,BRU Instructions,272
SM 18,BlockCount,2
SM 53,LDS Instructions,48
Config.SFU,ReadBufferSize,1
SM 60,DPU Instructions,0
SM 77,RegistersWrites,0
SM 66,BRU Instructions,96
SM 44,SPU Instructions,0
Config.IMU,ExecutionBufferSize,1
SM 34,SFU Instructions,1088
SM 1,SPU Instructions,0
SM 55,RegistersWrites,0
SM 70,Cycles,101457
SM 21,RegistersWrites,0
SM 43,SPU Instructions,0
SM 9,BlockCount,2
SM 63,BlockCount,1
SM 42,Cycles,101457
SM 64,RegistersReads,0
SM 16,InstructionsPerCycle,0
SM 35,RegistersWrites,0
SM 19,SPU Instructions,0
SM 22,RegistersReads,0
SM 32,BlockCount,2
Config.BRU,NumSPULanes,32
SM 68,SPU Instructions,0
SM 0,BlockCount,2
SM 72,BRU Instructions,96
SM 83,InstructionsPerCycle,0
SM 13,BRU Instructions,152
SM 58,Cycles,101457
SM 15,SFU Instructions,744
SM 71,InstructionsPerCycle,0
Device,Instructions,0
SM 23,SPU Instructions,0
SM 36,IMU Instructions,128
SM 67,LDS Instructions,48
SM 75,IMU Instructions,88
SM 7,DPU Instructions,0
SM 72,Cycles,101457
SM 7,RegistersReads,0
Config.BRU,WriteBufferSize,5
SM 17,InstructionsPerCycle,0
SM 55,RegistersReads,0
SM 79,RegistersReads,0
SM 62,BlockCount,1
SM 14,DPU Instructions,0
SM 15,DPU Instructions,0
SM 74,RegistersReads,0
SM 38,InstructionsPerCycle,0
SM 77,BRU Instructions,96
SM 70,SPU Instructions,0
SM 76,InstructionsPerCycle,0
SM 3,Cycles,101457
SM 27,LDS Instructions,104
SM 61,SPU Instructions,0
Config.DPU,DispatchBufferSize,2
SM 8,SFU Instructions,800
SM 46,IMU Instructions,40
SM 25,DPU Instructions,0
SM 32,BRU Instructions,176
SM 7,IMU Instructions,136
SM 33,BlockCount,2
SM 76,BRU Instructions,96
SM 82,IMU Instructions,88
SM 18,SFU Instructions,1000
SM 37,BRU Instructions,176
SM 31,RegistersWrites,0
SM 61,RegistersWrites,0
SM 47,IMU Instructions,40
SM 51,LDS Instructions,48
Config.DPU,ExecutionLatency,15
SM 59,IMU Instructions,104
SM 21,IMU Instructions,168
SM 77,DPU Instructions,0
SM 44,InstructionsPerCycle,0
SM 61,DPU Instructions,0
SM 79,RegistersWrites,0
SM 13,SPU Instructions,0
SM 59,RegistersWrites,0
SM 71,Cycles,101457
SM 2,BRU Instructions,152
SM 65,RegistersWrites,0
SM 60,IMU Instructions,104
SM 63,BRU Instructions,96
SM 67,IMU Instructions,88
SM 67,RegistersReads,0
SM 2,BlockCount,2
SM 82,SFU Instructions,552
SM 51,RegistersWrites,0
SM 9,SPU Instructions,0
SM 24,BlockCount,2
SM 34,DPU Instructions,24
SM 31,LDS Instructions,104
SM 9,RegistersReads,0
SM 27,Cycles,101457
SM 19,BRU Instructions,272
SM 64,BRU Instructions,96
SM 66,SPU Instructions,0
SM 76,IMU Instructions,88
Config.SPU,ExecutionBufferSize,1
SM 14,LDS Instructions,88
SM 4,IMU Instructions,136
SM 82,Cycles,101457
SM 47,RegistersWrites,0
SM 7,SFU Instructions,800
SM 7,BRU Instructions,152
SM 62,RegistersWrites,0
SM 52,SPU Instructions,0
SM 48,LDS Instructions,48
SM 56,BlockCount,1
SM 66,SFU Instructions,552
SM 1,RegistersReads,0
SM 27,BlockCount,2
Config.SFU,ExecutionLatency,1
SM 21,InstructionsPerCycle,0
SM 35,BlockCount,2
SM 71,DPU Instructions,0
SM 17,BlockCount,2
SM 28,BRU Instructions,296
SM 56,IMU Instructions,104
SM 63,IMU Instructions,104
SM 46,Cycles,101457
SM 79,InstructionsPerCycle,0
SM 5,LDS Instructions,88
SM 80,IMU Instructions,88
SM 78,RegistersReads,0
SM 6,RegistersWrites,0
SM 25,Cycles,101457
SM 22,RegistersWrites,0
SM 13,BlockCount,2
SM 28,IMU Instructions,208
SM 10,LDS Instructions,88
SM 28,SPU Instructions,0
SM 10,RegistersReads,0
SM 43,BRU Instructions,176
SM 55,BRU Instructions,96
SM 56,SFU Instructions,536
SM 81,BRU Instructions,96
Config.FrontEnd,FetchBufferSize,10
SM 75,BRU Instructions,96
SM 14,InstructionsPerCycle,0
SM 44,BlockCount,1
SM 72,RegistersReads,0
SM 10,IMU Instructions,136
SM 6,BlockCount,2
SM 31,InstructionsPerCycle,0
SM 66,DPU Instructions,0
SM 23,SFU Instructions,1000
SM 79,BlockCount,1
SM 50,RegistersWrites,0
SM 81,DPU Instructions,0
SM 37,LDS Instructions,96
SM 15,RegistersWrites,0
SM 39,SPU Instructions,0
SM 8,RegistersWrites,0
SM 54,BRU Instructions,96
SM 53,Cycles,101457
SM 45,SPU Instructions,0
SM 45,Cycles,101457
SM 38,DPU Instructions,24
SM 17,RegistersWrites,0
SM 76,BlockCount,1
SM 32,DPU Instructions,24
SM 8,InstructionsPerCycle,0
SM 45,RegistersWrites,0
SM 14,RegistersWrites,0
SM 44,LDS Instructions,48
SM 16,RegistersReads,0
SM 28,DPU Instructions,24
SM 64,InstructionsPerCycle,0
SM 19,BlockCount,2
SM 31,IMU Instructions,208
SM 81,Cycles,101457
SM 36,RegistersReads,0
SM 2,RegistersReads,0
SM 36,LDS Instructions,96
SM 47,LDS Instructions,48
SM 46,BlockCount,1
SM 33,LDS Instructions,96
SM 11,IMU Instructions,136
SM 14,IMU Instructions,96
SM 38,RegistersWrites,0
SM 68,SFU Instructions,552
SM 36,BlockCount,2
SM 28,Cycles,101457
SM 6,LDS Instructions,88
SM 29,LDS Instructions,104
SM 39,InstructionsPerCycle,0
SM 66,LDS Instructions,48
SM 1,DPU Instructions,0
SM 3,SPU Instructions,0
SM 16,BlockCount,2
SM 74,BlockCount,1
SM 1,BlockCount,2
SM 28,RegistersReads,0
SM 81,SPU Instructions,0
SM 82,SPU Instructions,0
SM 55,IMU Instructions,104
SM 83,RegistersReads,0
SM 36,InstructionsPerCycle,0
SM 28,BlockCount,2
SM 68,BlockCount,1
SM 21,SFU Instructions,1000
SM 65,RegistersReads,0
SM 5,SFU Instructions,800
SM 64,SPU Instructions,0
SM 62,RegistersReads,0
SM 60,BlockCount,1
SM 18,InstructionsPerCycle,0
SM 44,RegistersReads,0
SM 19,Cycles,101457
Config.Device,Frequency,1410
SM 74,BRU Instructions,96
SM 9,Cycles,101457
SM 45,BlockCount,1
SM 59,LDS Instructions,48
SM 79,SPU Instructions,0
SM 28,InstructionsPerCycle,0
SM 53,SPU Instructions,0
SM 45,LDS Instructions,48
SM 17,RegistersReads,0
SM 53,SFU Instructions,536
SM 18,RegistersReads,0
SM 31,BlockCount,2
SM 16,SPU Instructions,0
SM 61,IMU Instructions,104
SM 78,LDS Instructions,48
SM 46,SPU Instructions,0
SM 33,RegistersReads,0
SM 77,SFU Instructions,552
SM 62,DPU Instructions,0
SM 52,IMU Instructions,104
SM 16,LDS Instructions,104
SM 69,SFU Instructions,552
SM 44,DPU Instructions,0
SM 49,DPU Instructions,0
SM 27,RegistersReads,0
SM 70,RegistersWrites,0
SM 60,RegistersWrites,0
SM 9,SFU Instructions,800
SM 38,BRU Instructions,176
SM 1,IMU Instructions,136
SM 15,SPU Instructions,0
