 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : gs_div
Version: K-2015.06-SP4
Date   : Wed Dec 13 14:07:33 2017
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by vclk)
  Endpoint: counter_reg[1]
            (rising edge-triggered flip-flop clocked by vclk)
  Path Group: vclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  counter_reg[1]/CLK (DFFPOSX1)            0.00       3.00 r
  counter_reg[1]/Q (DFFPOSX1)              0.11       3.11 f
  U3991/Y (INVX1)                          0.04       3.14 r
  U2752/Y (OAI21X1)                        0.02       3.16 f
  counter_reg[1]/D (DFFPOSX1)              0.00       3.16 f
  data arrival time                                   3.16

  clock vclk (rise edge)                   9.00       9.00
  clock network delay (ideal)              0.00       9.00
  counter_reg[1]/CLK (DFFPOSX1)            0.00       9.00 r
  library setup time                      -0.06       8.94
  data required time                                  8.94
  -----------------------------------------------------------
  data required time                                  8.94
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         5.78


