<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>MTC (MI Transaction Controller) &mdash; Minimal NDK Application Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="PTC (PCIe Transaction Controller)" href="../ptc/readme.html" />
    <link rel="prev" title="PCIe Tools" href="../../../pcie.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            Minimal NDK Application Docs
          </a>
              <div class="version">
                Git branch: devel, <br> Git hash: 768e501c
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/intel/readme.html">NDK architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/intel/readme.html#build-system">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../dma/dma_calypte/readme.html">DMA Calypte</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Minimal NDK Application Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../pcie.html">PCIe Tools</a></li>
      <li class="breadcrumb-item active">MTC (MI Transaction Controller)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/ofm_doc/comp/pcie/mtc/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mtc-mi-transaction-controller">
<span id="mtc"></span><h1>MTC (MI Transaction Controller)<a class="headerlink" href="#mtc-mi-transaction-controller" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-mtc">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">MTC</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-mtc" title="Link to this definition"></a></dt>
<dd><p>The MI Transaction Controller (MTC) component serves as the MI master
endpoint. It provides the conversion of PCIe read and write requests to MI
requests. It processes the responses to MI requests and sends them to
the host PC as PCIe completion transactions. If the MI slave does not respond
to an MI read request, the MTC module will be stuck, the PCIe communication
will be broken and the guest PC may get into an unexpected state.</p>
<p><strong>Simple block diagram including wiring:</strong></p>
<a class="reference internal image-reference" href="../../../../_images/mtc.drawio.svg"><img alt="../../../../_images/mtc.drawio.svg" class="align-center" src="../../../../_images/mtc.drawio.svg" style="width: 100%;" /></a>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-mtc-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>MFB bus: number of regions in word</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>MFB bus: number of blocks in region, must be 1</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>MFB bus: number of items in block, must be 8</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>MFB bus: width of one item in bits, must be 32 (dword)</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-mfb_region_width"><td><p>MFB_REGION_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH</p></td>
<td><p>MFB bus: width of single data region in bits, auxiliary parameter, do not change value!</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-bar0_base_addr"><td><p>BAR0_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”01000000”</p></td>
<td><p>BAR0 base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-bar1_base_addr"><td><p>BAR1_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”02000000”</p></td>
<td><p>BAR1 base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-bar2_base_addr"><td><p>BAR2_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”03000000”</p></td>
<td><p>BAR2 base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-bar3_base_addr"><td><p>BAR3_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”04000000”</p></td>
<td><p>BAR3 base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-bar4_base_addr"><td><p>BAR4_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”05000000”</p></td>
<td><p>BAR4 base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-bar5_base_addr"><td><p>BAR5_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”06000000”</p></td>
<td><p>BAR5 base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-exp_rom_base_addr"><td><p>EXP_ROM_BASE_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>X”0A000000”</p></td>
<td><p>Expansion ROM base address for PCIE-&gt;MI32 transalation</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-cc_pipe"><td><p>CC_PIPE</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>Enable Pipe component on CC interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-cq_pipe"><td><p>CQ_PIPE</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>Enable Pipe component on CQ interface</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-mi_pipe"><td><p>MI_PIPE</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>Enable Pipe component on MI32 interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-mi_data_width"><td><p>MI_DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>MI bus: width of data word in bits, must be 32.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-mi_addr_width"><td><p>MI_ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>MI bus: width of address word in bits, must be 32.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mtc-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>Select correct FPGA device: “ULTRASCALE”, “STRATIX10”, “AGILEX”</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mtc-endpoint_type"><td><p>ENDPOINT_TYPE</p></td>
<td><p>string</p></td>
<td><p>“USP”</p></td>
<td><p>Intel PCIe endpoint type:</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-mtc-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock signal for the whole MTC module.
Must be used clock from PCIe Hard IP!</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Reset synchronized with CLK.</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Configuration Status Interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-ctl_max_payload_size"><td><p>CTL_MAX_PAYLOAD_SIZE</p></td>
<td><p>std_logic_vector(2 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Maximum allowed size of completion payload: 000b = 128 bytes;
001b = 256 bytes; 010b = 512 bytes; 011b = 1024 bytes</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-ctl_bar_aperture"><td><p>CTL_BAR_APERTURE</p></td>
<td><p>std_logic_vector(5 downto 0)</p></td>
<td><p>in</p></td>
<td><p>BAR aperture value (Intel FPGA only). Defines the size of the address
space of BAR in the number of usable address bits.</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MFB Completer Request (CQ) Interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cq_mfb_data"><td><p>CQ_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cq_mfb_meta"><td><p>CQ_MFB_META</p></td>
<td><p>std_logic_vector(MFB_REGIONS*PCIE_CQ_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cq_mfb_sof"><td><p>CQ_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cq_mfb_eof"><td><p>CQ_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cq_mfb_sof_pos"><td><p>CQ_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cq_mfb_eof_pos"><td><p>CQ_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cq_mfb_src_rdy"><td><p>CQ_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cq_mfb_dst_rdy"><td><p>CQ_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB Completer Completion (CC) Interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cc_mfb_data"><td><p>CC_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cc_mfb_meta"><td><p>CC_MFB_META</p></td>
<td><p>std_logic_vector(MFB_REGIONS*PCIE_CC_META_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cc_mfb_sof"><td><p>CC_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cc_mfb_eof"><td><p>CC_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cc_mfb_sof_pos"><td><p>CC_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cc_mfb_eof_pos"><td><p>CC_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-cc_mfb_src_rdy"><td><p>CC_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-cc_mfb_dst_rdy"><td><p>CC_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MI32 interface (master)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-mi_function"><td><p>MI_FUNCTION</p></td>
<td><p>std_logic_vector(7 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MI bus: PCIe function number that generated the current MI request</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MI bus: data from master to slave (write data)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MI bus: slave address</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(3 downto 0)</p></td>
<td><p>out</p></td>
<td><p>MI bus: byte enable</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>MI bus: read request</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>MI bus: write request</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>MI bus: ready of slave module</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mtc-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>in</p></td>
<td><p>MI bus: data from slave to master (read data)</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mtc-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>MI bus: valid of MI_DRD data signal</p></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../../pcie.html" class="btn btn-neutral float-left" title="PCIe Tools" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../ptc/readme.html" class="btn btn-neutral float-right" title="PTC (PCIe Transaction Controller)" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>