head	1.3;
access;
symbols
	OPENBSD_3_5:1.2.0.16
	OPENBSD_3_5_BASE:1.2
	OPENBSD_3_4:1.2.0.14
	OPENBSD_3_4_BASE:1.2
	OPENBSD_3_3:1.2.0.12
	OPENBSD_3_3_BASE:1.2
	OPENBSD_3_2:1.2.0.10
	OPENBSD_3_2_BASE:1.2
	binutils-2_11_2:1.1.1.2
	OPENBSD_3_1:1.2.0.8
	OPENBSD_3_1_BASE:1.2
	OPENBSD_3_0:1.2.0.6
	OPENBSD_3_0_BASE:1.2
	BINUTILS-2_10_1:1.1.1.2
	OPENBSD_2_9:1.2.0.4
	OPENBSD_2_9_BASE:1.2
	OPENBSD_2_8:1.2.0.2
	OPENBSD_2_8_BASE:1.2
	BINUTILS-2_10:1.1.1.2
	OPENBSD_2_7:1.1.0.18
	OPENBSD_2_7_BASE:1.1
	new-binutils:1.1.0.16
	OPENBSD_2_6:1.1.0.14
	OPENBSD_2_6_BASE:1.1
	OPENBSD_2_5:1.1.0.12
	OPENBSD_2_5_BASE:1.1
	OPENBSD_2_4:1.1.0.10
	OPENBSD_2_4_BASE:1.1
	OPENBSD_2_3:1.1.0.8
	OPENBSD_2_3_BASE:1.1
	OPENBSD_2_2:1.1.0.6
	OPENBSD_2_2_BASE:1.1
	BINUTILS-2_8_1:1.1.1.1
	OPENBSD_2_1:1.1.0.4
	OPENBSD_2_1_BASE:1.1
	CYGNUS-961112:1.1.1.1
	OPENBSD_2_0:1.1.0.2
	OPENBSD_2_0_BASE:1.1
	CYGNUS-960904:1.1.1.1
	CYGNUS-960609:1.1.1.1
	CYGNUS:1.1.1
	FSF_2_6:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.3
date	2004.05.17.21.54.36;	author drahn;	state dead;
branches;
next	1.2;

1.2
date	2000.09.12.19.12.01;	author espie;	state Exp;
branches;
next	1.1;

1.1
date	96.01.08.11.06.42;	author niklas;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	96.01.08.11.06.42;	author niklas;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2000.09.12.14.46.46;	author espie;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@	.code
	.align 4
; Basic add immediate instruction tests.  
;
; We could/should test some of the corner cases for register and 
; immediate fields.  We should also check the assorted field
; selectors to make sure they're handled correctly.
	addi  123,%r5,%r6
	addi,=  123,%r5,%r6
	addi,<  123,%r5,%r6
	addi,<=  123,%r5,%r6
	addi,nuv  123,%r5,%r6
	addi,znv  123,%r5,%r6
	addi,sv  123,%r5,%r6
	addi,od  123,%r5,%r6
	addi,tr  123,%r5,%r6
	addi,<>  123,%r5,%r6
	addi,>=  123,%r5,%r6
	addi,>  123,%r5,%r6
	addi,uv  123,%r5,%r6
	addi,vnz  123,%r5,%r6
	addi,nsv  123,%r5,%r6
	addi,ev  123,%r5,%r6

	addio  123,%r5,%r6
	addio,=  123,%r5,%r6
	addio,<  123,%r5,%r6
	addio,<=  123,%r5,%r6
	addio,nuv  123,%r5,%r6
	addio,znv  123,%r5,%r6
	addio,sv  123,%r5,%r6
	addio,od  123,%r5,%r6
	addio,tr  123,%r5,%r6
	addio,<>  123,%r5,%r6
	addio,>=  123,%r5,%r6
	addio,>  123,%r5,%r6
	addio,uv  123,%r5,%r6
	addio,vnz  123,%r5,%r6
	addio,nsv  123,%r5,%r6
	addio,ev  123,%r5,%r6

	addit  123,%r5,%r6
	addit,=  123,%r5,%r6
	addit,<  123,%r5,%r6
	addit,<=  123,%r5,%r6
	addit,nuv  123,%r5,%r6
	addit,znv  123,%r5,%r6
	addit,sv  123,%r5,%r6
	addit,od  123,%r5,%r6
	addit,tr  123,%r5,%r6
	addit,<>  123,%r5,%r6
	addit,>=  123,%r5,%r6
	addit,>  123,%r5,%r6
	addit,uv  123,%r5,%r6
	addit,vnz  123,%r5,%r6
	addit,nsv  123,%r5,%r6
	addit,ev  123,%r5,%r6

	addito  123,%r5,%r6
	addito,=  123,%r5,%r6
	addito,<  123,%r5,%r6
	addito,<=  123,%r5,%r6
	addito,nuv  123,%r5,%r6
	addito,znv  123,%r5,%r6
	addito,sv  123,%r5,%r6
	addito,od  123,%r5,%r6
	addito,tr  123,%r5,%r6
	addito,<>  123,%r5,%r6
	addito,>=  123,%r5,%r6
	addito,>  123,%r5,%r6
	addito,uv  123,%r5,%r6
	addito,vnz  123,%r5,%r6
	addito,nsv  123,%r5,%r6
	addito,ev  123,%r5,%r6

	addi,tsv  123,%r5,%r6
	addi,tsv,=  123,%r5,%r6
	addi,tsv,<  123,%r5,%r6
	addi,tsv,<=  123,%r5,%r6
	addi,tsv,nuv  123,%r5,%r6
	addi,tsv,znv  123,%r5,%r6
	addi,tsv,sv  123,%r5,%r6
	addi,tsv,od  123,%r5,%r6
	addi,tsv,tr  123,%r5,%r6
	addi,tsv,<>  123,%r5,%r6
	addi,tsv,>=  123,%r5,%r6
	addi,tsv,>  123,%r5,%r6
	addi,tsv,uv  123,%r5,%r6
	addi,tsv,vnz  123,%r5,%r6
	addi,tsv,nsv  123,%r5,%r6
	addi,tsv,ev  123,%r5,%r6

	addi,tc  123,%r5,%r6
	addi,tc,=  123,%r5,%r6
	addi,tc,<  123,%r5,%r6
	addi,tc,<=  123,%r5,%r6
	addi,tc,nuv  123,%r5,%r6
	addi,tc,znv  123,%r5,%r6
	addi,tc,sv  123,%r5,%r6
	addi,tc,od  123,%r5,%r6
	addi,tc,tr  123,%r5,%r6
	addi,tc,<>  123,%r5,%r6
	addi,tc,>=  123,%r5,%r6
	addi,tc,>  123,%r5,%r6
	addi,tc,uv  123,%r5,%r6
	addi,tc,vnz  123,%r5,%r6
	addi,tc,nsv  123,%r5,%r6
	addi,tc,ev  123,%r5,%r6

	addi,tc,tsv  123,%r5,%r6
	addi,tc,tsv,=  123,%r5,%r6
	addi,tc,tsv,<  123,%r5,%r6
	addi,tc,tsv,<=  123,%r5,%r6
	addi,tc,tsv,nuv  123,%r5,%r6
	addi,tc,tsv,znv  123,%r5,%r6
	addi,tc,tsv,sv  123,%r5,%r6
	addi,tc,tsv,od  123,%r5,%r6
	addi,tsv,tc,tr  123,%r5,%r6
	addi,tsv,tc,<>  123,%r5,%r6
	addi,tsv,tc,>=  123,%r5,%r6
	addi,tsv,tc,>  123,%r5,%r6
	addi,tsv,tc,uv  123,%r5,%r6
	addi,tsv,tc,vnz  123,%r5,%r6
	addi,tsv,tc,nsv  123,%r5,%r6
	addi,tsv,tc,ev  123,%r5,%r6
@


1.2
log
@Help stupid cvs fixing basic conflicts.
@
text
@@


1.1
log
@Initial revision
@
text
@d1 1
a1 10
	.SPACE $PRIVATE$
	.SUBSPA $DATA$,QUAD=1,ALIGN=8,ACCESS=31
	.SUBSPA $BSS$,QUAD=1,ALIGN=8,ACCESS=31,ZERO,SORT=82
	.SPACE $TEXT$
	.SUBSPA $LIT$,QUAD=0,ALIGN=8,ACCESS=44
	.SUBSPA $CODE$,QUAD=0,ALIGN=8,ACCESS=44,CODE_ONLY

	.SPACE $TEXT$
	.SUBSPA $CODE$

d3 1
a3 1
; Basic immediate instruction tests.  
d75 51
@


1.1.1.1
log
@Initial GNU binutils 2.6 import
@
text
@@


1.1.1.2
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d1 10
a10 1
	.code
d12 1
a12 1
; Basic add immediate instruction tests.  
a83 51

	addi,tsv  123,%r5,%r6
	addi,tsv,=  123,%r5,%r6
	addi,tsv,<  123,%r5,%r6
	addi,tsv,<=  123,%r5,%r6
	addi,tsv,nuv  123,%r5,%r6
	addi,tsv,znv  123,%r5,%r6
	addi,tsv,sv  123,%r5,%r6
	addi,tsv,od  123,%r5,%r6
	addi,tsv,tr  123,%r5,%r6
	addi,tsv,<>  123,%r5,%r6
	addi,tsv,>=  123,%r5,%r6
	addi,tsv,>  123,%r5,%r6
	addi,tsv,uv  123,%r5,%r6
	addi,tsv,vnz  123,%r5,%r6
	addi,tsv,nsv  123,%r5,%r6
	addi,tsv,ev  123,%r5,%r6

	addi,tc  123,%r5,%r6
	addi,tc,=  123,%r5,%r6
	addi,tc,<  123,%r5,%r6
	addi,tc,<=  123,%r5,%r6
	addi,tc,nuv  123,%r5,%r6
	addi,tc,znv  123,%r5,%r6
	addi,tc,sv  123,%r5,%r6
	addi,tc,od  123,%r5,%r6
	addi,tc,tr  123,%r5,%r6
	addi,tc,<>  123,%r5,%r6
	addi,tc,>=  123,%r5,%r6
	addi,tc,>  123,%r5,%r6
	addi,tc,uv  123,%r5,%r6
	addi,tc,vnz  123,%r5,%r6
	addi,tc,nsv  123,%r5,%r6
	addi,tc,ev  123,%r5,%r6

	addi,tc,tsv  123,%r5,%r6
	addi,tc,tsv,=  123,%r5,%r6
	addi,tc,tsv,<  123,%r5,%r6
	addi,tc,tsv,<=  123,%r5,%r6
	addi,tc,tsv,nuv  123,%r5,%r6
	addi,tc,tsv,znv  123,%r5,%r6
	addi,tc,tsv,sv  123,%r5,%r6
	addi,tc,tsv,od  123,%r5,%r6
	addi,tsv,tc,tr  123,%r5,%r6
	addi,tsv,tc,<>  123,%r5,%r6
	addi,tsv,tc,>=  123,%r5,%r6
	addi,tsv,tc,>  123,%r5,%r6
	addi,tsv,tc,uv  123,%r5,%r6
	addi,tsv,tc,vnz  123,%r5,%r6
	addi,tsv,tc,nsv  123,%r5,%r6
	addi,tsv,tc,ev  123,%r5,%r6
@

