

================================================================
== Vitis HLS Report for 'edgedetect'
================================================================
* Date:           Fri Sep 20 05:32:59 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                     Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                       Type                      |
    +---------+---------+----------+----------+--------+--------+-------------------------------------------------+
    |   921776|   921776|  6.145 ms|  6.145 ms|  921600|  921600|  loop auto-rewind stp(delay=108 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_15_2  |   921774|   921774|       178|          3|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    9164|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       58|    14|    2932|    2914|    0|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|    1154|    -|
|Register         |        -|     -|    4522|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       60|    14|    7454|   13520|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|   176|   296|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U3  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   687|   711|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U4   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|   342|   206|    0|
    |fpext_32ns_64_2_no_dsp_1_U2        |fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |       58|   0|  1727|  1687|    0|
    |sitodp_32ns_64_5_no_dsp_1_U5       |sitodp_32ns_64_5_no_dsp_1       |        0|   0|     0|     0|    0|
    |sparsemux_9_3_64_1_1_U6            |sparsemux_9_3_64_1_1            |        0|   0|     0|    14|    0|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                              |                                |       58|  14|  2932|  2914|    0|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mask_table_U  |mask_table_ROM_AUTO_1R  |        2|  0|   0|    0|    64|   52|     1|         3328|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                        |        2|  0|   0|    0|    64|   52|     1|         3328|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name            | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+------+------------+------------+
    |add_ln12_1_fu_617_p2                 |         +|   0|  0|    26|          19|           1|
    |add_ln12_fu_492_p2                   |         +|   0|  0|    16|           9|           1|
    |add_ln17_1_fu_466_p2                 |         +|   0|  0|    71|          64|          64|
    |add_ln17_2_fu_545_p2                 |         +|   0|  0|    71|          64|          64|
    |add_ln17_3_fu_564_p2                 |         +|   0|  0|    71|          64|          64|
    |add_ln17_fu_460_p2                   |         +|   0|  0|    71|          64|          64|
    |add_ln36_fu_813_p2                   |         +|   0|  0|    71|          64|          64|
    |add_ln486_fu_1034_p2                 |         +|   0|  0|    19|          12|          11|
    |j_fu_626_p2                          |         +|   0|  0|    17|          10|           1|
    |jj_fu_486_p2                         |         +|   0|  0|    18|          11|           2|
    |empty_22_fu_426_p2                   |         -|   0|  0|    27|          20|          20|
    |sub_ln71_fu_1048_p2                  |         -|   0|  0|    18|          10|          11|
    |and_ln19_1_fu_929_p2                 |       and|   0|  0|     2|           1|           1|
    |and_ln19_fu_924_p2                   |       and|   0|  0|     2|           1|           1|
    |and_ln24_fu_890_p2                   |       and|   0|  0|     2|           1|           1|
    |ap_block_state109_io                 |       and|   0|  0|     2|           1|           1|
    |ap_block_state110_io                 |       and|   0|  0|     2|           1|           1|
    |ap_block_state178_pp0_stage0_iter59  |       and|   0|  0|     2|           1|           1|
    |ap_condition_1154                    |       and|   0|  0|     2|           1|           1|
    |ap_condition_1848                    |       and|   0|  0|     2|           1|           1|
    |ap_condition_1852                    |       and|   0|  0|     2|           1|           1|
    |ap_condition_1855                    |       and|   0|  0|     2|           1|           1|
    |xs_sig_3_fu_864_p2                   |       and|   0|  0|    52|          52|          52|
    |xs_sign_2_fu_841_p2                  |       and|   0|  0|     2|           1|           1|
    |icmp_ln12_fu_638_p2                  |      icmp|   0|  0|    26|          19|          19|
    |icmp_ln15_fu_632_p2                  |      icmp|   0|  0|    17|          10|          10|
    |icmp_ln18_fu_781_p2                  |      icmp|   0|  0|    18|          11|          10|
    |icmp_ln19_1_fu_913_p2                |      icmp|   0|  0|    18|          11|           1|
    |icmp_ln19_fu_908_p2                  |      icmp|   0|  0|    59|          52|           1|
    |icmp_ln23_fu_611_p2                  |      icmp|   0|  0|    13|           6|           2|
    |icmp_ln24_fu_786_p2                  |      icmp|   0|  0|    18|          11|          11|
    |lshr_ln17_1_fu_695_p2                |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln17_2_fu_719_p2                |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln17_fu_675_p2                  |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln71_fu_1074_p2                 |      lshr|   0|  0|   370|         113|         113|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_01001            |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001            |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage2_11001            |        or|   0|  0|     2|           1|           1|
    |or_ln19_fu_918_p2                    |        or|   0|  0|     2|           1|           1|
    |or_ln24_fu_896_p2                    |        or|   0|  0|     2|           1|           1|
    |i_fu_398_p3                          |    select|   0|  0|     9|           1|           9|
    |select_ln12_1_fu_589_p3              |    select|   0|  0|    10|           1|           1|
    |select_ln12_2_fu_991_p3              |    select|   0|  0|   497|           1|           1|
    |select_ln12_fu_390_p3                |    select|   0|  0|    10|           1|           1|
    |select_ln23_fu_1140_p3               |    select|   0|  0|   497|           1|           1|
    |select_ln71_1_fu_1106_p3             |    select|   0|  0|     8|           1|           8|
    |select_ln71_fu_1058_p3               |    select|   0|  0|    11|           1|          12|
    |xs_exp_2_fu_846_p3                   |    select|   0|  0|    10|           1|          11|
    |xs_sig_2_fu_852_p3                   |    select|   0|  0|    50|           1|          52|
    |shl_ln71_fu_1080_p2                  |       shl|   0|  0|   370|         113|         113|
    |ap_enable_pp0                        |       xor|   0|  0|     2|           1|           2|
    |xor_ln18_fu_884_p2                   |       xor|   0|  0|     2|           1|           2|
    |xor_ln24_fu_902_p2                   |       xor|   0|  0|     2|           1|           2|
    |xor_ln39_fu_858_p2                   |       xor|   0|  0|    52|          52|           2|
    +-------------------------------------+----------+----+---+------+------------+------------+
    |Total                                |          |   0|  0|  9164|        2426|        2356|
    +-------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |add_ln128_fu_226                                   |   9|          2|    9|         18|
    |ap_NS_fsm                                          |  20|          4|    1|          4|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter27_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter28_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter29_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter30_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter31_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter32_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter33_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter34_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter35_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter36_reg  |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_done_int                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter59                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter37_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter38_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter39_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter40_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter41_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter42_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter43_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter44_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter45_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter46_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter47_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter48_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter49_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter50_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter51_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter52_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter53_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter54_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter55_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter56_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter57_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter58_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter59_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln157_phi_fu_323_p4                |   9|          2|    1|          2|
    |ap_sig_allocacmp_add_ln128_load                    |   9|          2|    9|         18|
    |ap_sig_allocacmp_i3_load                           |   9|          2|    9|         18|
    |ap_sig_allocacmp_jj4_load                          |   9|          2|   11|         22|
    |gmem_ARADDR                                        |  20|          4|   64|        256|
    |gmem_blk_n_AR                                      |   9|          2|    1|          2|
    |gmem_blk_n_AW                                      |   9|          2|    1|          2|
    |gmem_blk_n_B                                       |   9|          2|    1|          2|
    |gmem_blk_n_R                                       |   9|          2|    1|          2|
    |gmem_blk_n_W                                       |   9|          2|    1|          2|
    |grp_fu_337_p0                                      |  14|          3|   64|        192|
    |grp_fu_337_p1                                      |  14|          3|   64|        192|
    |grp_fu_341_p0                                      |  20|          4|   64|        256|
    |grp_fu_341_p1                                      |  20|          4|   64|        256|
    |grp_fu_348_p0                                      |  20|          4|   32|        128|
    |i3_fu_210                                          |   9|          2|    9|         18|
    |icmp_ln157_reg_320                                 |   9|          2|    1|          2|
    |indvar_flatten2_fu_206                             |   9|          2|   19|         38|
    |j5_fu_218                                          |   9|          2|   10|         20|
    |jj4_fu_214                                         |   9|          2|   11|         22|
    |phi_ln236_fu_222                                   |   9|          2|  504|       1008|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |1154|        254| 1049|       2676|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |add1_reg_1358                                      |   64|   0|   64|          0|
    |add_ln128_fu_226                                   |    9|   0|    9|          0|
    |add_ln17_reg_1210                                  |   64|   0|   64|          0|
    |add_reg_1353                                       |   64|   0|   64|          0|
    |ap_CS_fsm                                          |    3|   0|    3|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter9_reg   |    1|   0|    1|          0|
    |ap_done_reg                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |    1|   0|    1|          0|
    |ap_rst_n_inv                                       |    1|   0|    1|          0|
    |ap_rst_reg_1                                       |    1|   0|    1|          0|
    |ap_rst_reg_2                                       |    1|   0|    1|          0|
    |b_reg_1308                                         |    8|   0|    8|          0|
    |conv1_reg_1328                                     |   64|   0|   64|          0|
    |conv2_reg_1333                                     |   64|   0|   64|          0|
    |conv_reg_1323                                      |   64|   0|   64|          0|
    |dc_1_reg_1406                                      |   64|   0|   64|          0|
    |dc_reg_1368                                        |   64|   0|   64|          0|
    |first_iter_0_reg_307                               |    1|   0|    1|          0|
    |g_reg_1293                                         |    8|   0|    8|          0|
    |gmem_addr_1_read_reg_1278                          |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_1288                          |  512|   0|  512|          0|
    |gmem_addr_3_read_reg_1298                          |  512|   0|  512|          0|
    |gray_reg_1363                                      |   32|   0|   32|          0|
    |i3_fu_210                                          |    9|   0|    9|          0|
    |icmp_ln12_reg_1268                                 |    1|   0|    1|          0|
    |icmp_ln157_reg_320                                 |    1|   0|    1|          0|
    |icmp_ln15_reg_1263                                 |    1|   0|    1|          0|
    |icmp_ln23_reg_1258                                 |    1|   0|    1|          0|
    |indvar_flatten2_fu_206                             |   19|   0|   19|          0|
    |j5_fu_218                                          |   10|   0|   10|          0|
    |jj4_fu_214                                         |   11|   0|   11|          0|
    |mul1_reg_1343                                      |   64|   0|   64|          0|
    |mul2_reg_1348                                      |   64|   0|   64|          0|
    |mul_reg_1338                                       |   64|   0|   64|          0|
    |or_ln_reg_1417                                     |  512|   0|  512|          0|
    |output_image_read_reg_1195                         |   64|   0|   64|          0|
    |phi_ln236_fu_222                                   |  504|   0|  504|          0|
    |r_reg_1283                                         |    8|   0|    8|          0|
    |tmp_1_reg_1200                                     |   13|   0|   19|          6|
    |tmp_3_reg_1205                                     |   13|   0|   18|          5|
    |trunc_ln17_1_reg_1216                              |   58|   0|   58|          0|
    |trunc_ln17_3_reg_1237                              |    6|   0|    6|          0|
    |trunc_ln17_5_reg_1232                              |   58|   0|   58|          0|
    |trunc_ln17_6_reg_1247                              |    6|   0|    6|          0|
    |trunc_ln17_7_reg_1242                              |   58|   0|   58|          0|
    |trunc_ln17_reg_1221                                |    6|   0|    6|          0|
    |trunc_ln479_reg_1401                               |   63|   0|   63|          0|
    |xs_exp_reg_1382                                    |   11|   0|   11|          0|
    |xs_sig_reg_1390                                    |   52|   0|   52|          0|
    |xs_sign_reg_1373                                   |    1|   0|    1|          0|
    |first_iter_0_reg_307                               |   64|  32|    1|          0|
    |icmp_ln12_reg_1268                                 |   64|  32|    1|          0|
    |icmp_ln157_reg_320                                 |   64|  32|    1|          0|
    |icmp_ln23_reg_1258                                 |   64|  32|    1|          0|
    |mul2_reg_1348                                      |   64|  32|   64|          0|
    |output_image_read_reg_1195                         |   64|  32|   64|          0|
    |trunc_ln17_3_reg_1237                              |   64|  32|    6|          0|
    |trunc_ln17_6_reg_1247                              |   64|  32|    6|          0|
    |trunc_ln17_reg_1221                                |   64|  32|    6|          0|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              | 4522| 288| 4107|         11|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    edgedetect|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    edgedetect|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    edgedetect|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

