// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [15:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln626_reg_4021;
reg   [0:0] and_ln632_reg_4043;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] or_ln676_reg_4123;
reg   [0:0] or_ln676_reg_4123_pp0_iter1_reg;
reg   [8:0] t_V_7_reg_570;
wire   [0:0] icmp_ln625_fu_705_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_711_p2;
reg   [8:0] i_V_reg_3996;
wire   [0:0] icmp_ln887_fu_717_p2;
reg   [0:0] icmp_ln887_reg_4001;
wire   [0:0] icmp_ln879_fu_723_p2;
reg   [0:0] icmp_ln879_reg_4007;
wire   [0:0] icmp_ln891_fu_739_p2;
reg   [0:0] icmp_ln891_reg_4011;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op149_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln626_fu_748_p2;
reg   [0:0] icmp_ln626_reg_4021_pp0_iter1_reg;
wire   [8:0] j_V_fu_754_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln887_1_fu_760_p2;
reg   [0:0] icmp_ln887_1_reg_4030;
wire   [0:0] and_ln632_fu_766_p2;
wire   [0:0] icmp_ln879_1_fu_771_p2;
reg   [0:0] icmp_ln879_1_reg_4047;
reg   [0:0] icmp_ln879_1_reg_4047_pp0_iter1_reg;
wire   [0:0] or_ln676_fu_793_p2;
reg   [8:0] k_buf_0_val_7_addr_reg_4127;
reg   [8:0] k_buf_0_val_6_addr_reg_4133;
reg   [8:0] k_buf_0_val_5_addr_reg_4139;
reg   [8:0] k_buf_0_val_4_addr_reg_4145;
reg   [8:0] k_buf_0_val_3_addr_reg_4151;
reg   [8:0] k_buf_0_val_2_addr_reg_4157;
reg   [8:0] k_buf_0_val_1_addr_reg_4163;
reg   [8:0] k_buf_0_val_0_addr_reg_4169;
wire   [15:0] select_ln887_3_fu_840_p3;
wire   [15:0] select_ln887_4_fu_847_p3;
wire   [15:0] select_ln887_5_fu_854_p3;
wire   [15:0] select_ln887_7_fu_870_p3;
wire   [15:0] select_ln664_42_fu_1246_p3;
reg   [15:0] select_ln664_42_reg_4199;
wire   [15:0] select_ln664_43_fu_1253_p3;
reg   [15:0] select_ln664_43_reg_4206;
wire   [15:0] select_ln664_44_fu_1260_p3;
reg   [15:0] select_ln664_44_reg_4212;
wire   [15:0] select_ln664_45_fu_1267_p3;
reg   [15:0] select_ln664_45_reg_4218;
wire   [15:0] select_ln664_46_fu_1274_p3;
reg   [15:0] select_ln664_46_reg_4224;
wire   [15:0] select_ln664_47_fu_1281_p3;
reg   [15:0] select_ln664_47_reg_4230;
wire   [15:0] select_ln664_48_fu_1288_p3;
reg   [15:0] select_ln664_48_reg_4236;
wire   [15:0] select_ln664_57_fu_1351_p3;
reg   [15:0] select_ln664_57_reg_4242;
wire   [20:0] add_ln703_30_fu_1762_p2;
reg   [20:0] add_ln703_30_reg_4247;
wire   [19:0] add_ln703_60_fu_1874_p2;
reg   [19:0] add_ln703_60_reg_4252;
wire   [15:0] add_ln703_98_fu_1988_p2;
reg   [15:0] add_ln703_98_reg_4257;
wire   [15:0] add_ln703_102_fu_2012_p2;
reg   [15:0] add_ln703_102_reg_4262;
wire   [15:0] add_ln703_106_fu_2036_p2;
reg   [15:0] add_ln703_106_reg_4267;
wire   [15:0] add_ln703_108_fu_2042_p2;
reg   [15:0] add_ln703_108_reg_4272;
wire   [15:0] add_ln703_135_fu_2066_p2;
reg   [15:0] add_ln703_135_reg_4277;
wire   [15:0] add_ln703_141_fu_2090_p2;
reg   [15:0] add_ln703_141_reg_4282;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire   [8:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [15:0] k_buf_0_val_0_q0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [15:0] k_buf_0_val_0_d1;
wire   [8:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg    k_buf_0_val_1_we0;
wire   [15:0] k_buf_0_val_1_q0;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [8:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg    k_buf_0_val_2_we0;
wire   [15:0] k_buf_0_val_2_q0;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [8:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
reg    k_buf_0_val_3_we0;
wire   [15:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [8:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
reg    k_buf_0_val_4_we0;
wire   [15:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
wire   [8:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
reg    k_buf_0_val_5_we0;
wire   [15:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
wire   [8:0] k_buf_0_val_6_address0;
reg    k_buf_0_val_6_ce0;
reg    k_buf_0_val_6_we0;
wire   [15:0] k_buf_0_val_6_q0;
reg    k_buf_0_val_6_ce1;
reg    k_buf_0_val_6_we1;
wire   [8:0] k_buf_0_val_7_address0;
reg    k_buf_0_val_7_ce0;
reg    k_buf_0_val_7_we0;
wire   [15:0] k_buf_0_val_7_q0;
reg    k_buf_0_val_7_ce1;
reg    k_buf_0_val_7_we1;
reg   [8:0] t_V_reg_559;
wire    ap_CS_fsm_state6;
reg   [15:0] ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
reg   [15:0] ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581;
wire   [15:0] ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_581;
reg   [15:0] ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592;
wire   [15:0] select_ln887_fu_813_p3;
reg   [15:0] ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_453_reg_604;
wire   [15:0] select_ln887_1_fu_822_p3;
reg   [15:0] ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_454_reg_616;
wire   [15:0] select_ln887_2_fu_831_p3;
reg   [15:0] ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_458_reg_628;
wire   [15:0] select_ln887_6_fu_861_p3;
reg   [15:0] ap_phi_mux_p_049_6_i_0_phi_fu_643_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_p_049_6_i_0_reg_640;
wire   [15:0] col_buf_0_val_0_0_3_fu_889_p3;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_455_reg_653;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_455_reg_653;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_456_reg_666;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_456_reg_666;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_457_reg_679;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_457_reg_679;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679;
wire   [15:0] ap_phi_reg_pp0_iter0_src_kernel_win_0_va_459_reg_692;
reg   [15:0] ap_phi_reg_pp0_iter1_src_kernel_win_0_va_459_reg_692;
reg   [15:0] ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692;
wire   [63:0] zext_ln835_fu_798_p1;
reg   [15:0] col_buf_0_val_0_0_2_fu_76;
reg   [15:0] ap_sig_allocacmp_col_buf_0_val_0_0_4;
reg   [15:0] src_kernel_win_0_va_fu_80;
reg   [15:0] src_kernel_win_0_va_380_fu_84;
wire   [15:0] select_ln664_71_fu_2577_p3;
reg   [15:0] src_kernel_win_0_va_381_fu_88;
wire   [15:0] select_ln664_70_fu_2570_p3;
reg   [15:0] src_kernel_win_0_va_382_fu_92;
wire   [15:0] select_ln664_69_fu_2563_p3;
reg   [15:0] src_kernel_win_0_va_383_fu_96;
wire   [15:0] select_ln664_68_fu_2556_p3;
reg   [15:0] src_kernel_win_0_va_384_fu_100;
wire   [15:0] select_ln664_67_fu_2549_p3;
reg   [15:0] src_kernel_win_0_va_385_fu_104;
wire   [15:0] select_ln664_66_fu_2542_p3;
reg   [15:0] src_kernel_win_0_va_386_fu_108;
wire   [15:0] select_ln664_65_fu_2535_p3;
reg   [15:0] src_kernel_win_0_va_387_fu_112;
reg   [15:0] src_kernel_win_0_va_388_fu_116;
wire   [15:0] select_ln664_63_fu_2521_p3;
reg   [15:0] src_kernel_win_0_va_389_fu_120;
wire   [15:0] select_ln664_62_fu_2514_p3;
reg   [15:0] src_kernel_win_0_va_390_fu_124;
wire   [15:0] select_ln664_61_fu_2507_p3;
reg   [15:0] src_kernel_win_0_va_391_fu_128;
wire   [15:0] select_ln664_60_fu_2500_p3;
reg   [15:0] src_kernel_win_0_va_392_fu_132;
wire   [15:0] select_ln664_59_fu_2493_p3;
reg   [15:0] src_kernel_win_0_va_393_fu_136;
wire   [15:0] select_ln664_58_fu_2486_p3;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_474;
reg   [15:0] src_kernel_win_0_va_394_fu_140;
reg   [15:0] src_kernel_win_0_va_395_fu_144;
reg   [15:0] src_kernel_win_0_va_396_fu_148;
wire   [15:0] select_ln664_55_fu_1337_p3;
reg   [15:0] src_kernel_win_0_va_397_fu_152;
wire   [15:0] select_ln664_54_fu_1330_p3;
reg   [15:0] src_kernel_win_0_va_398_fu_156;
wire   [15:0] select_ln664_53_fu_1323_p3;
reg   [15:0] src_kernel_win_0_va_399_fu_160;
wire   [15:0] select_ln664_52_fu_1316_p3;
reg   [15:0] src_kernel_win_0_va_400_fu_164;
wire   [15:0] select_ln664_51_fu_1309_p3;
reg   [15:0] src_kernel_win_0_va_401_fu_168;
wire   [15:0] select_ln664_50_fu_1302_p3;
reg   [15:0] src_kernel_win_0_va_402_fu_172;
wire   [15:0] select_ln664_49_fu_1295_p3;
reg   [15:0] src_kernel_win_0_va_403_fu_176;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_484;
reg   [15:0] src_kernel_win_0_va_404_fu_180;
reg   [15:0] src_kernel_win_0_va_405_fu_184;
reg   [15:0] src_kernel_win_0_va_406_fu_188;
reg   [15:0] src_kernel_win_0_va_407_fu_192;
reg   [15:0] src_kernel_win_0_va_408_fu_196;
reg   [15:0] src_kernel_win_0_va_409_fu_200;
reg   [15:0] src_kernel_win_0_va_410_fu_204;
wire   [15:0] select_ln664_41_fu_2479_p3;
reg   [15:0] src_kernel_win_0_va_411_fu_208;
reg   [15:0] src_kernel_win_0_va_412_fu_212;
wire   [15:0] select_ln664_39_fu_2465_p3;
reg   [15:0] src_kernel_win_0_va_413_fu_216;
wire   [15:0] select_ln664_38_fu_2458_p3;
reg   [15:0] src_kernel_win_0_va_414_fu_220;
wire   [15:0] select_ln664_37_fu_2451_p3;
reg   [15:0] src_kernel_win_0_va_415_fu_224;
wire   [15:0] select_ln664_36_fu_2444_p3;
reg   [15:0] src_kernel_win_0_va_416_fu_228;
wire   [15:0] select_ln664_35_fu_2437_p3;
reg   [15:0] src_kernel_win_0_va_417_fu_232;
wire   [15:0] select_ln664_34_fu_2430_p3;
reg   [15:0] src_kernel_win_0_va_418_fu_236;
wire   [15:0] select_ln664_33_fu_2423_p3;
reg   [15:0] src_kernel_win_0_va_419_fu_240;
reg   [15:0] src_kernel_win_0_va_420_fu_244;
wire   [15:0] select_ln664_31_fu_2409_p3;
reg   [15:0] src_kernel_win_0_va_421_fu_248;
wire   [15:0] select_ln664_30_fu_2402_p3;
reg   [15:0] src_kernel_win_0_va_422_fu_252;
wire   [15:0] select_ln664_29_fu_2395_p3;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_503;
reg   [15:0] src_kernel_win_0_va_423_fu_256;
wire   [15:0] select_ln664_28_fu_1239_p3;
reg   [15:0] src_kernel_win_0_va_424_fu_260;
wire   [15:0] select_ln664_27_fu_1232_p3;
reg   [15:0] src_kernel_win_0_va_425_fu_264;
wire   [15:0] select_ln664_26_fu_1225_p3;
reg   [15:0] src_kernel_win_0_va_426_fu_268;
wire   [15:0] select_ln664_25_fu_1218_p3;
reg   [15:0] src_kernel_win_0_va_427_fu_272;
reg   [15:0] src_kernel_win_0_va_428_fu_276;
wire   [15:0] select_ln664_23_fu_1204_p3;
reg   [15:0] src_kernel_win_0_va_429_fu_280;
wire   [15:0] select_ln664_22_fu_1197_p3;
reg   [15:0] src_kernel_win_0_va_430_fu_284;
wire   [15:0] select_ln664_21_fu_1190_p3;
reg   [15:0] src_kernel_win_0_va_431_fu_288;
wire   [15:0] select_ln664_20_fu_1183_p3;
reg   [15:0] src_kernel_win_0_va_432_fu_292;
wire   [15:0] select_ln664_19_fu_1176_p3;
reg   [15:0] src_kernel_win_0_va_433_fu_296;
wire   [15:0] select_ln664_18_fu_1169_p3;
reg   [15:0] src_kernel_win_0_va_434_fu_300;
wire   [15:0] select_ln664_17_fu_1162_p3;
reg   [15:0] src_kernel_win_0_va_435_fu_304;
reg   [15:0] src_kernel_win_0_va_436_fu_308;
wire   [15:0] select_ln664_15_fu_1148_p3;
reg   [15:0] src_kernel_win_0_va_437_fu_312;
wire   [15:0] select_ln664_14_fu_1141_p3;
reg   [15:0] src_kernel_win_0_va_438_fu_316;
wire   [15:0] select_ln664_13_fu_1134_p3;
reg   [15:0] src_kernel_win_0_va_439_fu_320;
wire   [15:0] select_ln664_12_fu_1127_p3;
reg   [15:0] src_kernel_win_0_va_440_fu_324;
wire   [15:0] select_ln664_11_fu_1120_p3;
reg   [15:0] src_kernel_win_0_va_441_fu_328;
wire   [15:0] select_ln664_10_fu_1113_p3;
reg   [15:0] src_kernel_win_0_va_442_fu_332;
wire   [15:0] select_ln664_9_fu_1106_p3;
reg   [15:0] src_kernel_win_0_va_443_fu_336;
reg   [15:0] src_kernel_win_0_va_444_fu_340;
wire   [15:0] select_ln664_7_fu_1092_p3;
reg   [15:0] src_kernel_win_0_va_445_fu_344;
wire   [15:0] select_ln664_6_fu_1085_p3;
reg   [15:0] src_kernel_win_0_va_446_fu_348;
wire   [15:0] select_ln664_5_fu_1078_p3;
reg   [15:0] src_kernel_win_0_va_447_fu_352;
wire   [15:0] select_ln664_4_fu_1071_p3;
reg   [15:0] src_kernel_win_0_va_448_fu_356;
wire   [15:0] select_ln664_3_fu_1064_p3;
reg   [15:0] src_kernel_win_0_va_449_fu_360;
wire   [15:0] select_ln664_2_fu_1057_p3;
reg   [15:0] src_kernel_win_0_va_450_fu_364;
wire   [15:0] select_ln664_1_fu_1050_p3;
reg   [15:0] src_kernel_win_0_va_451_fu_368;
wire   [15:0] select_ln887_8_fu_877_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] tmp_fu_729_p4;
wire   [6:0] tmp_58_fu_777_p4;
wire   [0:0] icmp_ln891_13_fu_787_p2;
wire   [15:0] select_ln664_fu_1043_p3;
wire   [16:0] zext_ln703_fu_1358_p1;
wire   [16:0] zext_ln703_1_fu_1362_p1;
wire   [16:0] add_ln703_fu_1366_p2;
wire   [16:0] zext_ln703_3_fu_1376_p1;
wire   [16:0] zext_ln703_4_fu_1380_p1;
wire   [16:0] add_ln703_1_fu_1384_p2;
wire   [17:0] zext_ln703_7_fu_1390_p1;
wire   [17:0] zext_ln703_2_fu_1372_p1;
wire   [17:0] add_ln703_2_fu_1394_p2;
wire   [18:0] zext_ln703_5_fu_1400_p1;
wire   [18:0] zext_ln703_6_fu_1404_p1;
wire   [16:0] zext_ln703_9_fu_1412_p1;
wire   [16:0] zext_ln703_12_fu_1416_p1;
wire   [16:0] add_ln703_4_fu_1426_p2;
wire   [17:0] zext_ln703_13_fu_1432_p1;
wire   [17:0] zext_ln703_8_fu_1408_p1;
wire   [17:0] add_ln703_5_fu_1436_p2;
wire   [18:0] zext_ln703_14_fu_1442_p1;
wire   [18:0] add_ln703_3_fu_1420_p2;
wire   [18:0] add_ln703_6_fu_1446_p2;
wire   [15:0] select_ln664_8_fu_1099_p3;
wire   [19:0] zext_ln703_10_fu_1452_p1;
wire   [19:0] zext_ln703_11_fu_1456_p1;
wire   [16:0] zext_ln703_15_fu_1460_p1;
wire   [16:0] zext_ln703_16_fu_1464_p1;
wire   [16:0] add_ln703_8_fu_1494_p2;
wire   [19:0] zext_ln703_24_fu_1500_p1;
wire   [19:0] add_ln703_7_fu_1488_p2;
wire   [16:0] zext_ln703_17_fu_1468_p1;
wire   [16:0] zext_ln703_18_fu_1472_p1;
wire   [16:0] add_ln703_10_fu_1510_p2;
wire   [16:0] zext_ln703_22_fu_1480_p1;
wire   [16:0] zext_ln703_23_fu_1484_p1;
wire   [16:0] add_ln703_11_fu_1520_p2;
wire   [17:0] zext_ln703_26_fu_1526_p1;
wire   [17:0] zext_ln703_21_fu_1476_p1;
wire   [17:0] add_ln703_12_fu_1530_p2;
wire   [18:0] zext_ln703_27_fu_1536_p1;
wire   [18:0] zext_ln703_25_fu_1516_p1;
wire   [18:0] add_ln703_13_fu_1540_p2;
wire   [19:0] zext_ln703_28_fu_1546_p1;
wire   [19:0] add_ln703_9_fu_1504_p2;
wire   [19:0] add_ln703_14_fu_1550_p2;
wire   [15:0] select_ln664_16_fu_1155_p3;
wire   [15:0] select_ln664_24_fu_1211_p3;
wire   [20:0] zext_ln703_19_fu_1556_p1;
wire   [20:0] zext_ln703_20_fu_1560_p1;
wire   [16:0] zext_ln703_29_fu_1564_p1;
wire   [16:0] zext_ln703_30_fu_1568_p1;
wire   [16:0] add_ln703_16_fu_1630_p2;
wire   [20:0] zext_ln703_46_fu_1636_p1;
wire   [20:0] add_ln703_15_fu_1624_p2;
wire   [16:0] zext_ln703_31_fu_1572_p1;
wire   [16:0] zext_ln703_32_fu_1576_p1;
wire   [16:0] add_ln703_18_fu_1646_p2;
wire   [16:0] zext_ln703_33_fu_1580_p1;
wire   [16:0] zext_ln703_34_fu_1584_p1;
wire   [16:0] add_ln703_19_fu_1656_p2;
wire   [17:0] zext_ln703_48_fu_1662_p1;
wire   [17:0] zext_ln703_47_fu_1652_p1;
wire   [17:0] add_ln703_20_fu_1666_p2;
wire   [20:0] zext_ln703_49_fu_1672_p1;
wire   [20:0] add_ln703_17_fu_1640_p2;
wire   [16:0] zext_ln703_35_fu_1588_p1;
wire   [16:0] zext_ln703_38_fu_1592_p1;
wire   [16:0] add_ln703_22_fu_1682_p2;
wire   [16:0] zext_ln703_39_fu_1596_p1;
wire   [16:0] zext_ln703_40_fu_1600_p1;
wire   [16:0] add_ln703_23_fu_1692_p2;
wire   [17:0] zext_ln703_51_fu_1698_p1;
wire   [17:0] zext_ln703_50_fu_1688_p1;
wire   [17:0] add_ln703_24_fu_1702_p2;
wire   [16:0] zext_ln703_41_fu_1604_p1;
wire   [16:0] zext_ln703_42_fu_1608_p1;
wire   [16:0] add_ln703_25_fu_1712_p2;
wire   [16:0] zext_ln703_44_fu_1616_p1;
wire   [16:0] zext_ln703_45_fu_1620_p1;
wire   [16:0] add_ln703_26_fu_1722_p2;
wire   [17:0] zext_ln703_54_fu_1728_p1;
wire   [17:0] zext_ln703_43_fu_1612_p1;
wire   [17:0] add_ln703_27_fu_1732_p2;
wire   [18:0] zext_ln703_55_fu_1738_p1;
wire   [18:0] zext_ln703_53_fu_1718_p1;
wire   [18:0] add_ln703_28_fu_1742_p2;
wire   [19:0] zext_ln703_56_fu_1748_p1;
wire   [19:0] zext_ln703_52_fu_1708_p1;
wire   [19:0] add_ln703_29_fu_1752_p2;
wire   [20:0] zext_ln703_57_fu_1758_p1;
wire   [20:0] add_ln703_21_fu_1676_p2;
wire   [15:0] select_ln664_56_fu_1344_p3;
wire   [16:0] zext_ln703_82_fu_1768_p1;
wire   [16:0] zext_ln703_83_fu_1772_p1;
wire   [16:0] add_ln703_53_fu_1804_p2;
wire   [16:0] zext_ln703_84_fu_1776_p1;
wire   [16:0] zext_ln703_85_fu_1780_p1;
wire   [16:0] add_ln703_54_fu_1814_p2;
wire   [17:0] zext_ln703_110_fu_1820_p1;
wire   [17:0] zext_ln703_109_fu_1810_p1;
wire   [17:0] add_ln703_55_fu_1824_p2;
wire   [16:0] zext_ln703_86_fu_1784_p1;
wire   [16:0] zext_ln703_87_fu_1788_p1;
wire   [16:0] add_ln703_56_fu_1834_p2;
wire   [16:0] zext_ln703_89_fu_1796_p1;
wire   [16:0] zext_ln703_90_fu_1800_p1;
wire   [16:0] add_ln703_57_fu_1844_p2;
wire   [17:0] zext_ln703_113_fu_1850_p1;
wire   [17:0] zext_ln703_88_fu_1792_p1;
wire   [17:0] add_ln703_58_fu_1854_p2;
wire   [18:0] zext_ln703_114_fu_1860_p1;
wire   [18:0] zext_ln703_112_fu_1840_p1;
wire   [18:0] add_ln703_59_fu_1864_p2;
wire   [19:0] zext_ln703_115_fu_1870_p1;
wire   [19:0] zext_ln703_111_fu_1830_p1;
wire   [15:0] add_ln703_81_fu_1886_p2;
wire   [15:0] add_ln703_82_fu_1892_p2;
wire   [15:0] add_ln703_80_fu_1880_p2;
wire   [15:0] add_ln703_85_fu_1910_p2;
wire   [15:0] add_ln703_86_fu_1916_p2;
wire   [15:0] add_ln703_84_fu_1904_p2;
wire   [15:0] add_ln703_87_fu_1922_p2;
wire   [15:0] add_ln703_83_fu_1898_p2;
wire   [15:0] add_ln703_90_fu_1940_p2;
wire   [15:0] add_ln703_91_fu_1946_p2;
wire   [15:0] add_ln703_89_fu_1934_p2;
wire   [15:0] add_ln703_94_fu_1964_p2;
wire   [15:0] add_ln703_95_fu_1970_p2;
wire   [15:0] add_ln703_93_fu_1958_p2;
wire   [15:0] add_ln703_96_fu_1976_p2;
wire   [15:0] add_ln703_92_fu_1952_p2;
wire   [15:0] add_ln703_97_fu_1982_p2;
wire   [15:0] add_ln703_88_fu_1928_p2;
wire   [15:0] add_ln703_100_fu_2000_p2;
wire   [15:0] add_ln703_101_fu_2006_p2;
wire   [15:0] add_ln703_99_fu_1994_p2;
wire   [15:0] add_ln703_104_fu_2024_p2;
wire   [15:0] add_ln703_105_fu_2030_p2;
wire   [15:0] add_ln703_103_fu_2018_p2;
wire   [15:0] add_ln703_133_fu_2054_p2;
wire   [15:0] add_ln703_134_fu_2060_p2;
wire   [15:0] add_ln703_132_fu_2048_p2;
wire   [15:0] add_ln703_139_fu_2078_p2;
wire   [15:0] add_ln703_140_fu_2084_p2;
wire   [15:0] add_ln703_138_fu_2072_p2;
wire   [15:0] select_ln664_32_fu_2416_p3;
wire   [15:0] select_ln664_40_fu_2472_p3;
wire   [21:0] zext_ln703_36_fu_2584_p1;
wire   [21:0] zext_ln703_37_fu_2587_p1;
wire   [16:0] zext_ln703_58_fu_2591_p1;
wire   [16:0] zext_ln703_59_fu_2595_p1;
wire   [16:0] add_ln703_32_fu_2678_p2;
wire   [21:0] zext_ln703_91_fu_2684_p1;
wire   [21:0] add_ln703_31_fu_2672_p2;
wire   [16:0] zext_ln703_60_fu_2599_p1;
wire   [16:0] zext_ln703_61_fu_2603_p1;
wire   [16:0] add_ln703_34_fu_2694_p2;
wire   [16:0] zext_ln703_62_fu_2607_p1;
wire   [16:0] zext_ln703_63_fu_2611_p1;
wire   [16:0] add_ln703_35_fu_2704_p2;
wire   [17:0] zext_ln703_93_fu_2710_p1;
wire   [17:0] zext_ln703_92_fu_2700_p1;
wire   [17:0] add_ln703_36_fu_2714_p2;
wire   [21:0] zext_ln703_94_fu_2720_p1;
wire   [21:0] add_ln703_33_fu_2688_p2;
wire   [16:0] zext_ln703_64_fu_2615_p1;
wire   [16:0] zext_ln703_65_fu_2619_p1;
wire   [16:0] add_ln703_38_fu_2730_p2;
wire   [16:0] zext_ln703_66_fu_2623_p1;
wire   [16:0] zext_ln703_67_fu_2627_p1;
wire   [16:0] add_ln703_39_fu_2740_p2;
wire   [17:0] zext_ln703_96_fu_2746_p1;
wire   [17:0] zext_ln703_95_fu_2736_p1;
wire   [17:0] add_ln703_40_fu_2750_p2;
wire   [16:0] zext_ln703_68_fu_2631_p1;
wire   [16:0] zext_ln703_71_fu_2635_p1;
wire   [16:0] add_ln703_41_fu_2760_p2;
wire   [16:0] zext_ln703_72_fu_2639_p1;
wire   [16:0] zext_ln703_73_fu_2643_p1;
wire   [16:0] add_ln703_42_fu_2770_p2;
wire   [17:0] zext_ln703_99_fu_2776_p1;
wire   [17:0] zext_ln703_98_fu_2766_p1;
wire   [17:0] add_ln703_43_fu_2780_p2;
wire   [18:0] zext_ln703_100_fu_2786_p1;
wire   [18:0] zext_ln703_97_fu_2756_p1;
wire   [18:0] add_ln703_44_fu_2790_p2;
wire   [21:0] zext_ln703_101_fu_2796_p1;
wire   [21:0] add_ln703_37_fu_2724_p2;
wire   [16:0] zext_ln703_74_fu_2647_p1;
wire   [16:0] zext_ln703_75_fu_2650_p1;
wire   [16:0] add_ln703_46_fu_2806_p2;
wire   [16:0] zext_ln703_76_fu_2653_p1;
wire   [16:0] zext_ln703_77_fu_2656_p1;
wire   [16:0] add_ln703_47_fu_2816_p2;
wire   [17:0] zext_ln703_103_fu_2822_p1;
wire   [17:0] zext_ln703_102_fu_2812_p1;
wire   [17:0] add_ln703_48_fu_2826_p2;
wire   [16:0] zext_ln703_78_fu_2659_p1;
wire   [16:0] zext_ln703_79_fu_2662_p1;
wire   [16:0] add_ln703_49_fu_2836_p2;
wire   [16:0] zext_ln703_80_fu_2665_p1;
wire   [16:0] zext_ln703_81_fu_2669_p1;
wire   [16:0] add_ln703_50_fu_2846_p2;
wire   [17:0] zext_ln703_106_fu_2852_p1;
wire   [17:0] zext_ln703_105_fu_2842_p1;
wire   [17:0] add_ln703_51_fu_2856_p2;
wire   [18:0] zext_ln703_107_fu_2862_p1;
wire   [18:0] zext_ln703_104_fu_2832_p1;
wire   [18:0] add_ln703_52_fu_2866_p2;
wire   [20:0] zext_ln703_116_fu_2876_p1;
wire   [20:0] zext_ln703_108_fu_2872_p1;
wire   [20:0] add_ln703_61_fu_2879_p2;
wire   [21:0] zext_ln703_117_fu_2885_p1;
wire   [21:0] add_ln703_45_fu_2800_p2;
wire   [21:0] add_ln703_62_fu_2889_p2;
wire   [15:0] select_ln664_64_fu_2528_p3;
wire   [22:0] zext_ln703_69_fu_2895_p1;
wire   [22:0] zext_ln703_70_fu_2899_p1;
wire   [16:0] zext_ln703_118_fu_2902_p1;
wire   [16:0] zext_ln703_119_fu_2906_p1;
wire   [16:0] add_ln703_64_fu_2972_p2;
wire   [22:0] zext_ln703_134_fu_2978_p1;
wire   [22:0] add_ln703_63_fu_2966_p2;
wire   [16:0] zext_ln703_120_fu_2910_p1;
wire   [16:0] zext_ln703_121_fu_2914_p1;
wire   [16:0] add_ln703_66_fu_2988_p2;
wire   [16:0] zext_ln703_123_fu_2922_p1;
wire   [16:0] zext_ln703_124_fu_2926_p1;
wire   [16:0] add_ln703_67_fu_2998_p2;
wire   [17:0] zext_ln703_136_fu_3004_p1;
wire   [17:0] zext_ln703_122_fu_2918_p1;
wire   [17:0] add_ln703_68_fu_3008_p2;
wire   [18:0] zext_ln703_137_fu_3014_p1;
wire   [18:0] zext_ln703_135_fu_2994_p1;
wire   [18:0] add_ln703_69_fu_3018_p2;
wire   [22:0] zext_ln703_138_fu_3024_p1;
wire   [22:0] add_ln703_65_fu_2982_p2;
wire   [16:0] zext_ln703_125_fu_2930_p1;
wire   [16:0] zext_ln703_126_fu_2934_p1;
wire   [16:0] add_ln703_71_fu_3034_p2;
wire   [16:0] zext_ln703_127_fu_2938_p1;
wire   [16:0] zext_ln703_128_fu_2942_p1;
wire   [16:0] add_ln703_72_fu_3044_p2;
wire   [17:0] zext_ln703_140_fu_3050_p1;
wire   [17:0] zext_ln703_139_fu_3040_p1;
wire   [17:0] add_ln703_73_fu_3054_p2;
wire   [16:0] zext_ln703_129_fu_2946_p1;
wire   [16:0] zext_ln703_130_fu_2950_p1;
wire   [16:0] add_ln703_74_fu_3064_p2;
wire   [16:0] zext_ln703_132_fu_2958_p1;
wire   [16:0] zext_ln703_133_fu_2962_p1;
wire   [16:0] add_ln703_75_fu_3074_p2;
wire   [17:0] zext_ln703_143_fu_3080_p1;
wire   [17:0] zext_ln703_131_fu_2954_p1;
wire   [17:0] add_ln703_76_fu_3084_p2;
wire   [18:0] zext_ln703_144_fu_3090_p1;
wire   [18:0] zext_ln703_142_fu_3070_p1;
wire   [18:0] add_ln703_77_fu_3094_p2;
wire   [19:0] zext_ln703_145_fu_3100_p1;
wire   [19:0] zext_ln703_141_fu_3060_p1;
wire   [19:0] add_ln703_78_fu_3104_p2;
wire   [22:0] zext_ln703_146_fu_3110_p1;
wire   [22:0] add_ln703_70_fu_3028_p2;
wire   [15:0] add_ln703_109_fu_3124_p2;
wire   [15:0] add_ln703_110_fu_3130_p2;
wire   [15:0] add_ln703_113_fu_3147_p2;
wire   [15:0] add_ln703_114_fu_3153_p2;
wire   [15:0] add_ln703_112_fu_3141_p2;
wire   [15:0] add_ln703_115_fu_3159_p2;
wire   [15:0] add_ln703_111_fu_3136_p2;
wire   [15:0] add_ln703_116_fu_3165_p2;
wire   [15:0] add_ln703_107_fu_3120_p2;
wire   [15:0] add_ln703_117_fu_3171_p2;
wire   [15:0] add_ln703_120_fu_3188_p2;
wire   [15:0] add_ln703_121_fu_3194_p2;
wire   [15:0] add_ln703_119_fu_3182_p2;
wire   [15:0] add_ln703_124_fu_3212_p2;
wire   [15:0] add_ln703_125_fu_3216_p2;
wire   [15:0] add_ln703_123_fu_3206_p2;
wire   [15:0] add_ln703_126_fu_3221_p2;
wire   [15:0] add_ln703_122_fu_3200_p2;
wire   [15:0] add_ln703_129_fu_3237_p2;
wire   [15:0] add_ln703_130_fu_3242_p2;
wire   [15:0] add_ln703_128_fu_3233_p2;
wire   [15:0] add_ln703_131_fu_3247_p2;
wire   [15:0] add_ln703_136_fu_3253_p2;
wire   [15:0] add_ln703_127_fu_3227_p2;
wire   [15:0] add_ln703_143_fu_3270_p2;
wire   [15:0] add_ln703_144_fu_3276_p2;
wire   [15:0] add_ln703_142_fu_3264_p2;
wire   [15:0] add_ln703_145_fu_3282_p2;
wire   [15:0] add_ln703_148_fu_3299_p2;
wire   [15:0] add_ln703_149_fu_3305_p2;
wire   [15:0] add_ln703_147_fu_3293_p2;
wire   [15:0] add_ln703_151_fu_3317_p2;
wire   [15:0] add_ln703_153_fu_3329_p2;
wire   [15:0] add_ln703_154_fu_3335_p2;
wire   [15:0] add_ln703_152_fu_3323_p2;
wire   [15:0] add_ln703_155_fu_3341_p2;
wire   [15:0] add_ln703_150_fu_3311_p2;
wire   [15:0] add_ln703_156_fu_3347_p2;
wire   [15:0] add_ln703_146_fu_3288_p2;
wire   [15:0] add_ln703_157_fu_3353_p2;
wire   [15:0] add_ln703_137_fu_3258_p2;
wire   [15:0] add_ln703_158_fu_3359_p2;
wire   [15:0] add_ln703_118_fu_3177_p2;
wire   [22:0] p_Val2_s_fu_3114_p2;
wire   [6:0] tmp_15_fu_3371_p4;
wire   [0:0] overflow_fu_3381_p2;
wire   [15:0] p_Val2_54_fu_3365_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_127;
reg    ap_condition_676;
reg    ap_condition_389;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .q0(k_buf_0_val_0_q0),
    .address1(k_buf_0_val_0_addr_reg_4169),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(k_buf_0_val_0_d1)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_address0),
    .ce0(k_buf_0_val_1_ce0),
    .we0(k_buf_0_val_1_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_1_q0),
    .address1(k_buf_0_val_1_addr_reg_4163),
    .ce1(k_buf_0_val_1_ce1),
    .we1(k_buf_0_val_1_we1),
    .d1(k_buf_0_val_0_q0)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_2_address0),
    .ce0(k_buf_0_val_2_ce0),
    .we0(k_buf_0_val_2_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_2_q0),
    .address1(k_buf_0_val_2_addr_reg_4157),
    .ce1(k_buf_0_val_2_ce1),
    .we1(k_buf_0_val_2_we1),
    .d1(k_buf_0_val_1_q0)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .we0(k_buf_0_val_3_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_4151),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(k_buf_0_val_2_q0)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .we0(k_buf_0_val_4_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_4145),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_3_q0)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .we0(k_buf_0_val_5_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_4139),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_4_q0)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_6_address0),
    .ce0(k_buf_0_val_6_ce0),
    .we0(k_buf_0_val_6_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_6_q0),
    .address1(k_buf_0_val_6_addr_reg_4133),
    .ce1(k_buf_0_val_6_ce1),
    .we1(k_buf_0_val_6_we1),
    .d1(k_buf_0_val_5_q0)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_7_address0),
    .ce0(k_buf_0_val_7_ce0),
    .we0(k_buf_0_val_7_we0),
    .d0(16'd0),
    .q0(k_buf_0_val_7_q0),
    .address1(k_buf_0_val_7_addr_reg_4127),
    .ce1(k_buf_0_val_7_ce1),
    .we1(k_buf_0_val_7_we1),
    .d1(k_buf_0_val_6_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln625_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln625_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_127)) begin
        if (((1'd0 == and_ln632_fu_766_p2) & (icmp_ln626_fu_748_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581 <= ap_sig_allocacmp_col_buf_0_val_0_0_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581 <= ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653 <= select_ln887_3_fu_840_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_455_reg_653;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666 <= select_ln887_4_fu_847_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_456_reg_666;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679 <= select_ln887_5_fu_854_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_457_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692 <= select_ln887_7_fu_870_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692 <= ap_phi_reg_pp0_iter1_src_kernel_win_0_va_459_reg_692;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_389)) begin
        if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1))) begin
            src_kernel_win_0_va_451_fu_368 <= ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
        end else if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0))) begin
            src_kernel_win_0_va_451_fu_368 <= col_buf_0_val_0_0_3_fu_889_p3;
        end else if ((icmp_ln887_1_reg_4030 == 1'd0)) begin
            src_kernel_win_0_va_451_fu_368 <= select_ln887_8_fu_877_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_7_reg_570 <= j_V_fu_754_p2;
    end else if (((icmp_ln625_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_7_reg_570 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        t_V_reg_559 <= i_V_reg_3996;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_559 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln676_reg_4123 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_102_reg_4262 <= add_ln703_102_fu_2012_p2;
        add_ln703_106_reg_4267 <= add_ln703_106_fu_2036_p2;
        add_ln703_108_reg_4272 <= add_ln703_108_fu_2042_p2;
        add_ln703_135_reg_4277 <= add_ln703_135_fu_2066_p2;
        add_ln703_141_reg_4282 <= add_ln703_141_fu_2090_p2;
        add_ln703_30_reg_4247 <= add_ln703_30_fu_1762_p2;
        add_ln703_60_reg_4252 <= add_ln703_60_fu_1874_p2;
        add_ln703_98_reg_4257 <= add_ln703_98_fu_1988_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln632_reg_4043 <= and_ln632_fu_766_p2;
        icmp_ln879_1_reg_4047 <= icmp_ln879_1_fu_771_p2;
        icmp_ln887_1_reg_4030 <= icmp_ln887_1_fu_760_p2;
        k_buf_0_val_0_addr_reg_4169 <= zext_ln835_fu_798_p1;
        k_buf_0_val_1_addr_reg_4163 <= zext_ln835_fu_798_p1;
        k_buf_0_val_2_addr_reg_4157 <= zext_ln835_fu_798_p1;
        k_buf_0_val_3_addr_reg_4151 <= zext_ln835_fu_798_p1;
        k_buf_0_val_4_addr_reg_4145 <= zext_ln835_fu_798_p1;
        k_buf_0_val_5_addr_reg_4139 <= zext_ln835_fu_798_p1;
        k_buf_0_val_6_addr_reg_4133 <= zext_ln835_fu_798_p1;
        k_buf_0_val_7_addr_reg_4127 <= zext_ln835_fu_798_p1;
        or_ln676_reg_4123 <= or_ln676_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_455_reg_653 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_455_reg_653;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_456_reg_666 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_456_reg_666;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_457_reg_679 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_457_reg_679;
        ap_phi_reg_pp0_iter1_src_kernel_win_0_va_459_reg_692 <= ap_phi_reg_pp0_iter0_src_kernel_win_0_va_459_reg_692;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_buf_0_val_0_0_2_fu_76 <= ap_phi_mux_p_049_6_i_0_phi_fu_643_p6;
        src_kernel_win_0_va_394_fu_140 <= select_ln664_57_fu_1351_p3;
        src_kernel_win_0_va_395_fu_144 <= ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6;
        src_kernel_win_0_va_396_fu_148 <= select_ln664_55_fu_1337_p3;
        src_kernel_win_0_va_397_fu_152 <= select_ln664_54_fu_1330_p3;
        src_kernel_win_0_va_398_fu_156 <= select_ln664_53_fu_1323_p3;
        src_kernel_win_0_va_399_fu_160 <= select_ln664_52_fu_1316_p3;
        src_kernel_win_0_va_400_fu_164 <= select_ln664_51_fu_1309_p3;
        src_kernel_win_0_va_401_fu_168 <= select_ln664_50_fu_1302_p3;
        src_kernel_win_0_va_402_fu_172 <= select_ln664_49_fu_1295_p3;
        src_kernel_win_0_va_404_fu_180 <= select_ln664_47_fu_1281_p3;
        src_kernel_win_0_va_405_fu_184 <= select_ln664_46_fu_1274_p3;
        src_kernel_win_0_va_406_fu_188 <= select_ln664_45_fu_1267_p3;
        src_kernel_win_0_va_407_fu_192 <= select_ln664_44_fu_1260_p3;
        src_kernel_win_0_va_408_fu_196 <= select_ln664_43_fu_1253_p3;
        src_kernel_win_0_va_423_fu_256 <= select_ln664_28_fu_1239_p3;
        src_kernel_win_0_va_424_fu_260 <= select_ln664_27_fu_1232_p3;
        src_kernel_win_0_va_425_fu_264 <= select_ln664_26_fu_1225_p3;
        src_kernel_win_0_va_426_fu_268 <= select_ln664_25_fu_1218_p3;
        src_kernel_win_0_va_427_fu_272 <= ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6;
        src_kernel_win_0_va_428_fu_276 <= select_ln664_23_fu_1204_p3;
        src_kernel_win_0_va_429_fu_280 <= select_ln664_22_fu_1197_p3;
        src_kernel_win_0_va_430_fu_284 <= select_ln664_21_fu_1190_p3;
        src_kernel_win_0_va_431_fu_288 <= select_ln664_20_fu_1183_p3;
        src_kernel_win_0_va_432_fu_292 <= select_ln664_19_fu_1176_p3;
        src_kernel_win_0_va_433_fu_296 <= select_ln664_18_fu_1169_p3;
        src_kernel_win_0_va_434_fu_300 <= select_ln664_17_fu_1162_p3;
        src_kernel_win_0_va_435_fu_304 <= ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6;
        src_kernel_win_0_va_436_fu_308 <= select_ln664_15_fu_1148_p3;
        src_kernel_win_0_va_437_fu_312 <= select_ln664_14_fu_1141_p3;
        src_kernel_win_0_va_438_fu_316 <= select_ln664_13_fu_1134_p3;
        src_kernel_win_0_va_439_fu_320 <= select_ln664_12_fu_1127_p3;
        src_kernel_win_0_va_440_fu_324 <= select_ln664_11_fu_1120_p3;
        src_kernel_win_0_va_441_fu_328 <= select_ln664_10_fu_1113_p3;
        src_kernel_win_0_va_442_fu_332 <= select_ln664_9_fu_1106_p3;
        src_kernel_win_0_va_443_fu_336 <= ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6;
        src_kernel_win_0_va_444_fu_340 <= select_ln664_7_fu_1092_p3;
        src_kernel_win_0_va_445_fu_344 <= select_ln664_6_fu_1085_p3;
        src_kernel_win_0_va_446_fu_348 <= select_ln664_5_fu_1078_p3;
        src_kernel_win_0_va_447_fu_352 <= select_ln664_4_fu_1071_p3;
        src_kernel_win_0_va_448_fu_356 <= select_ln664_3_fu_1064_p3;
        src_kernel_win_0_va_449_fu_360 <= select_ln664_2_fu_1057_p3;
        src_kernel_win_0_va_450_fu_364 <= select_ln664_1_fu_1050_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3996 <= i_V_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln626_reg_4021 <= icmp_ln626_fu_748_p2;
        icmp_ln626_reg_4021_pp0_iter1_reg <= icmp_ln626_reg_4021;
        icmp_ln879_1_reg_4047_pp0_iter1_reg <= icmp_ln879_1_reg_4047;
        or_ln676_reg_4123_pp0_iter1_reg <= or_ln676_reg_4123;
        select_ln664_42_reg_4199 <= select_ln664_42_fu_1246_p3;
        select_ln664_43_reg_4206 <= select_ln664_43_fu_1253_p3;
        select_ln664_44_reg_4212 <= select_ln664_44_fu_1260_p3;
        select_ln664_45_reg_4218 <= select_ln664_45_fu_1267_p3;
        select_ln664_46_reg_4224 <= select_ln664_46_fu_1274_p3;
        select_ln664_47_reg_4230 <= select_ln664_47_fu_1281_p3;
        select_ln664_48_reg_4236 <= select_ln664_48_fu_1288_p3;
        select_ln664_57_reg_4242 <= select_ln664_57_fu_1351_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln625_fu_705_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln879_reg_4007 <= icmp_ln879_fu_723_p2;
        icmp_ln887_reg_4001 <= icmp_ln887_fu_717_p2;
        icmp_ln891_reg_4011 <= icmp_ln891_fu_739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln626_reg_4021_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_380_fu_84 <= select_ln664_71_fu_2577_p3;
        src_kernel_win_0_va_381_fu_88 <= select_ln664_70_fu_2570_p3;
        src_kernel_win_0_va_382_fu_92 <= select_ln664_69_fu_2563_p3;
        src_kernel_win_0_va_383_fu_96 <= select_ln664_68_fu_2556_p3;
        src_kernel_win_0_va_384_fu_100 <= select_ln664_67_fu_2549_p3;
        src_kernel_win_0_va_385_fu_104 <= select_ln664_66_fu_2542_p3;
        src_kernel_win_0_va_386_fu_108 <= select_ln664_65_fu_2535_p3;
        src_kernel_win_0_va_387_fu_112 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692;
        src_kernel_win_0_va_388_fu_116 <= select_ln664_63_fu_2521_p3;
        src_kernel_win_0_va_389_fu_120 <= select_ln664_62_fu_2514_p3;
        src_kernel_win_0_va_390_fu_124 <= select_ln664_61_fu_2507_p3;
        src_kernel_win_0_va_391_fu_128 <= select_ln664_60_fu_2500_p3;
        src_kernel_win_0_va_392_fu_132 <= select_ln664_59_fu_2493_p3;
        src_kernel_win_0_va_393_fu_136 <= select_ln664_58_fu_2486_p3;
        src_kernel_win_0_va_403_fu_176 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679;
        src_kernel_win_0_va_409_fu_200 <= select_ln664_42_reg_4199;
        src_kernel_win_0_va_410_fu_204 <= select_ln664_41_fu_2479_p3;
        src_kernel_win_0_va_411_fu_208 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666;
        src_kernel_win_0_va_412_fu_212 <= select_ln664_39_fu_2465_p3;
        src_kernel_win_0_va_413_fu_216 <= select_ln664_38_fu_2458_p3;
        src_kernel_win_0_va_414_fu_220 <= select_ln664_37_fu_2451_p3;
        src_kernel_win_0_va_415_fu_224 <= select_ln664_36_fu_2444_p3;
        src_kernel_win_0_va_416_fu_228 <= select_ln664_35_fu_2437_p3;
        src_kernel_win_0_va_417_fu_232 <= select_ln664_34_fu_2430_p3;
        src_kernel_win_0_va_418_fu_236 <= select_ln664_33_fu_2423_p3;
        src_kernel_win_0_va_419_fu_240 <= ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653;
        src_kernel_win_0_va_420_fu_244 <= select_ln664_31_fu_2409_p3;
        src_kernel_win_0_va_421_fu_248 <= select_ln664_30_fu_2402_p3;
        src_kernel_win_0_va_422_fu_252 <= select_ln664_29_fu_2395_p3;
        src_kernel_win_0_va_fu_80 <= src_kernel_win_0_va_451_fu_368;
    end
end

always @ (*) begin
    if ((icmp_ln626_fu_748_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln625_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln632_reg_4043) & (icmp_ln626_reg_4021 == 1'd0))) begin
        ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 = p_src_data_stream_V_dout;
    end else begin
        ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 = ap_phi_reg_pp0_iter1_col_buf_0_val_0_0_reg_581;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0))) begin
        ap_phi_mux_p_049_6_i_0_phi_fu_643_p6 = col_buf_0_val_0_0_3_fu_889_p3;
    end else if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0)))) begin
        ap_phi_mux_p_049_6_i_0_phi_fu_643_p6 = ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
    end else begin
        ap_phi_mux_p_049_6_i_0_phi_fu_643_p6 = ap_phi_reg_pp0_iter1_p_049_6_i_0_reg_640;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)))) begin
        ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 = select_ln887_fu_813_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0))) begin
        ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 = 16'd0;
    end else begin
        ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)))) begin
        ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6 = select_ln887_1_fu_822_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0))) begin
        ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6 = 16'd0;
    end else begin
        ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_453_reg_604;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)))) begin
        ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6 = select_ln887_2_fu_831_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0))) begin
        ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6 = 16'd0;
    end else begin
        ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_454_reg_616;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)) | ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0)))) begin
        ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6 = select_ln887_6_fu_861_p3;
    end else if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0))) begin
        ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6 = 16'd0;
    end else begin
        ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6 = ap_phi_reg_pp0_iter1_src_kernel_win_0_va_458_reg_628;
    end
end

always @ (*) begin
    if (((icmp_ln625_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_reg_4021 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_buf_0_val_0_0_4 = ap_phi_mux_p_049_6_i_0_phi_fu_643_p6;
    end else begin
        ap_sig_allocacmp_col_buf_0_val_0_0_4 = col_buf_0_val_0_0_2_fu_76;
    end
end

always @ (*) begin
    if (((icmp_ln626_reg_4021_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_474 = select_ln664_58_fu_2486_p3;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_474 = src_kernel_win_0_va_393_fu_136;
    end
end

always @ (*) begin
    if (((icmp_ln626_reg_4021_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_484 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_484 = src_kernel_win_0_va_403_fu_176;
    end
end

always @ (*) begin
    if (((icmp_ln626_reg_4021_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_503 = select_ln664_29_fu_2395_p3;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_503 = src_kernel_win_0_va_422_fu_252;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_676)) begin
        if ((icmp_ln879_reg_4007 == 1'd1)) begin
            k_buf_0_val_0_d1 = ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4;
        end else if ((icmp_ln879_reg_4007 == 1'd0)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_3_fu_889_p3;
        end else begin
            k_buf_0_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_1_ce1 = 1'b1;
    end else begin
        k_buf_0_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_1_we0 = 1'b1;
    end else begin
        k_buf_0_val_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_1_we1 = 1'b1;
    end else begin
        k_buf_0_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_2_ce0 = 1'b1;
    end else begin
        k_buf_0_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_2_ce1 = 1'b1;
    end else begin
        k_buf_0_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_2_we0 = 1'b1;
    end else begin
        k_buf_0_val_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_2_we1 = 1'b1;
    end else begin
        k_buf_0_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_we0 = 1'b1;
    end else begin
        k_buf_0_val_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_we0 = 1'b1;
    end else begin
        k_buf_0_val_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_we0 = 1'b1;
    end else begin
        k_buf_0_val_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce0 = 1'b1;
    end else begin
        k_buf_0_val_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_ce1 = 1'b1;
    end else begin
        k_buf_0_val_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_we0 = 1'b1;
    end else begin
        k_buf_0_val_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_6_we1 = 1'b1;
    end else begin
        k_buf_0_val_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce0 = 1'b1;
    end else begin
        k_buf_0_val_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_ce1 = 1'b1;
    end else begin
        k_buf_0_val_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln879_reg_4007 == 1'd1) & (icmp_ln887_1_fu_760_p2 == 1'd1) & (icmp_ln626_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_we0 = 1'b1;
    end else begin
        k_buf_0_val_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln879_reg_4007 == 1'd0) & (icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_7_we1 = 1'b1;
    end else begin
        k_buf_0_val_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln676_reg_4123_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln676_reg_4123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln632_reg_4043) & (icmp_ln626_reg_4021 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op149_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln625_fu_705_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln626_fu_748_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((icmp_ln626_fu_748_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_100_fu_2000_p2 = (select_ln664_21_fu_1190_p3 + select_ln664_22_fu_1197_p3);

assign add_ln703_101_fu_2006_p2 = (add_ln703_100_fu_2000_p2 + select_ln664_20_fu_1183_p3);

assign add_ln703_102_fu_2012_p2 = (add_ln703_101_fu_2006_p2 + add_ln703_99_fu_1994_p2);

assign add_ln703_103_fu_2018_p2 = (select_ln664_23_fu_1204_p3 + ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6);

assign add_ln703_104_fu_2024_p2 = (select_ln664_25_fu_1218_p3 + select_ln664_26_fu_1225_p3);

assign add_ln703_105_fu_2030_p2 = (add_ln703_104_fu_2024_p2 + select_ln664_24_fu_1211_p3);

assign add_ln703_106_fu_2036_p2 = (add_ln703_105_fu_2030_p2 + add_ln703_103_fu_2018_p2);

assign add_ln703_107_fu_3120_p2 = (add_ln703_106_reg_4267 + add_ln703_102_reg_4262);

assign add_ln703_108_fu_2042_p2 = (select_ln664_27_fu_1232_p3 + select_ln664_28_fu_1239_p3);

assign add_ln703_109_fu_3124_p2 = (select_ln664_30_fu_2402_p3 + select_ln664_31_fu_2409_p3);

assign add_ln703_10_fu_1510_p2 = (zext_ln703_17_fu_1468_p1 + zext_ln703_18_fu_1472_p1);

assign add_ln703_110_fu_3130_p2 = (add_ln703_109_fu_3124_p2 + select_ln664_29_fu_2395_p3);

assign add_ln703_111_fu_3136_p2 = (add_ln703_110_fu_3130_p2 + add_ln703_108_reg_4272);

assign add_ln703_112_fu_3141_p2 = (ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653 + select_ln664_32_fu_2416_p3);

assign add_ln703_113_fu_3147_p2 = (select_ln664_34_fu_2430_p3 + select_ln664_35_fu_2437_p3);

assign add_ln703_114_fu_3153_p2 = (add_ln703_113_fu_3147_p2 + select_ln664_33_fu_2423_p3);

assign add_ln703_115_fu_3159_p2 = (add_ln703_114_fu_3153_p2 + add_ln703_112_fu_3141_p2);

assign add_ln703_116_fu_3165_p2 = (add_ln703_115_fu_3159_p2 + add_ln703_111_fu_3136_p2);

assign add_ln703_117_fu_3171_p2 = (add_ln703_116_fu_3165_p2 + add_ln703_107_fu_3120_p2);

assign add_ln703_118_fu_3177_p2 = (add_ln703_117_fu_3171_p2 + add_ln703_98_reg_4257);

assign add_ln703_119_fu_3182_p2 = (select_ln664_36_fu_2444_p3 + select_ln664_37_fu_2451_p3);

assign add_ln703_11_fu_1520_p2 = (zext_ln703_22_fu_1480_p1 + zext_ln703_23_fu_1484_p1);

assign add_ln703_120_fu_3188_p2 = (select_ln664_39_fu_2465_p3 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666);

assign add_ln703_121_fu_3194_p2 = (add_ln703_120_fu_3188_p2 + select_ln664_38_fu_2458_p3);

assign add_ln703_122_fu_3200_p2 = (add_ln703_121_fu_3194_p2 + add_ln703_119_fu_3182_p2);

assign add_ln703_123_fu_3206_p2 = (select_ln664_40_fu_2472_p3 + select_ln664_41_fu_2479_p3);

assign add_ln703_124_fu_3212_p2 = (select_ln664_43_reg_4206 + select_ln664_44_reg_4212);

assign add_ln703_125_fu_3216_p2 = (add_ln703_124_fu_3212_p2 + select_ln664_42_reg_4199);

assign add_ln703_126_fu_3221_p2 = (add_ln703_125_fu_3216_p2 + add_ln703_123_fu_3206_p2);

assign add_ln703_127_fu_3227_p2 = (add_ln703_126_fu_3221_p2 + add_ln703_122_fu_3200_p2);

assign add_ln703_128_fu_3233_p2 = (select_ln664_45_reg_4218 + select_ln664_46_reg_4224);

assign add_ln703_129_fu_3237_p2 = (ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679 + select_ln664_48_reg_4236);

assign add_ln703_12_fu_1530_p2 = (zext_ln703_26_fu_1526_p1 + zext_ln703_21_fu_1476_p1);

assign add_ln703_130_fu_3242_p2 = (add_ln703_129_fu_3237_p2 + select_ln664_47_reg_4230);

assign add_ln703_131_fu_3247_p2 = (add_ln703_130_fu_3242_p2 + add_ln703_128_fu_3233_p2);

assign add_ln703_132_fu_2048_p2 = (select_ln664_49_fu_1295_p3 + select_ln664_50_fu_1302_p3);

assign add_ln703_133_fu_2054_p2 = (select_ln664_52_fu_1316_p3 + select_ln664_53_fu_1323_p3);

assign add_ln703_134_fu_2060_p2 = (add_ln703_133_fu_2054_p2 + select_ln664_51_fu_1309_p3);

assign add_ln703_135_fu_2066_p2 = (add_ln703_134_fu_2060_p2 + add_ln703_132_fu_2048_p2);

assign add_ln703_136_fu_3253_p2 = (add_ln703_135_reg_4277 + add_ln703_131_fu_3247_p2);

assign add_ln703_137_fu_3258_p2 = (add_ln703_136_fu_3253_p2 + add_ln703_127_fu_3227_p2);

assign add_ln703_138_fu_2072_p2 = (select_ln664_54_fu_1330_p3 + select_ln664_55_fu_1337_p3);

assign add_ln703_139_fu_2078_p2 = (select_ln664_56_fu_1344_p3 + select_ln664_57_fu_1351_p3);

assign add_ln703_13_fu_1540_p2 = (zext_ln703_27_fu_1536_p1 + zext_ln703_25_fu_1516_p1);

assign add_ln703_140_fu_2084_p2 = (add_ln703_139_fu_2078_p2 + ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6);

assign add_ln703_141_fu_2090_p2 = (add_ln703_140_fu_2084_p2 + add_ln703_138_fu_2072_p2);

assign add_ln703_142_fu_3264_p2 = (select_ln664_58_fu_2486_p3 + select_ln664_59_fu_2493_p3);

assign add_ln703_143_fu_3270_p2 = (select_ln664_61_fu_2507_p3 + select_ln664_62_fu_2514_p3);

assign add_ln703_144_fu_3276_p2 = (add_ln703_143_fu_3270_p2 + select_ln664_60_fu_2500_p3);

assign add_ln703_145_fu_3282_p2 = (add_ln703_144_fu_3276_p2 + add_ln703_142_fu_3264_p2);

assign add_ln703_146_fu_3288_p2 = (add_ln703_145_fu_3282_p2 + add_ln703_141_reg_4282);

assign add_ln703_147_fu_3293_p2 = (select_ln664_63_fu_2521_p3 + ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692);

assign add_ln703_148_fu_3299_p2 = (select_ln664_65_fu_2535_p3 + select_ln664_66_fu_2542_p3);

assign add_ln703_149_fu_3305_p2 = (add_ln703_148_fu_3299_p2 + select_ln664_64_fu_2528_p3);

assign add_ln703_14_fu_1550_p2 = (zext_ln703_28_fu_1546_p1 + add_ln703_9_fu_1504_p2);

assign add_ln703_150_fu_3311_p2 = (add_ln703_149_fu_3305_p2 + add_ln703_147_fu_3293_p2);

assign add_ln703_151_fu_3317_p2 = (select_ln664_68_fu_2556_p3 + select_ln664_69_fu_2563_p3);

assign add_ln703_152_fu_3323_p2 = (add_ln703_151_fu_3317_p2 + select_ln664_67_fu_2549_p3);

assign add_ln703_153_fu_3329_p2 = (select_ln664_71_fu_2577_p3 + src_kernel_win_0_va_451_fu_368);

assign add_ln703_154_fu_3335_p2 = (add_ln703_153_fu_3329_p2 + select_ln664_70_fu_2570_p3);

assign add_ln703_155_fu_3341_p2 = (add_ln703_154_fu_3335_p2 + add_ln703_152_fu_3323_p2);

assign add_ln703_156_fu_3347_p2 = (add_ln703_155_fu_3341_p2 + add_ln703_150_fu_3311_p2);

assign add_ln703_157_fu_3353_p2 = (add_ln703_156_fu_3347_p2 + add_ln703_146_fu_3288_p2);

assign add_ln703_158_fu_3359_p2 = (add_ln703_157_fu_3353_p2 + add_ln703_137_fu_3258_p2);

assign add_ln703_15_fu_1624_p2 = (zext_ln703_19_fu_1556_p1 + zext_ln703_20_fu_1560_p1);

assign add_ln703_16_fu_1630_p2 = (zext_ln703_29_fu_1564_p1 + zext_ln703_30_fu_1568_p1);

assign add_ln703_17_fu_1640_p2 = (zext_ln703_46_fu_1636_p1 + add_ln703_15_fu_1624_p2);

assign add_ln703_18_fu_1646_p2 = (zext_ln703_31_fu_1572_p1 + zext_ln703_32_fu_1576_p1);

assign add_ln703_19_fu_1656_p2 = (zext_ln703_33_fu_1580_p1 + zext_ln703_34_fu_1584_p1);

assign add_ln703_1_fu_1384_p2 = (zext_ln703_3_fu_1376_p1 + zext_ln703_4_fu_1380_p1);

assign add_ln703_20_fu_1666_p2 = (zext_ln703_48_fu_1662_p1 + zext_ln703_47_fu_1652_p1);

assign add_ln703_21_fu_1676_p2 = (zext_ln703_49_fu_1672_p1 + add_ln703_17_fu_1640_p2);

assign add_ln703_22_fu_1682_p2 = (zext_ln703_35_fu_1588_p1 + zext_ln703_38_fu_1592_p1);

assign add_ln703_23_fu_1692_p2 = (zext_ln703_39_fu_1596_p1 + zext_ln703_40_fu_1600_p1);

assign add_ln703_24_fu_1702_p2 = (zext_ln703_51_fu_1698_p1 + zext_ln703_50_fu_1688_p1);

assign add_ln703_25_fu_1712_p2 = (zext_ln703_41_fu_1604_p1 + zext_ln703_42_fu_1608_p1);

assign add_ln703_26_fu_1722_p2 = (zext_ln703_44_fu_1616_p1 + zext_ln703_45_fu_1620_p1);

assign add_ln703_27_fu_1732_p2 = (zext_ln703_54_fu_1728_p1 + zext_ln703_43_fu_1612_p1);

assign add_ln703_28_fu_1742_p2 = (zext_ln703_55_fu_1738_p1 + zext_ln703_53_fu_1718_p1);

assign add_ln703_29_fu_1752_p2 = (zext_ln703_56_fu_1748_p1 + zext_ln703_52_fu_1708_p1);

assign add_ln703_2_fu_1394_p2 = (zext_ln703_7_fu_1390_p1 + zext_ln703_2_fu_1372_p1);

assign add_ln703_30_fu_1762_p2 = (zext_ln703_57_fu_1758_p1 + add_ln703_21_fu_1676_p2);

assign add_ln703_31_fu_2672_p2 = (zext_ln703_36_fu_2584_p1 + zext_ln703_37_fu_2587_p1);

assign add_ln703_32_fu_2678_p2 = (zext_ln703_58_fu_2591_p1 + zext_ln703_59_fu_2595_p1);

assign add_ln703_33_fu_2688_p2 = (zext_ln703_91_fu_2684_p1 + add_ln703_31_fu_2672_p2);

assign add_ln703_34_fu_2694_p2 = (zext_ln703_60_fu_2599_p1 + zext_ln703_61_fu_2603_p1);

assign add_ln703_35_fu_2704_p2 = (zext_ln703_62_fu_2607_p1 + zext_ln703_63_fu_2611_p1);

assign add_ln703_36_fu_2714_p2 = (zext_ln703_93_fu_2710_p1 + zext_ln703_92_fu_2700_p1);

assign add_ln703_37_fu_2724_p2 = (zext_ln703_94_fu_2720_p1 + add_ln703_33_fu_2688_p2);

assign add_ln703_38_fu_2730_p2 = (zext_ln703_64_fu_2615_p1 + zext_ln703_65_fu_2619_p1);

assign add_ln703_39_fu_2740_p2 = (zext_ln703_66_fu_2623_p1 + zext_ln703_67_fu_2627_p1);

assign add_ln703_3_fu_1420_p2 = (zext_ln703_5_fu_1400_p1 + zext_ln703_6_fu_1404_p1);

assign add_ln703_40_fu_2750_p2 = (zext_ln703_96_fu_2746_p1 + zext_ln703_95_fu_2736_p1);

assign add_ln703_41_fu_2760_p2 = (zext_ln703_68_fu_2631_p1 + zext_ln703_71_fu_2635_p1);

assign add_ln703_42_fu_2770_p2 = (zext_ln703_72_fu_2639_p1 + zext_ln703_73_fu_2643_p1);

assign add_ln703_43_fu_2780_p2 = (zext_ln703_99_fu_2776_p1 + zext_ln703_98_fu_2766_p1);

assign add_ln703_44_fu_2790_p2 = (zext_ln703_100_fu_2786_p1 + zext_ln703_97_fu_2756_p1);

assign add_ln703_45_fu_2800_p2 = (zext_ln703_101_fu_2796_p1 + add_ln703_37_fu_2724_p2);

assign add_ln703_46_fu_2806_p2 = (zext_ln703_74_fu_2647_p1 + zext_ln703_75_fu_2650_p1);

assign add_ln703_47_fu_2816_p2 = (zext_ln703_76_fu_2653_p1 + zext_ln703_77_fu_2656_p1);

assign add_ln703_48_fu_2826_p2 = (zext_ln703_103_fu_2822_p1 + zext_ln703_102_fu_2812_p1);

assign add_ln703_49_fu_2836_p2 = (zext_ln703_78_fu_2659_p1 + zext_ln703_79_fu_2662_p1);

assign add_ln703_4_fu_1426_p2 = (zext_ln703_9_fu_1412_p1 + zext_ln703_12_fu_1416_p1);

assign add_ln703_50_fu_2846_p2 = (zext_ln703_80_fu_2665_p1 + zext_ln703_81_fu_2669_p1);

assign add_ln703_51_fu_2856_p2 = (zext_ln703_106_fu_2852_p1 + zext_ln703_105_fu_2842_p1);

assign add_ln703_52_fu_2866_p2 = (zext_ln703_107_fu_2862_p1 + zext_ln703_104_fu_2832_p1);

assign add_ln703_53_fu_1804_p2 = (zext_ln703_82_fu_1768_p1 + zext_ln703_83_fu_1772_p1);

assign add_ln703_54_fu_1814_p2 = (zext_ln703_84_fu_1776_p1 + zext_ln703_85_fu_1780_p1);

assign add_ln703_55_fu_1824_p2 = (zext_ln703_110_fu_1820_p1 + zext_ln703_109_fu_1810_p1);

assign add_ln703_56_fu_1834_p2 = (zext_ln703_86_fu_1784_p1 + zext_ln703_87_fu_1788_p1);

assign add_ln703_57_fu_1844_p2 = (zext_ln703_89_fu_1796_p1 + zext_ln703_90_fu_1800_p1);

assign add_ln703_58_fu_1854_p2 = (zext_ln703_113_fu_1850_p1 + zext_ln703_88_fu_1792_p1);

assign add_ln703_59_fu_1864_p2 = (zext_ln703_114_fu_1860_p1 + zext_ln703_112_fu_1840_p1);

assign add_ln703_5_fu_1436_p2 = (zext_ln703_13_fu_1432_p1 + zext_ln703_8_fu_1408_p1);

assign add_ln703_60_fu_1874_p2 = (zext_ln703_115_fu_1870_p1 + zext_ln703_111_fu_1830_p1);

assign add_ln703_61_fu_2879_p2 = (zext_ln703_116_fu_2876_p1 + zext_ln703_108_fu_2872_p1);

assign add_ln703_62_fu_2889_p2 = (zext_ln703_117_fu_2885_p1 + add_ln703_45_fu_2800_p2);

assign add_ln703_63_fu_2966_p2 = (zext_ln703_69_fu_2895_p1 + zext_ln703_70_fu_2899_p1);

assign add_ln703_64_fu_2972_p2 = (zext_ln703_118_fu_2902_p1 + zext_ln703_119_fu_2906_p1);

assign add_ln703_65_fu_2982_p2 = (zext_ln703_134_fu_2978_p1 + add_ln703_63_fu_2966_p2);

assign add_ln703_66_fu_2988_p2 = (zext_ln703_120_fu_2910_p1 + zext_ln703_121_fu_2914_p1);

assign add_ln703_67_fu_2998_p2 = (zext_ln703_123_fu_2922_p1 + zext_ln703_124_fu_2926_p1);

assign add_ln703_68_fu_3008_p2 = (zext_ln703_136_fu_3004_p1 + zext_ln703_122_fu_2918_p1);

assign add_ln703_69_fu_3018_p2 = (zext_ln703_137_fu_3014_p1 + zext_ln703_135_fu_2994_p1);

assign add_ln703_6_fu_1446_p2 = (zext_ln703_14_fu_1442_p1 + add_ln703_3_fu_1420_p2);

assign add_ln703_70_fu_3028_p2 = (zext_ln703_138_fu_3024_p1 + add_ln703_65_fu_2982_p2);

assign add_ln703_71_fu_3034_p2 = (zext_ln703_125_fu_2930_p1 + zext_ln703_126_fu_2934_p1);

assign add_ln703_72_fu_3044_p2 = (zext_ln703_127_fu_2938_p1 + zext_ln703_128_fu_2942_p1);

assign add_ln703_73_fu_3054_p2 = (zext_ln703_140_fu_3050_p1 + zext_ln703_139_fu_3040_p1);

assign add_ln703_74_fu_3064_p2 = (zext_ln703_129_fu_2946_p1 + zext_ln703_130_fu_2950_p1);

assign add_ln703_75_fu_3074_p2 = (zext_ln703_132_fu_2958_p1 + zext_ln703_133_fu_2962_p1);

assign add_ln703_76_fu_3084_p2 = (zext_ln703_143_fu_3080_p1 + zext_ln703_131_fu_2954_p1);

assign add_ln703_77_fu_3094_p2 = (zext_ln703_144_fu_3090_p1 + zext_ln703_142_fu_3070_p1);

assign add_ln703_78_fu_3104_p2 = (zext_ln703_145_fu_3100_p1 + zext_ln703_141_fu_3060_p1);

assign add_ln703_7_fu_1488_p2 = (zext_ln703_10_fu_1452_p1 + zext_ln703_11_fu_1456_p1);

assign add_ln703_80_fu_1880_p2 = (select_ln664_1_fu_1050_p3 + select_ln664_fu_1043_p3);

assign add_ln703_81_fu_1886_p2 = (select_ln664_3_fu_1064_p3 + select_ln664_4_fu_1071_p3);

assign add_ln703_82_fu_1892_p2 = (add_ln703_81_fu_1886_p2 + select_ln664_2_fu_1057_p3);

assign add_ln703_83_fu_1898_p2 = (add_ln703_82_fu_1892_p2 + add_ln703_80_fu_1880_p2);

assign add_ln703_84_fu_1904_p2 = (select_ln664_5_fu_1078_p3 + select_ln664_6_fu_1085_p3);

assign add_ln703_85_fu_1910_p2 = (ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6 + select_ln664_8_fu_1099_p3);

assign add_ln703_86_fu_1916_p2 = (add_ln703_85_fu_1910_p2 + select_ln664_7_fu_1092_p3);

assign add_ln703_87_fu_1922_p2 = (add_ln703_86_fu_1916_p2 + add_ln703_84_fu_1904_p2);

assign add_ln703_88_fu_1928_p2 = (add_ln703_87_fu_1922_p2 + add_ln703_83_fu_1898_p2);

assign add_ln703_89_fu_1934_p2 = (select_ln664_9_fu_1106_p3 + select_ln664_10_fu_1113_p3);

assign add_ln703_8_fu_1494_p2 = (zext_ln703_15_fu_1460_p1 + zext_ln703_16_fu_1464_p1);

assign add_ln703_90_fu_1940_p2 = (select_ln664_12_fu_1127_p3 + select_ln664_13_fu_1134_p3);

assign add_ln703_91_fu_1946_p2 = (add_ln703_90_fu_1940_p2 + select_ln664_11_fu_1120_p3);

assign add_ln703_92_fu_1952_p2 = (add_ln703_91_fu_1946_p2 + add_ln703_89_fu_1934_p2);

assign add_ln703_93_fu_1958_p2 = (select_ln664_14_fu_1141_p3 + select_ln664_15_fu_1148_p3);

assign add_ln703_94_fu_1964_p2 = (select_ln664_16_fu_1155_p3 + select_ln664_17_fu_1162_p3);

assign add_ln703_95_fu_1970_p2 = (add_ln703_94_fu_1964_p2 + ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6);

assign add_ln703_96_fu_1976_p2 = (add_ln703_95_fu_1970_p2 + add_ln703_93_fu_1958_p2);

assign add_ln703_97_fu_1982_p2 = (add_ln703_96_fu_1976_p2 + add_ln703_92_fu_1952_p2);

assign add_ln703_98_fu_1988_p2 = (add_ln703_97_fu_1982_p2 + add_ln703_88_fu_1928_p2);

assign add_ln703_99_fu_1994_p2 = (select_ln664_18_fu_1169_p3 + select_ln664_19_fu_1176_p3);

assign add_ln703_9_fu_1504_p2 = (zext_ln703_24_fu_1500_p1 + add_ln703_7_fu_1488_p2);

assign add_ln703_fu_1366_p2 = (zext_ln703_fu_1358_p1 + zext_ln703_1_fu_1362_p1);

assign and_ln632_fu_766_p2 = (icmp_ln887_reg_4001 & icmp_ln887_1_fu_760_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((or_ln676_reg_4123_pp0_iter1_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op149_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((or_ln676_reg_4123_pp0_iter1_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op149_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((or_ln676_reg_4123_pp0_iter1_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op149_read_state4 == 1'b1)));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((p_src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op149_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = ((or_ln676_reg_4123_pp0_iter1_reg == 1'd0) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_127 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_389 = ((icmp_ln626_reg_4021 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_676 = ((icmp_ln887_1_reg_4030 == 1'd1) & (icmp_ln626_reg_4021 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_col_buf_0_val_0_0_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_455_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_456_reg_666 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_457_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter0_src_kernel_win_0_va_459_reg_692 = 'bx;

assign ap_phi_reg_pp0_iter1_p_049_6_i_0_reg_640 = 'bx;

assign ap_phi_reg_pp0_iter1_src_kernel_win_0_va_452_reg_592 = 'bx;

assign ap_phi_reg_pp0_iter1_src_kernel_win_0_va_453_reg_604 = 'bx;

assign ap_phi_reg_pp0_iter1_src_kernel_win_0_va_454_reg_616 = 'bx;

assign ap_phi_reg_pp0_iter1_src_kernel_win_0_va_458_reg_628 = 'bx;

always @ (*) begin
    ap_predicate_op149_read_state4 = ((1'd1 == and_ln632_reg_4043) & (icmp_ln626_reg_4021 == 1'd0));
end

assign col_buf_0_val_0_0_3_fu_889_p3 = ((icmp_ln887_reg_4001[0:0] === 1'b1) ? ap_phi_mux_col_buf_0_val_0_0_phi_fu_584_p4 : 16'd0);

assign i_V_fu_711_p2 = (t_V_reg_559 + 9'd1);

assign icmp_ln625_fu_705_p2 = ((t_V_reg_559 == 9'd274) ? 1'b1 : 1'b0);

assign icmp_ln626_fu_748_p2 = ((t_V_7_reg_570 == 9'd484) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_771_p2 = ((t_V_7_reg_570 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_723_p2 = ((t_V_reg_559 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_760_p2 = ((t_V_7_reg_570 < 9'd480) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_717_p2 = ((t_V_reg_559 < 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln891_13_fu_787_p2 = ((tmp_58_fu_777_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_739_p2 = ((tmp_fu_729_p4 == 7'd0) ? 1'b1 : 1'b0);

assign j_V_fu_754_p2 = (t_V_7_reg_570 + 9'd1);

assign k_buf_0_val_0_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_1_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_2_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_3_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_4_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_5_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_6_address0 = zext_ln835_fu_798_p1;

assign k_buf_0_val_7_address0 = zext_ln835_fu_798_p1;

assign or_ln676_fu_793_p2 = (icmp_ln891_reg_4011 | icmp_ln891_13_fu_787_p2);

assign overflow_fu_3381_p2 = ((tmp_15_fu_3371_p4 != 7'd0) ? 1'b1 : 1'b0);

assign p_Val2_54_fu_3365_p2 = (add_ln703_158_fu_3359_p2 + add_ln703_118_fu_3177_p2);

assign p_Val2_s_fu_3114_p2 = (zext_ln703_146_fu_3110_p1 + add_ln703_70_fu_3028_p2);

assign p_dst_data_stream_V_din = ((overflow_fu_3381_p2[0:0] === 1'b1) ? 16'd65535 : p_Val2_54_fu_3365_p2);

assign select_ln664_10_fu_1113_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_440_fu_324);

assign select_ln664_11_fu_1120_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_439_fu_320);

assign select_ln664_12_fu_1127_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_438_fu_316);

assign select_ln664_13_fu_1134_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_437_fu_312);

assign select_ln664_14_fu_1141_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_436_fu_308);

assign select_ln664_15_fu_1148_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_435_fu_304);

assign select_ln664_16_fu_1155_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_434_fu_300);

assign select_ln664_17_fu_1162_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_433_fu_296);

assign select_ln664_18_fu_1169_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_432_fu_292);

assign select_ln664_19_fu_1176_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_431_fu_288);

assign select_ln664_1_fu_1050_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_449_fu_360);

assign select_ln664_20_fu_1183_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_430_fu_284);

assign select_ln664_21_fu_1190_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_429_fu_280);

assign select_ln664_22_fu_1197_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_428_fu_276);

assign select_ln664_23_fu_1204_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_427_fu_272);

assign select_ln664_24_fu_1211_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_426_fu_268);

assign select_ln664_25_fu_1218_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_425_fu_264);

assign select_ln664_26_fu_1225_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_424_fu_260);

assign select_ln664_27_fu_1232_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_423_fu_256);

assign select_ln664_28_fu_1239_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_src_kernel_win_0_va_503);

assign select_ln664_29_fu_2395_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_421_fu_248);

assign select_ln664_2_fu_1057_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_448_fu_356);

assign select_ln664_30_fu_2402_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_420_fu_244);

assign select_ln664_31_fu_2409_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_419_fu_240);

assign select_ln664_32_fu_2416_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_418_fu_236);

assign select_ln664_33_fu_2423_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_417_fu_232);

assign select_ln664_34_fu_2430_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_416_fu_228);

assign select_ln664_35_fu_2437_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_415_fu_224);

assign select_ln664_36_fu_2444_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_414_fu_220);

assign select_ln664_37_fu_2451_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_413_fu_216);

assign select_ln664_38_fu_2458_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_412_fu_212);

assign select_ln664_39_fu_2465_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_411_fu_208);

assign select_ln664_3_fu_1064_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_447_fu_352);

assign select_ln664_40_fu_2472_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_410_fu_204);

assign select_ln664_41_fu_2479_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_409_fu_200);

assign select_ln664_42_fu_1246_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_408_fu_196);

assign select_ln664_43_fu_1253_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_407_fu_192);

assign select_ln664_44_fu_1260_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_406_fu_188);

assign select_ln664_45_fu_1267_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_405_fu_184);

assign select_ln664_46_fu_1274_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_404_fu_180);

assign select_ln664_47_fu_1281_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_src_kernel_win_0_va_484);

assign select_ln664_48_fu_1288_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_402_fu_172);

assign select_ln664_49_fu_1295_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_401_fu_168);

assign select_ln664_4_fu_1071_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_446_fu_348);

assign select_ln664_50_fu_1302_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_400_fu_164);

assign select_ln664_51_fu_1309_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_399_fu_160);

assign select_ln664_52_fu_1316_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_398_fu_156);

assign select_ln664_53_fu_1323_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_397_fu_152);

assign select_ln664_54_fu_1330_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_396_fu_148);

assign select_ln664_55_fu_1337_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_395_fu_144);

assign select_ln664_56_fu_1344_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_394_fu_140);

assign select_ln664_57_fu_1351_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : ap_sig_allocacmp_src_kernel_win_0_va_474);

assign select_ln664_58_fu_2486_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_392_fu_132);

assign select_ln664_59_fu_2493_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_391_fu_128);

assign select_ln664_5_fu_1078_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_445_fu_344);

assign select_ln664_60_fu_2500_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_390_fu_124);

assign select_ln664_61_fu_2507_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_389_fu_120);

assign select_ln664_62_fu_2514_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_388_fu_116);

assign select_ln664_63_fu_2521_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_387_fu_112);

assign select_ln664_64_fu_2528_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_386_fu_108);

assign select_ln664_65_fu_2535_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_385_fu_104);

assign select_ln664_66_fu_2542_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_384_fu_100);

assign select_ln664_67_fu_2549_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_383_fu_96);

assign select_ln664_68_fu_2556_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_382_fu_92);

assign select_ln664_69_fu_2563_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_381_fu_88);

assign select_ln664_6_fu_1085_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_444_fu_340);

assign select_ln664_70_fu_2570_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_380_fu_84);

assign select_ln664_71_fu_2577_p3 = ((icmp_ln879_1_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_fu_80);

assign select_ln664_7_fu_1092_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_443_fu_336);

assign select_ln664_8_fu_1099_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_442_fu_332);

assign select_ln664_9_fu_1106_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_441_fu_328);

assign select_ln664_fu_1043_p3 = ((icmp_ln879_1_reg_4047[0:0] === 1'b1) ? 16'd0 : src_kernel_win_0_va_450_fu_364);

assign select_ln887_1_fu_822_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_6_q0 : 16'd0);

assign select_ln887_2_fu_831_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_5_q0 : 16'd0);

assign select_ln887_3_fu_840_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_4_q0 : 16'd0);

assign select_ln887_4_fu_847_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_3_q0 : 16'd0);

assign select_ln887_5_fu_854_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_2_q0 : 16'd0);

assign select_ln887_6_fu_861_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_1_q0 : 16'd0);

assign select_ln887_7_fu_870_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_0_q0 : 16'd0);

assign select_ln887_8_fu_877_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? src_kernel_win_0_va_451_fu_368 : 16'd0);

assign select_ln887_fu_813_p3 = ((icmp_ln887_1_reg_4030[0:0] === 1'b1) ? k_buf_0_val_7_q0 : 16'd0);

assign tmp_15_fu_3371_p4 = {{p_Val2_s_fu_3114_p2[22:16]}};

assign tmp_58_fu_777_p4 = {{t_V_7_reg_570[8:2]}};

assign tmp_fu_729_p4 = {{t_V_reg_559[8:2]}};

assign zext_ln703_100_fu_2786_p1 = add_ln703_43_fu_2780_p2;

assign zext_ln703_101_fu_2796_p1 = add_ln703_44_fu_2790_p2;

assign zext_ln703_102_fu_2812_p1 = add_ln703_46_fu_2806_p2;

assign zext_ln703_103_fu_2822_p1 = add_ln703_47_fu_2816_p2;

assign zext_ln703_104_fu_2832_p1 = add_ln703_48_fu_2826_p2;

assign zext_ln703_105_fu_2842_p1 = add_ln703_49_fu_2836_p2;

assign zext_ln703_106_fu_2852_p1 = add_ln703_50_fu_2846_p2;

assign zext_ln703_107_fu_2862_p1 = add_ln703_51_fu_2856_p2;

assign zext_ln703_108_fu_2872_p1 = add_ln703_52_fu_2866_p2;

assign zext_ln703_109_fu_1810_p1 = add_ln703_53_fu_1804_p2;

assign zext_ln703_10_fu_1452_p1 = add_ln703_6_fu_1446_p2;

assign zext_ln703_110_fu_1820_p1 = add_ln703_54_fu_1814_p2;

assign zext_ln703_111_fu_1830_p1 = add_ln703_55_fu_1824_p2;

assign zext_ln703_112_fu_1840_p1 = add_ln703_56_fu_1834_p2;

assign zext_ln703_113_fu_1850_p1 = add_ln703_57_fu_1844_p2;

assign zext_ln703_114_fu_1860_p1 = add_ln703_58_fu_1854_p2;

assign zext_ln703_115_fu_1870_p1 = add_ln703_59_fu_1864_p2;

assign zext_ln703_116_fu_2876_p1 = add_ln703_60_reg_4252;

assign zext_ln703_117_fu_2885_p1 = add_ln703_61_fu_2879_p2;

assign zext_ln703_118_fu_2902_p1 = select_ln664_58_fu_2486_p3;

assign zext_ln703_119_fu_2906_p1 = select_ln664_59_fu_2493_p3;

assign zext_ln703_11_fu_1456_p1 = ap_phi_mux_src_kernel_win_0_va_452_phi_fu_595_p6;

assign zext_ln703_120_fu_2910_p1 = select_ln664_60_fu_2500_p3;

assign zext_ln703_121_fu_2914_p1 = select_ln664_61_fu_2507_p3;

assign zext_ln703_122_fu_2918_p1 = select_ln664_62_fu_2514_p3;

assign zext_ln703_123_fu_2922_p1 = select_ln664_63_fu_2521_p3;

assign zext_ln703_124_fu_2926_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_459_reg_692;

assign zext_ln703_125_fu_2930_p1 = select_ln664_64_fu_2528_p3;

assign zext_ln703_126_fu_2934_p1 = select_ln664_65_fu_2535_p3;

assign zext_ln703_127_fu_2938_p1 = select_ln664_66_fu_2542_p3;

assign zext_ln703_128_fu_2942_p1 = select_ln664_67_fu_2549_p3;

assign zext_ln703_129_fu_2946_p1 = select_ln664_68_fu_2556_p3;

assign zext_ln703_12_fu_1416_p1 = select_ln664_7_fu_1092_p3;

assign zext_ln703_130_fu_2950_p1 = select_ln664_69_fu_2563_p3;

assign zext_ln703_131_fu_2954_p1 = select_ln664_70_fu_2570_p3;

assign zext_ln703_132_fu_2958_p1 = select_ln664_71_fu_2577_p3;

assign zext_ln703_133_fu_2962_p1 = src_kernel_win_0_va_451_fu_368;

assign zext_ln703_134_fu_2978_p1 = add_ln703_64_fu_2972_p2;

assign zext_ln703_135_fu_2994_p1 = add_ln703_66_fu_2988_p2;

assign zext_ln703_136_fu_3004_p1 = add_ln703_67_fu_2998_p2;

assign zext_ln703_137_fu_3014_p1 = add_ln703_68_fu_3008_p2;

assign zext_ln703_138_fu_3024_p1 = add_ln703_69_fu_3018_p2;

assign zext_ln703_139_fu_3040_p1 = add_ln703_71_fu_3034_p2;

assign zext_ln703_13_fu_1432_p1 = add_ln703_4_fu_1426_p2;

assign zext_ln703_140_fu_3050_p1 = add_ln703_72_fu_3044_p2;

assign zext_ln703_141_fu_3060_p1 = add_ln703_73_fu_3054_p2;

assign zext_ln703_142_fu_3070_p1 = add_ln703_74_fu_3064_p2;

assign zext_ln703_143_fu_3080_p1 = add_ln703_75_fu_3074_p2;

assign zext_ln703_144_fu_3090_p1 = add_ln703_76_fu_3084_p2;

assign zext_ln703_145_fu_3100_p1 = add_ln703_77_fu_3094_p2;

assign zext_ln703_146_fu_3110_p1 = add_ln703_78_fu_3104_p2;

assign zext_ln703_14_fu_1442_p1 = add_ln703_5_fu_1436_p2;

assign zext_ln703_15_fu_1460_p1 = select_ln664_8_fu_1099_p3;

assign zext_ln703_16_fu_1464_p1 = select_ln664_9_fu_1106_p3;

assign zext_ln703_17_fu_1468_p1 = select_ln664_10_fu_1113_p3;

assign zext_ln703_18_fu_1472_p1 = select_ln664_11_fu_1120_p3;

assign zext_ln703_19_fu_1556_p1 = add_ln703_14_fu_1550_p2;

assign zext_ln703_1_fu_1362_p1 = select_ln664_1_fu_1050_p3;

assign zext_ln703_20_fu_1560_p1 = select_ln664_15_fu_1148_p3;

assign zext_ln703_21_fu_1476_p1 = select_ln664_12_fu_1127_p3;

assign zext_ln703_22_fu_1480_p1 = select_ln664_13_fu_1134_p3;

assign zext_ln703_23_fu_1484_p1 = select_ln664_14_fu_1141_p3;

assign zext_ln703_24_fu_1500_p1 = add_ln703_8_fu_1494_p2;

assign zext_ln703_25_fu_1516_p1 = add_ln703_10_fu_1510_p2;

assign zext_ln703_26_fu_1526_p1 = add_ln703_11_fu_1520_p2;

assign zext_ln703_27_fu_1536_p1 = add_ln703_12_fu_1530_p2;

assign zext_ln703_28_fu_1546_p1 = add_ln703_13_fu_1540_p2;

assign zext_ln703_29_fu_1564_p1 = ap_phi_mux_src_kernel_win_0_va_453_phi_fu_607_p6;

assign zext_ln703_2_fu_1372_p1 = add_ln703_fu_1366_p2;

assign zext_ln703_30_fu_1568_p1 = select_ln664_16_fu_1155_p3;

assign zext_ln703_31_fu_1572_p1 = select_ln664_17_fu_1162_p3;

assign zext_ln703_32_fu_1576_p1 = select_ln664_18_fu_1169_p3;

assign zext_ln703_33_fu_1580_p1 = select_ln664_19_fu_1176_p3;

assign zext_ln703_34_fu_1584_p1 = select_ln664_20_fu_1183_p3;

assign zext_ln703_35_fu_1588_p1 = select_ln664_21_fu_1190_p3;

assign zext_ln703_36_fu_2584_p1 = add_ln703_30_reg_4247;

assign zext_ln703_37_fu_2587_p1 = select_ln664_29_fu_2395_p3;

assign zext_ln703_38_fu_1592_p1 = select_ln664_22_fu_1197_p3;

assign zext_ln703_39_fu_1596_p1 = select_ln664_23_fu_1204_p3;

assign zext_ln703_3_fu_1376_p1 = select_ln664_2_fu_1057_p3;

assign zext_ln703_40_fu_1600_p1 = ap_phi_mux_src_kernel_win_0_va_454_phi_fu_619_p6;

assign zext_ln703_41_fu_1604_p1 = select_ln664_24_fu_1211_p3;

assign zext_ln703_42_fu_1608_p1 = select_ln664_25_fu_1218_p3;

assign zext_ln703_43_fu_1612_p1 = select_ln664_26_fu_1225_p3;

assign zext_ln703_44_fu_1616_p1 = select_ln664_27_fu_1232_p3;

assign zext_ln703_45_fu_1620_p1 = select_ln664_28_fu_1239_p3;

assign zext_ln703_46_fu_1636_p1 = add_ln703_16_fu_1630_p2;

assign zext_ln703_47_fu_1652_p1 = add_ln703_18_fu_1646_p2;

assign zext_ln703_48_fu_1662_p1 = add_ln703_19_fu_1656_p2;

assign zext_ln703_49_fu_1672_p1 = add_ln703_20_fu_1666_p2;

assign zext_ln703_4_fu_1380_p1 = select_ln664_3_fu_1064_p3;

assign zext_ln703_50_fu_1688_p1 = add_ln703_22_fu_1682_p2;

assign zext_ln703_51_fu_1698_p1 = add_ln703_23_fu_1692_p2;

assign zext_ln703_52_fu_1708_p1 = add_ln703_24_fu_1702_p2;

assign zext_ln703_53_fu_1718_p1 = add_ln703_25_fu_1712_p2;

assign zext_ln703_54_fu_1728_p1 = add_ln703_26_fu_1722_p2;

assign zext_ln703_55_fu_1738_p1 = add_ln703_27_fu_1732_p2;

assign zext_ln703_56_fu_1748_p1 = add_ln703_28_fu_1742_p2;

assign zext_ln703_57_fu_1758_p1 = add_ln703_29_fu_1752_p2;

assign zext_ln703_58_fu_2591_p1 = select_ln664_30_fu_2402_p3;

assign zext_ln703_59_fu_2595_p1 = select_ln664_31_fu_2409_p3;

assign zext_ln703_5_fu_1400_p1 = add_ln703_2_fu_1394_p2;

assign zext_ln703_60_fu_2599_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_455_reg_653;

assign zext_ln703_61_fu_2603_p1 = select_ln664_32_fu_2416_p3;

assign zext_ln703_62_fu_2607_p1 = select_ln664_33_fu_2423_p3;

assign zext_ln703_63_fu_2611_p1 = select_ln664_34_fu_2430_p3;

assign zext_ln703_64_fu_2615_p1 = select_ln664_35_fu_2437_p3;

assign zext_ln703_65_fu_2619_p1 = select_ln664_36_fu_2444_p3;

assign zext_ln703_66_fu_2623_p1 = select_ln664_37_fu_2451_p3;

assign zext_ln703_67_fu_2627_p1 = select_ln664_38_fu_2458_p3;

assign zext_ln703_68_fu_2631_p1 = select_ln664_39_fu_2465_p3;

assign zext_ln703_69_fu_2895_p1 = add_ln703_62_fu_2889_p2;

assign zext_ln703_6_fu_1404_p1 = select_ln664_4_fu_1071_p3;

assign zext_ln703_70_fu_2899_p1 = select_ln664_57_reg_4242;

assign zext_ln703_71_fu_2635_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_456_reg_666;

assign zext_ln703_72_fu_2639_p1 = select_ln664_40_fu_2472_p3;

assign zext_ln703_73_fu_2643_p1 = select_ln664_41_fu_2479_p3;

assign zext_ln703_74_fu_2647_p1 = select_ln664_42_reg_4199;

assign zext_ln703_75_fu_2650_p1 = select_ln664_43_reg_4206;

assign zext_ln703_76_fu_2653_p1 = select_ln664_44_reg_4212;

assign zext_ln703_77_fu_2656_p1 = select_ln664_45_reg_4218;

assign zext_ln703_78_fu_2659_p1 = select_ln664_46_reg_4224;

assign zext_ln703_79_fu_2662_p1 = select_ln664_47_reg_4230;

assign zext_ln703_7_fu_1390_p1 = add_ln703_1_fu_1384_p2;

assign zext_ln703_80_fu_2665_p1 = ap_phi_reg_pp0_iter2_src_kernel_win_0_va_457_reg_679;

assign zext_ln703_81_fu_2669_p1 = select_ln664_48_reg_4236;

assign zext_ln703_82_fu_1768_p1 = select_ln664_49_fu_1295_p3;

assign zext_ln703_83_fu_1772_p1 = select_ln664_50_fu_1302_p3;

assign zext_ln703_84_fu_1776_p1 = select_ln664_51_fu_1309_p3;

assign zext_ln703_85_fu_1780_p1 = select_ln664_52_fu_1316_p3;

assign zext_ln703_86_fu_1784_p1 = select_ln664_53_fu_1323_p3;

assign zext_ln703_87_fu_1788_p1 = select_ln664_54_fu_1330_p3;

assign zext_ln703_88_fu_1792_p1 = select_ln664_55_fu_1337_p3;

assign zext_ln703_89_fu_1796_p1 = ap_phi_mux_src_kernel_win_0_va_458_phi_fu_631_p6;

assign zext_ln703_8_fu_1408_p1 = select_ln664_5_fu_1078_p3;

assign zext_ln703_90_fu_1800_p1 = select_ln664_56_fu_1344_p3;

assign zext_ln703_91_fu_2684_p1 = add_ln703_32_fu_2678_p2;

assign zext_ln703_92_fu_2700_p1 = add_ln703_34_fu_2694_p2;

assign zext_ln703_93_fu_2710_p1 = add_ln703_35_fu_2704_p2;

assign zext_ln703_94_fu_2720_p1 = add_ln703_36_fu_2714_p2;

assign zext_ln703_95_fu_2736_p1 = add_ln703_38_fu_2730_p2;

assign zext_ln703_96_fu_2746_p1 = add_ln703_39_fu_2740_p2;

assign zext_ln703_97_fu_2756_p1 = add_ln703_40_fu_2750_p2;

assign zext_ln703_98_fu_2766_p1 = add_ln703_41_fu_2760_p2;

assign zext_ln703_99_fu_2776_p1 = add_ln703_42_fu_2770_p2;

assign zext_ln703_9_fu_1412_p1 = select_ln664_6_fu_1085_p3;

assign zext_ln703_fu_1358_p1 = select_ln664_fu_1043_p3;

assign zext_ln835_fu_798_p1 = t_V_7_reg_570;

endmodule //Filter2D
