Analysis & Synthesis report for CircuitoDigital
Mon May  4 11:25:20 2015
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon May  4 11:25:20 2015    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; CircuitoDigital                          ;
; Top-level Entity Name       ; CircuitoDigital                          ;
; Family                      ; ACEX1K                                   ;
; Total logic elements        ; 54                                       ;
; Total pins                  ; 30                                       ;
; Total memory bits           ; 0                                        ;
; Total PLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                      ;
+----------------------------------------------------------------+-----------------+-----------------+
; Option                                                         ; Setting         ; Default Value   ;
+----------------------------------------------------------------+-----------------+-----------------+
; Device                                                         ; EP1K100QC208-3  ;                 ;
; Top-level entity name                                          ; CircuitoDigital ; CircuitoDigital ;
; Family name                                                    ; ACEX1K          ; Stratix II      ;
; Use Generated Physical Constraints File                        ; Off             ;                 ;
; Use smart compilation                                          ; Off             ; Off             ;
; Create Debugging Nodes for IP Cores                            ; Off             ; Off             ;
; Preserve fewer node names                                      ; On              ; On              ;
; Disable OpenCore Plus hardware evaluation                      ; Off             ; Off             ;
; Verilog Version                                                ; Verilog_2001    ; Verilog_2001    ;
; VHDL Version                                                   ; VHDL93          ; VHDL93          ;
; State Machine Processing                                       ; Auto            ; Auto            ;
; Safe State Machine                                             ; Off             ; Off             ;
; Extract Verilog State Machines                                 ; On              ; On              ;
; Extract VHDL State Machines                                    ; On              ; On              ;
; Ignore Verilog initial constructs                              ; Off             ; Off             ;
; Iteration limit for constant Verilog loops                     ; 5000            ; 5000            ;
; Iteration limit for non-constant Verilog loops                 ; 250             ; 250             ;
; Add Pass-Through Logic to Inferred RAMs                        ; On              ; On              ;
; Parallel Synthesis                                             ; Off             ; Off             ;
; NOT Gate Push-Back                                             ; On              ; On              ;
; Power-Up Don't Care                                            ; On              ; On              ;
; Remove Redundant Logic Cells                                   ; Off             ; Off             ;
; Remove Duplicate Registers                                     ; On              ; On              ;
; Ignore CARRY Buffers                                           ; Off             ; Off             ;
; Ignore CASCADE Buffers                                         ; Off             ; Off             ;
; Ignore GLOBAL Buffers                                          ; Off             ; Off             ;
; Ignore ROW GLOBAL Buffers                                      ; Off             ; Off             ;
; Ignore LCELL Buffers                                           ; Off             ; Off             ;
; Ignore SOFT Buffers                                            ; On              ; On              ;
; Limit AHDL Integers to 32 Bits                                 ; Off             ; Off             ;
; Auto Implement in ROM                                          ; Off             ; Off             ;
; Optimization Technique                                         ; Area            ; Area            ;
; Carry Chain Length                                             ; 32              ; 32              ;
; Cascade Chain Length                                           ; 2               ; 2               ;
; Auto Carry Chains                                              ; On              ; On              ;
; Auto Open-Drain Pins                                           ; On              ; On              ;
; Auto ROM Replacement                                           ; On              ; On              ;
; Auto RAM Replacement                                           ; On              ; On              ;
; Auto Clock Enable Replacement                                  ; On              ; On              ;
; Strict RAM Replacement                                         ; Off             ; Off             ;
; Auto Resource Sharing                                          ; Off             ; Off             ;
; Allow Any RAM Size For Recognition                             ; Off             ; Off             ;
; Allow Any ROM Size For Recognition                             ; Off             ; Off             ;
; Use LogicLock Constraints during Resource Balancing            ; On              ; On              ;
; Ignore translate_off and synthesis_off directives              ; Off             ; Off             ;
; Show Parameter Settings Tables in Synthesis Report             ; On              ; On              ;
; HDL message level                                              ; Level2          ; Level2          ;
; Suppress Register Optimization Related Messages                ; Off             ; Off             ;
; Number of Removed Registers Reported in Synthesis Report       ; 100             ; 100             ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100             ; 100             ;
; Block Design Naming                                            ; Auto            ; Auto            ;
; Synthesis Effort                                               ; Auto            ; Auto            ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On              ; On              ;
; Analysis & Synthesis Message Level                             ; Medium          ; Medium          ;
+----------------------------------------------------------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; CircuitoDigital.bdf              ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/CircuitoDigital.bdf       ;
; ControleLeds.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/ControleLeds.bdf          ;
; DivisorFrequencia.bdf            ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/DivisorFrequencia.bdf     ;
; mux8x4.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/mux8x4.bdf                ;
; PBL1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/PBL1.bdf                  ;
; PBL1-2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/PBL1-2.bdf                ;
; OriginalA.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalA.bdf             ;
; OriginalB.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalB.bdf             ;
; OriginalC.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalC.bdf             ;
; OriginalD.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalD.bdf             ;
; OriginalE.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalE.bdf             ;
; OriginalF.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalF.bdf             ;
; OriginalG.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/OriginalG.bdf             ;
; MultiplexadorComplexo.bdf        ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/MultiplexadorComplexo.bdf ;
; Seletor.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /media/RENATO 8GB/PBL/CircuitoDigital/Seletor.bdf               ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 54         ;
; Total combinational functions  ; 54         ;
;     -- Total 4-input functions ; 29         ;
;     -- Total 3-input functions ; 7          ;
;     -- Total 2-input functions ; 1          ;
;     -- Total 1-input functions ; 17         ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 17         ;
; I/O pins                       ; 30         ;
; Maximum fan-out node           ; L4         ;
; Maximum fan-out                ; 13         ;
; Total fan-out                  ; 196        ;
; Average fan-out                ; 2.33       ;
+--------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+----------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node       ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                          ; Library Name ;
+----------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------+--------------+
; |CircuitoDigital                 ; 54 (0)      ; 17           ; 0           ; 30   ; 37 (0)       ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |CircuitoDigital                             ; work         ;
;    |DivisorFrequencia:inst2|     ; 17 (17)     ; 17           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |CircuitoDigital|DivisorFrequencia:inst2     ; work         ;
;    |MultiplexadorComplexo:inst6| ; 20 (20)     ; 0            ; 0           ; 0    ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CircuitoDigital|MultiplexadorComplexo:inst6 ; work         ;
;    |PBL1-2:inst1|                ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CircuitoDigital|PBL1-2:inst1                ; work         ;
;    |PBL1:inst|                   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CircuitoDigital|PBL1:inst                   ; work         ;
;    |Seletor:inst5|               ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CircuitoDigital|Seletor:inst5               ; work         ;
;    |mux8x4:inst7|                ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CircuitoDigital|mux8x4:inst7                ; work         ;
+----------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May  4 11:25:17 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoDigital -c CircuitoDigital
Info: Found 1 design units, including 1 entities, in source file CircuitoDigital.bdf
    Info: Found entity 1: CircuitoDigital
Info: Found 1 design units, including 1 entities, in source file ColunaA.bdf
    Info: Found entity 1: ColunaA
Info: Found 1 design units, including 1 entities, in source file ColunaB.bdf
    Info: Found entity 1: ColunaB
Info: Found 1 design units, including 1 entities, in source file ColunaC.bdf
    Info: Found entity 1: ColunaC
Info: Found 1 design units, including 1 entities, in source file ColunaD.bdf
    Info: Found entity 1: ColunaD
Info: Found 1 design units, including 1 entities, in source file ColunaE.bdf
    Info: Found entity 1: ColunaE
Info: Found 1 design units, including 1 entities, in source file ColunaF.bdf
    Info: Found entity 1: ColunaF
Info: Found 1 design units, including 1 entities, in source file ColunaG.bdf
    Info: Found entity 1: ColunaG
Info: Found 1 design units, including 1 entities, in source file ControleLeds.bdf
    Info: Found entity 1: ControleLeds
Info: Found 1 design units, including 1 entities, in source file DemultiplexadorColuna.bdf
    Info: Found entity 1: DemultiplexadorColuna
Info: Found 1 design units, including 1 entities, in source file DemultiplexadorLinha.bdf
    Info: Found entity 1: DemultiplexadorLinha
Info: Found 1 design units, including 1 entities, in source file DivisorFrequencia.bdf
    Info: Found entity 1: DivisorFrequencia
Info: Found 1 design units, including 1 entities, in source file Linha0.bdf
    Info: Found entity 1: Linha0
Info: Found 1 design units, including 1 entities, in source file Linha1.bdf
    Info: Found entity 1: Linha1
Info: Found 1 design units, including 1 entities, in source file Linha2.bdf
    Info: Found entity 1: Linha2
Info: Found 1 design units, including 1 entities, in source file Linha3.bdf
    Info: Found entity 1: Linha3
Info: Found 1 design units, including 1 entities, in source file Linha4.bdf
    Info: Found entity 1: Linha4
Info: Found 1 design units, including 1 entities, in source file Linha5.bdf
    Info: Found entity 1: Linha5
Info: Found 1 design units, including 1 entities, in source file Linha6.bdf
    Info: Found entity 1: Linha6
Info: Found 1 design units, including 1 entities, in source file Mux2x1.bdf
    Info: Found entity 1: Mux2x1
Info: Found 1 design units, including 1 entities, in source file mux8x4.bdf
    Info: Found entity 1: mux8x4
Info: Found 1 design units, including 1 entities, in source file mux14x7.bdf
    Info: Found entity 1: mux14x7
Info: Found 1 design units, including 1 entities, in source file PBL1.bdf
    Info: Found entity 1: PBL1
Info: Found 1 design units, including 1 entities, in source file PBL1-2.bdf
    Info: Found entity 1: PBL1-2
Info: Found 1 design units, including 1 entities, in source file OriginalA.bdf
    Info: Found entity 1: OriginalA
Info: Found 1 design units, including 1 entities, in source file OriginalB.bdf
    Info: Found entity 1: OriginalB
Info: Found 1 design units, including 1 entities, in source file OriginalC.bdf
    Info: Found entity 1: OriginalC
Info: Found 1 design units, including 1 entities, in source file OriginalD.bdf
    Info: Found entity 1: OriginalD
Info: Found 1 design units, including 1 entities, in source file OriginalE.bdf
    Info: Found entity 1: OriginalE
Info: Found 1 design units, including 1 entities, in source file OriginalF.bdf
    Info: Found entity 1: OriginalF
Info: Found 1 design units, including 1 entities, in source file OriginalG.bdf
    Info: Found entity 1: OriginalG
Info: Found 1 design units, including 1 entities, in source file MultiplexadorComplexo.bdf
    Info: Found entity 1: MultiplexadorComplexo
Info: Found 1 design units, including 1 entities, in source file Seletor.bdf
    Info: Found entity 1: Seletor
Info: Found 1 design units, including 1 entities, in source file PBL2Finalizado.bdf
    Info: Found entity 1: PBL2Finalizado
Info: Elaborating entity "CircuitoDigital" for the top level hierarchy
Info: Elaborating entity "PBL1-2" for hierarchy "PBL1-2:inst1"
Info: Elaborating entity "MultiplexadorComplexo" for hierarchy "MultiplexadorComplexo:inst6"
Info: Elaborating entity "OriginalA" for hierarchy "MultiplexadorComplexo:inst6|OriginalA:inst"
Info: Elaborating entity "OriginalB" for hierarchy "MultiplexadorComplexo:inst6|OriginalB:inst1"
Info: Elaborating entity "OriginalC" for hierarchy "MultiplexadorComplexo:inst6|OriginalC:inst2"
Info: Elaborating entity "OriginalD" for hierarchy "MultiplexadorComplexo:inst6|OriginalD:inst3"
Info: Elaborating entity "OriginalE" for hierarchy "MultiplexadorComplexo:inst6|OriginalE:inst4"
Info: Elaborating entity "OriginalF" for hierarchy "MultiplexadorComplexo:inst6|OriginalF:inst5"
Info: Elaborating entity "OriginalG" for hierarchy "MultiplexadorComplexo:inst6|OriginalG:inst6"
Info: Elaborating entity "Seletor" for hierarchy "Seletor:inst5"
Info: Elaborating entity "mux8x4" for hierarchy "mux8x4:inst7"
Warning: Block or symbol "OR2" of instance "inst15" overlaps another block or symbol
Warning: Block or symbol "OR2" of instance "inst16" overlaps another block or symbol
Warning: Block or symbol "OR2" of instance "inst17" overlaps another block or symbol
Warning: Block or symbol "OR2" of instance "inst18" overlaps another block or symbol
Info: Elaborating entity "DivisorFrequencia" for hierarchy "DivisorFrequencia:inst2"
Info: Elaborating entity "ControleLeds" for hierarchy "ControleLeds:inst10"
Info: Elaborating entity "PBL1" for hierarchy "PBL1:inst"
Warning: Primitive "NOT" of instance "inst19" not used
Info: Implemented 84 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 21 output pins
    Info: Implemented 54 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Mon May  4 11:25:20 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


