Index,MC,TYPE,SubChannel,Partition,Nibble,FieldName,Register,Field,Name,Name_Index,combined_string
0,M0,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M0_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_0,&---M0---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M0_x_x_x_LdoVrefctrl
1,M1,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M1_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_1,&---M1---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M1_x_x_x_LdoVrefctrl
2,M2,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M2_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_2,&---M2---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M2_x_x_x_LdoVrefctrl
3,M3,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M3_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_3,&---M3---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M3_x_x_x_LdoVrefctrl
4,M4,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M4_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_4,&---M4---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M4_x_x_x_LdoVrefctrl
5,M5,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M5_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_5,&---M5---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M5_x_x_x_LdoVrefctrl
6,M6,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M6_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_6,&---M6---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M6_x_x_x_LdoVrefctrl
7,M7,COMP,x,x,x,ldo_vrefctrl,ddrcomp_ldo_deskew_ctl0,M7_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_COMP_7,&---M7---COMP---x---x---x---ldo_vrefctrl---ddrcomp_ldo_deskew_ctl0---M7_x_x_x_LdoVrefctrl
0,M0,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_0,&---M0---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_A_0_0_LdoVrefctrl
1,M0,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_1,&---M0---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_A_0_0_LdoDriverStaticLegOfs
2,M0,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_2,&---M0---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_A_0_1_LdoVrefctrl
3,M0,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_3,&---M0---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_A_0_1_LdoDriverStaticLegOfs
4,M0,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_4,&---M0---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_A_1_0_LdoVrefctrl
5,M0,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_5,&---M0---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_A_1_0_LdoDriverStaticLegOfs
6,M0,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_6,&---M0---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_A_1_1_LdoVrefctrl
7,M0,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_7,&---M0---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_A_1_1_LdoDriverStaticLegOfs
8,M0,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_8,&---M0---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_A_2_0_LdoVrefctrl
9,M0,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_9,&---M0---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_A_2_0_LdoDriverStaticLegOfs
10,M0,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_10,&---M0---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_A_2_1_LdoVrefctrl
11,M0,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_11,&---M0---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_A_2_1_LdoDriverStaticLegOfs
12,M0,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_12,&---M0---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_A_3_0_LdoVrefctrl
13,M0,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_13,&---M0---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_A_3_0_LdoDriverStaticLegOfs
14,M0,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_14,&---M0---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_A_3_1_LdoVrefctrl
15,M0,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_15,&---M0---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_A_3_1_LdoDriverStaticLegOfs
16,M0,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_16,&---M0---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_A_4_0_LdoVrefctrl
17,M0,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_17,&---M0---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_A_4_0_LdoDriverStaticLegOfs
18,M0,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_18,&---M0---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_A_4_1_LdoVrefctrl
19,M0,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_19,&---M0---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_A_4_1_LdoDriverStaticLegOfs
20,M0,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_20,&---M0---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_B_0_0_LdoVrefctrl
21,M0,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_21,&---M0---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_B_0_0_LdoDriverStaticLegOfs
22,M0,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_22,&---M0---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_B_0_1_LdoVrefctrl
23,M0,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_23,&---M0---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_B_0_1_LdoDriverStaticLegOfs
24,M0,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_24,&---M0---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_B_1_0_LdoVrefctrl
25,M0,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_25,&---M0---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_B_1_0_LdoDriverStaticLegOfs
26,M0,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_26,&---M0---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_B_1_1_LdoVrefctrl
27,M0,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_27,&---M0---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_B_1_1_LdoDriverStaticLegOfs
28,M0,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_28,&---M0---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_B_2_0_LdoVrefctrl
29,M0,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_29,&---M0---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_B_2_0_LdoDriverStaticLegOfs
30,M0,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_30,&---M0---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_B_2_1_LdoVrefctrl
31,M0,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_31,&---M0---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_B_2_1_LdoDriverStaticLegOfs
32,M0,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_32,&---M0---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_B_3_0_LdoVrefctrl
33,M0,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_33,&---M0---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_B_3_0_LdoDriverStaticLegOfs
34,M0,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_34,&---M0---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_B_3_1_LdoVrefctrl
35,M0,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_35,&---M0---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_B_3_1_LdoDriverStaticLegOfs
36,M0,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M0_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_36,&---M0---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M0_B_4_0_LdoVrefctrl
37,M0,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M0_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_37,&---M0---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M0_B_4_0_LdoDriverStaticLegOfs
38,M0,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M0_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_38,&---M0---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M0_B_4_1_LdoVrefctrl
39,M0,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M0_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_39,&---M0---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M0_B_4_1_LdoDriverStaticLegOfs
40,M1,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_40,&---M1---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_A_0_0_LdoVrefctrl
41,M1,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_41,&---M1---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_A_0_0_LdoDriverStaticLegOfs
42,M1,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_42,&---M1---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_A_0_1_LdoVrefctrl
43,M1,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_43,&---M1---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_A_0_1_LdoDriverStaticLegOfs
44,M1,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_44,&---M1---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_A_1_0_LdoVrefctrl
45,M1,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_45,&---M1---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_A_1_0_LdoDriverStaticLegOfs
46,M1,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_46,&---M1---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_A_1_1_LdoVrefctrl
47,M1,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_47,&---M1---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_A_1_1_LdoDriverStaticLegOfs
48,M1,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_48,&---M1---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_A_2_0_LdoVrefctrl
49,M1,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_49,&---M1---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_A_2_0_LdoDriverStaticLegOfs
50,M1,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_50,&---M1---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_A_2_1_LdoVrefctrl
51,M1,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_51,&---M1---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_A_2_1_LdoDriverStaticLegOfs
52,M1,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_52,&---M1---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_A_3_0_LdoVrefctrl
53,M1,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_53,&---M1---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_A_3_0_LdoDriverStaticLegOfs
54,M1,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_54,&---M1---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_A_3_1_LdoVrefctrl
55,M1,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_55,&---M1---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_A_3_1_LdoDriverStaticLegOfs
56,M1,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_56,&---M1---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_A_4_0_LdoVrefctrl
57,M1,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_57,&---M1---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_A_4_0_LdoDriverStaticLegOfs
58,M1,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_58,&---M1---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_A_4_1_LdoVrefctrl
59,M1,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_59,&---M1---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_A_4_1_LdoDriverStaticLegOfs
60,M1,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_60,&---M1---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_B_0_0_LdoVrefctrl
61,M1,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_61,&---M1---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_B_0_0_LdoDriverStaticLegOfs
62,M1,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_62,&---M1---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_B_0_1_LdoVrefctrl
63,M1,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_63,&---M1---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_B_0_1_LdoDriverStaticLegOfs
64,M1,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_64,&---M1---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_B_1_0_LdoVrefctrl
65,M1,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_65,&---M1---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_B_1_0_LdoDriverStaticLegOfs
66,M1,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_66,&---M1---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_B_1_1_LdoVrefctrl
67,M1,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_67,&---M1---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_B_1_1_LdoDriverStaticLegOfs
68,M1,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_68,&---M1---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_B_2_0_LdoVrefctrl
69,M1,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_69,&---M1---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_B_2_0_LdoDriverStaticLegOfs
70,M1,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_70,&---M1---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_B_2_1_LdoVrefctrl
71,M1,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_71,&---M1---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_B_2_1_LdoDriverStaticLegOfs
72,M1,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_72,&---M1---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_B_3_0_LdoVrefctrl
73,M1,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_73,&---M1---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_B_3_0_LdoDriverStaticLegOfs
74,M1,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_74,&---M1---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_B_3_1_LdoVrefctrl
75,M1,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_75,&---M1---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_B_3_1_LdoDriverStaticLegOfs
76,M1,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M1_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_76,&---M1---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M1_B_4_0_LdoVrefctrl
77,M1,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M1_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_77,&---M1---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M1_B_4_0_LdoDriverStaticLegOfs
78,M1,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M1_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_78,&---M1---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M1_B_4_1_LdoVrefctrl
79,M1,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M1_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_79,&---M1---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M1_B_4_1_LdoDriverStaticLegOfs
80,M2,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_80,&---M2---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_A_0_0_LdoVrefctrl
81,M2,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_81,&---M2---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_A_0_0_LdoDriverStaticLegOfs
82,M2,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_82,&---M2---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_A_0_1_LdoVrefctrl
83,M2,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_83,&---M2---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_A_0_1_LdoDriverStaticLegOfs
84,M2,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_84,&---M2---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_A_1_0_LdoVrefctrl
85,M2,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_85,&---M2---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_A_1_0_LdoDriverStaticLegOfs
86,M2,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_86,&---M2---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_A_1_1_LdoVrefctrl
87,M2,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_87,&---M2---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_A_1_1_LdoDriverStaticLegOfs
88,M2,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_88,&---M2---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_A_2_0_LdoVrefctrl
89,M2,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_89,&---M2---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_A_2_0_LdoDriverStaticLegOfs
90,M2,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_90,&---M2---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_A_2_1_LdoVrefctrl
91,M2,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_91,&---M2---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_A_2_1_LdoDriverStaticLegOfs
92,M2,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_92,&---M2---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_A_3_0_LdoVrefctrl
93,M2,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_93,&---M2---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_A_3_0_LdoDriverStaticLegOfs
94,M2,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_94,&---M2---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_A_3_1_LdoVrefctrl
95,M2,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_95,&---M2---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_A_3_1_LdoDriverStaticLegOfs
96,M2,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_96,&---M2---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_A_4_0_LdoVrefctrl
97,M2,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_97,&---M2---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_A_4_0_LdoDriverStaticLegOfs
98,M2,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_98,&---M2---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_A_4_1_LdoVrefctrl
99,M2,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_99,&---M2---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_A_4_1_LdoDriverStaticLegOfs
100,M2,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_100,&---M2---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_B_0_0_LdoVrefctrl
101,M2,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_101,&---M2---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_B_0_0_LdoDriverStaticLegOfs
102,M2,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_102,&---M2---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_B_0_1_LdoVrefctrl
103,M2,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_103,&---M2---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_B_0_1_LdoDriverStaticLegOfs
104,M2,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_104,&---M2---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_B_1_0_LdoVrefctrl
105,M2,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_105,&---M2---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_B_1_0_LdoDriverStaticLegOfs
106,M2,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_106,&---M2---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_B_1_1_LdoVrefctrl
107,M2,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_107,&---M2---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_B_1_1_LdoDriverStaticLegOfs
108,M2,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_108,&---M2---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_B_2_0_LdoVrefctrl
109,M2,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_109,&---M2---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_B_2_0_LdoDriverStaticLegOfs
110,M2,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_110,&---M2---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_B_2_1_LdoVrefctrl
111,M2,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_111,&---M2---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_B_2_1_LdoDriverStaticLegOfs
112,M2,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_112,&---M2---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_B_3_0_LdoVrefctrl
113,M2,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_113,&---M2---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_B_3_0_LdoDriverStaticLegOfs
114,M2,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_114,&---M2---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_B_3_1_LdoVrefctrl
115,M2,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_115,&---M2---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_B_3_1_LdoDriverStaticLegOfs
116,M2,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M2_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_116,&---M2---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M2_B_4_0_LdoVrefctrl
117,M2,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M2_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_117,&---M2---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M2_B_4_0_LdoDriverStaticLegOfs
118,M2,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M2_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_118,&---M2---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M2_B_4_1_LdoVrefctrl
119,M2,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M2_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_119,&---M2---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M2_B_4_1_LdoDriverStaticLegOfs
120,M3,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_120,&---M3---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_A_0_0_LdoVrefctrl
121,M3,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_121,&---M3---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_A_0_0_LdoDriverStaticLegOfs
122,M3,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_122,&---M3---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_A_0_1_LdoVrefctrl
123,M3,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_123,&---M3---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_A_0_1_LdoDriverStaticLegOfs
124,M3,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_124,&---M3---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_A_1_0_LdoVrefctrl
125,M3,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_125,&---M3---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_A_1_0_LdoDriverStaticLegOfs
126,M3,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_126,&---M3---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_A_1_1_LdoVrefctrl
127,M3,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_127,&---M3---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_A_1_1_LdoDriverStaticLegOfs
128,M3,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_128,&---M3---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_A_2_0_LdoVrefctrl
129,M3,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_129,&---M3---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_A_2_0_LdoDriverStaticLegOfs
130,M3,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_130,&---M3---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_A_2_1_LdoVrefctrl
131,M3,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_131,&---M3---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_A_2_1_LdoDriverStaticLegOfs
132,M3,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_132,&---M3---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_A_3_0_LdoVrefctrl
133,M3,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_133,&---M3---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_A_3_0_LdoDriverStaticLegOfs
134,M3,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_134,&---M3---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_A_3_1_LdoVrefctrl
135,M3,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_135,&---M3---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_A_3_1_LdoDriverStaticLegOfs
136,M3,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_136,&---M3---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_A_4_0_LdoVrefctrl
137,M3,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_137,&---M3---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_A_4_0_LdoDriverStaticLegOfs
138,M3,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_138,&---M3---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_A_4_1_LdoVrefctrl
139,M3,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_139,&---M3---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_A_4_1_LdoDriverStaticLegOfs
140,M3,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_140,&---M3---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_B_0_0_LdoVrefctrl
141,M3,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_141,&---M3---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_B_0_0_LdoDriverStaticLegOfs
142,M3,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_142,&---M3---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_B_0_1_LdoVrefctrl
143,M3,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_143,&---M3---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_B_0_1_LdoDriverStaticLegOfs
144,M3,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_144,&---M3---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_B_1_0_LdoVrefctrl
145,M3,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_145,&---M3---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_B_1_0_LdoDriverStaticLegOfs
146,M3,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_146,&---M3---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_B_1_1_LdoVrefctrl
147,M3,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_147,&---M3---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_B_1_1_LdoDriverStaticLegOfs
148,M3,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_148,&---M3---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_B_2_0_LdoVrefctrl
149,M3,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_149,&---M3---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_B_2_0_LdoDriverStaticLegOfs
150,M3,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_150,&---M3---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_B_2_1_LdoVrefctrl
151,M3,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_151,&---M3---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_B_2_1_LdoDriverStaticLegOfs
152,M3,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_152,&---M3---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_B_3_0_LdoVrefctrl
153,M3,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_153,&---M3---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_B_3_0_LdoDriverStaticLegOfs
154,M3,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_154,&---M3---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_B_3_1_LdoVrefctrl
155,M3,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_155,&---M3---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_B_3_1_LdoDriverStaticLegOfs
156,M3,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M3_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_156,&---M3---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M3_B_4_0_LdoVrefctrl
157,M3,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M3_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_157,&---M3---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M3_B_4_0_LdoDriverStaticLegOfs
158,M3,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M3_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_158,&---M3---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M3_B_4_1_LdoVrefctrl
159,M3,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M3_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_159,&---M3---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M3_B_4_1_LdoDriverStaticLegOfs
160,M4,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_160,&---M4---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_A_0_0_LdoVrefctrl
161,M4,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_161,&---M4---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_A_0_0_LdoDriverStaticLegOfs
162,M4,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_162,&---M4---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_A_0_1_LdoVrefctrl
163,M4,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_163,&---M4---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_A_0_1_LdoDriverStaticLegOfs
164,M4,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_164,&---M4---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_A_1_0_LdoVrefctrl
165,M4,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_165,&---M4---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_A_1_0_LdoDriverStaticLegOfs
166,M4,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_166,&---M4---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_A_1_1_LdoVrefctrl
167,M4,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_167,&---M4---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_A_1_1_LdoDriverStaticLegOfs
168,M4,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_168,&---M4---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_A_2_0_LdoVrefctrl
169,M4,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_169,&---M4---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_A_2_0_LdoDriverStaticLegOfs
170,M4,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_170,&---M4---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_A_2_1_LdoVrefctrl
171,M4,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_171,&---M4---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_A_2_1_LdoDriverStaticLegOfs
172,M4,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_172,&---M4---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_A_3_0_LdoVrefctrl
173,M4,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_173,&---M4---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_A_3_0_LdoDriverStaticLegOfs
174,M4,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_174,&---M4---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_A_3_1_LdoVrefctrl
175,M4,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_175,&---M4---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_A_3_1_LdoDriverStaticLegOfs
176,M4,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_176,&---M4---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_A_4_0_LdoVrefctrl
177,M4,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_177,&---M4---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_A_4_0_LdoDriverStaticLegOfs
178,M4,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_178,&---M4---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_A_4_1_LdoVrefctrl
179,M4,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_179,&---M4---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_A_4_1_LdoDriverStaticLegOfs
180,M4,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_180,&---M4---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_B_0_0_LdoVrefctrl
181,M4,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_181,&---M4---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_B_0_0_LdoDriverStaticLegOfs
182,M4,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_182,&---M4---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_B_0_1_LdoVrefctrl
183,M4,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_183,&---M4---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_B_0_1_LdoDriverStaticLegOfs
184,M4,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_184,&---M4---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_B_1_0_LdoVrefctrl
185,M4,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_185,&---M4---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_B_1_0_LdoDriverStaticLegOfs
186,M4,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_186,&---M4---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_B_1_1_LdoVrefctrl
187,M4,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_187,&---M4---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_B_1_1_LdoDriverStaticLegOfs
188,M4,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_188,&---M4---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_B_2_0_LdoVrefctrl
189,M4,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_189,&---M4---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_B_2_0_LdoDriverStaticLegOfs
190,M4,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_190,&---M4---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_B_2_1_LdoVrefctrl
191,M4,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_191,&---M4---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_B_2_1_LdoDriverStaticLegOfs
192,M4,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_192,&---M4---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_B_3_0_LdoVrefctrl
193,M4,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_193,&---M4---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_B_3_0_LdoDriverStaticLegOfs
194,M4,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_194,&---M4---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_B_3_1_LdoVrefctrl
195,M4,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_195,&---M4---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_B_3_1_LdoDriverStaticLegOfs
196,M4,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M4_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_196,&---M4---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M4_B_4_0_LdoVrefctrl
197,M4,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M4_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_197,&---M4---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M4_B_4_0_LdoDriverStaticLegOfs
198,M4,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M4_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_198,&---M4---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M4_B_4_1_LdoVrefctrl
199,M4,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M4_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_199,&---M4---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M4_B_4_1_LdoDriverStaticLegOfs
200,M5,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_200,&---M5---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_A_0_0_LdoVrefctrl
201,M5,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_201,&---M5---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_A_0_0_LdoDriverStaticLegOfs
202,M5,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_202,&---M5---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_A_0_1_LdoVrefctrl
203,M5,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_203,&---M5---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_A_0_1_LdoDriverStaticLegOfs
204,M5,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_204,&---M5---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_A_1_0_LdoVrefctrl
205,M5,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_205,&---M5---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_A_1_0_LdoDriverStaticLegOfs
206,M5,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_206,&---M5---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_A_1_1_LdoVrefctrl
207,M5,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_207,&---M5---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_A_1_1_LdoDriverStaticLegOfs
208,M5,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_208,&---M5---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_A_2_0_LdoVrefctrl
209,M5,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_209,&---M5---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_A_2_0_LdoDriverStaticLegOfs
210,M5,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_210,&---M5---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_A_2_1_LdoVrefctrl
211,M5,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_211,&---M5---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_A_2_1_LdoDriverStaticLegOfs
212,M5,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_212,&---M5---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_A_3_0_LdoVrefctrl
213,M5,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_213,&---M5---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_A_3_0_LdoDriverStaticLegOfs
214,M5,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_214,&---M5---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_A_3_1_LdoVrefctrl
215,M5,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_215,&---M5---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_A_3_1_LdoDriverStaticLegOfs
216,M5,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_216,&---M5---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_A_4_0_LdoVrefctrl
217,M5,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_217,&---M5---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_A_4_0_LdoDriverStaticLegOfs
218,M5,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_218,&---M5---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_A_4_1_LdoVrefctrl
219,M5,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_219,&---M5---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_A_4_1_LdoDriverStaticLegOfs
220,M5,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_220,&---M5---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_B_0_0_LdoVrefctrl
221,M5,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_221,&---M5---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_B_0_0_LdoDriverStaticLegOfs
222,M5,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_222,&---M5---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_B_0_1_LdoVrefctrl
223,M5,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_223,&---M5---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_B_0_1_LdoDriverStaticLegOfs
224,M5,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_224,&---M5---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_B_1_0_LdoVrefctrl
225,M5,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_225,&---M5---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_B_1_0_LdoDriverStaticLegOfs
226,M5,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_226,&---M5---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_B_1_1_LdoVrefctrl
227,M5,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_227,&---M5---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_B_1_1_LdoDriverStaticLegOfs
228,M5,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_228,&---M5---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_B_2_0_LdoVrefctrl
229,M5,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_229,&---M5---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_B_2_0_LdoDriverStaticLegOfs
230,M5,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_230,&---M5---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_B_2_1_LdoVrefctrl
231,M5,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_231,&---M5---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_B_2_1_LdoDriverStaticLegOfs
232,M5,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_232,&---M5---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_B_3_0_LdoVrefctrl
233,M5,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_233,&---M5---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_B_3_0_LdoDriverStaticLegOfs
234,M5,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_234,&---M5---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_B_3_1_LdoVrefctrl
235,M5,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_235,&---M5---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_B_3_1_LdoDriverStaticLegOfs
236,M5,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M5_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_236,&---M5---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M5_B_4_0_LdoVrefctrl
237,M5,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M5_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_237,&---M5---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M5_B_4_0_LdoDriverStaticLegOfs
238,M5,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M5_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_238,&---M5---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M5_B_4_1_LdoVrefctrl
239,M5,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M5_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_239,&---M5---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M5_B_4_1_LdoDriverStaticLegOfs
240,M6,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_240,&---M6---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_A_0_0_LdoVrefctrl
241,M6,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_241,&---M6---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_A_0_0_LdoDriverStaticLegOfs
242,M6,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_242,&---M6---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_A_0_1_LdoVrefctrl
243,M6,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_243,&---M6---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_A_0_1_LdoDriverStaticLegOfs
244,M6,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_244,&---M6---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_A_1_0_LdoVrefctrl
245,M6,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_245,&---M6---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_A_1_0_LdoDriverStaticLegOfs
246,M6,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_246,&---M6---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_A_1_1_LdoVrefctrl
247,M6,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_247,&---M6---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_A_1_1_LdoDriverStaticLegOfs
248,M6,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_248,&---M6---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_A_2_0_LdoVrefctrl
249,M6,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_249,&---M6---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_A_2_0_LdoDriverStaticLegOfs
250,M6,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_250,&---M6---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_A_2_1_LdoVrefctrl
251,M6,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_251,&---M6---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_A_2_1_LdoDriverStaticLegOfs
252,M6,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_252,&---M6---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_A_3_0_LdoVrefctrl
253,M6,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_253,&---M6---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_A_3_0_LdoDriverStaticLegOfs
254,M6,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_254,&---M6---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_A_3_1_LdoVrefctrl
255,M6,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_255,&---M6---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_A_3_1_LdoDriverStaticLegOfs
256,M6,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_256,&---M6---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_A_4_0_LdoVrefctrl
257,M6,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_257,&---M6---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_A_4_0_LdoDriverStaticLegOfs
258,M6,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_258,&---M6---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_A_4_1_LdoVrefctrl
259,M6,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_259,&---M6---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_A_4_1_LdoDriverStaticLegOfs
260,M6,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_260,&---M6---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_B_0_0_LdoVrefctrl
261,M6,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_261,&---M6---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_B_0_0_LdoDriverStaticLegOfs
262,M6,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_262,&---M6---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_B_0_1_LdoVrefctrl
263,M6,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_263,&---M6---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_B_0_1_LdoDriverStaticLegOfs
264,M6,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_264,&---M6---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_B_1_0_LdoVrefctrl
265,M6,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_265,&---M6---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_B_1_0_LdoDriverStaticLegOfs
266,M6,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_266,&---M6---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_B_1_1_LdoVrefctrl
267,M6,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_267,&---M6---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_B_1_1_LdoDriverStaticLegOfs
268,M6,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_268,&---M6---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_B_2_0_LdoVrefctrl
269,M6,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_269,&---M6---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_B_2_0_LdoDriverStaticLegOfs
270,M6,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_270,&---M6---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_B_2_1_LdoVrefctrl
271,M6,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_271,&---M6---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_B_2_1_LdoDriverStaticLegOfs
272,M6,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_272,&---M6---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_B_3_0_LdoVrefctrl
273,M6,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_273,&---M6---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_B_3_0_LdoDriverStaticLegOfs
274,M6,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_274,&---M6---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_B_3_1_LdoVrefctrl
275,M6,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_275,&---M6---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_B_3_1_LdoDriverStaticLegOfs
276,M6,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M6_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_276,&---M6---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M6_B_4_0_LdoVrefctrl
277,M6,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M6_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_277,&---M6---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M6_B_4_0_LdoDriverStaticLegOfs
278,M6,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M6_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_278,&---M6---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M6_B_4_1_LdoVrefctrl
279,M6,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M6_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_279,&---M6---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M6_B_4_1_LdoDriverStaticLegOfs
280,M7,DATA,A,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_280,&---M7---DATA---A---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_A_0_0_LdoVrefctrl
281,M7,DATA,A,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_A_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_281,&---M7---DATA---A---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_A_0_0_LdoDriverStaticLegOfs
282,M7,DATA,A,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_282,&---M7---DATA---A---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_A_0_1_LdoVrefctrl
283,M7,DATA,A,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_A_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_283,&---M7---DATA---A---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_A_0_1_LdoDriverStaticLegOfs
284,M7,DATA,A,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_284,&---M7---DATA---A---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_A_1_0_LdoVrefctrl
285,M7,DATA,A,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_A_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_285,&---M7---DATA---A---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_A_1_0_LdoDriverStaticLegOfs
286,M7,DATA,A,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_286,&---M7---DATA---A---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_A_1_1_LdoVrefctrl
287,M7,DATA,A,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_A_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_287,&---M7---DATA---A---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_A_1_1_LdoDriverStaticLegOfs
288,M7,DATA,A,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_288,&---M7---DATA---A---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_A_2_0_LdoVrefctrl
289,M7,DATA,A,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_A_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_289,&---M7---DATA---A---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_A_2_0_LdoDriverStaticLegOfs
290,M7,DATA,A,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_290,&---M7---DATA---A---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_A_2_1_LdoVrefctrl
291,M7,DATA,A,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_A_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_291,&---M7---DATA---A---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_A_2_1_LdoDriverStaticLegOfs
292,M7,DATA,A,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_292,&---M7---DATA---A---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_A_3_0_LdoVrefctrl
293,M7,DATA,A,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_A_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_293,&---M7---DATA---A---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_A_3_0_LdoDriverStaticLegOfs
294,M7,DATA,A,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_294,&---M7---DATA---A---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_A_3_1_LdoVrefctrl
295,M7,DATA,A,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_A_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_295,&---M7---DATA---A---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_A_3_1_LdoDriverStaticLegOfs
296,M7,DATA,A,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_296,&---M7---DATA---A---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_A_4_0_LdoVrefctrl
297,M7,DATA,A,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_A_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_297,&---M7---DATA---A---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_A_4_0_LdoDriverStaticLegOfs
298,M7,DATA,A,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_298,&---M7---DATA---A---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_A_4_1_LdoVrefctrl
299,M7,DATA,A,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_A_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_299,&---M7---DATA---A---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_A_4_1_LdoDriverStaticLegOfs
300,M7,DATA,B,0,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_300,&---M7---DATA---B---0---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_B_0_0_LdoVrefctrl
301,M7,DATA,B,0,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_B_0_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_301,&---M7---DATA---B---0---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_B_0_0_LdoDriverStaticLegOfs
302,M7,DATA,B,0,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_302,&---M7---DATA---B---0---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_B_0_1_LdoVrefctrl
303,M7,DATA,B,0,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_B_0_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_303,&---M7---DATA---B---0---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_B_0_1_LdoDriverStaticLegOfs
304,M7,DATA,B,1,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_304,&---M7---DATA---B---1---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_B_1_0_LdoVrefctrl
305,M7,DATA,B,1,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_B_1_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_305,&---M7---DATA---B---1---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_B_1_0_LdoDriverStaticLegOfs
306,M7,DATA,B,1,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_306,&---M7---DATA---B---1---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_B_1_1_LdoVrefctrl
307,M7,DATA,B,1,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_B_1_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_307,&---M7---DATA---B---1---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_B_1_1_LdoDriverStaticLegOfs
308,M7,DATA,B,2,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_308,&---M7---DATA---B---2---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_B_2_0_LdoVrefctrl
309,M7,DATA,B,2,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_B_2_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_309,&---M7---DATA---B---2---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_B_2_0_LdoDriverStaticLegOfs
310,M7,DATA,B,2,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_310,&---M7---DATA---B---2---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_B_2_1_LdoVrefctrl
311,M7,DATA,B,2,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_B_2_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_311,&---M7---DATA---B---2---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_B_2_1_LdoDriverStaticLegOfs
312,M7,DATA,B,3,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_312,&---M7---DATA---B---3---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_B_3_0_LdoVrefctrl
313,M7,DATA,B,3,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_B_3_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_313,&---M7---DATA---B---3---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_B_3_0_LdoDriverStaticLegOfs
314,M7,DATA,B,3,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_314,&---M7---DATA---B---3---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_B_3_1_LdoVrefctrl
315,M7,DATA,B,3,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_B_3_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_315,&---M7---DATA---B---3---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_B_3_1_LdoDriverStaticLegOfs
316,M7,DATA,B,4,0,ldo_vrefctrl,ddrd_n0_ldo_deskew_ctl0,M7_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_316,&---M7---DATA---B---4---0---ldo_vrefctrl---ddrd_n0_ldo_deskew_ctl0---M7_B_4_0_LdoVrefctrl
317,M7,DATA,B,4,0,ldo_driver_static_leg_offset,ddrd_n0_ldo_deskew_ctl3,M7_B_4_0_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_317,&---M7---DATA---B---4---0---ldo_driver_static_leg_offset---ddrd_n0_ldo_deskew_ctl3---M7_B_4_0_LdoDriverStaticLegOfs
318,M7,DATA,B,4,1,ldo_vrefctrl,ddrd_n1_ldo_deskew_ctl0,M7_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_318,&---M7---DATA---B---4---1---ldo_vrefctrl---ddrd_n1_ldo_deskew_ctl0---M7_B_4_1_LdoVrefctrl
319,M7,DATA,B,4,1,ldo_driver_static_leg_offset,ddrd_n1_ldo_deskew_ctl3,M7_B_4_1_LdoDriverStaticLegOfs,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDODESKEW_DATA_319,&---M7---DATA---B---4---1---ldo_driver_static_leg_offset---ddrd_n1_ldo_deskew_ctl3---M7_B_4_1_LdoDriverStaticLegOfs
