// Seed: 3539502264
module module_0 (
    input tri0 id_0,
    input tri  id_1
    , id_4,
    input wire id_2
);
  logic [7:0] id_5;
  ;
  assign module_2.\id_4 = 0;
  assign id_4 = id_1;
  assign id_5[-1'b0&-1] = (-1);
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1,
    input  tri id_2
);
  wor id_4 = 1;
  wire id_5, id_6;
  logic id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output wire id_0,
    output supply1 id_1,
    input tri0 id_2
);
  wire \id_4 = 1 == 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
