module LSFR7 (
	input logic clk, rst,
	output logic [6:0] data_out
);

	logic [7:1] sreg;
	
	always_ff @ (posedge clk, posedge rst)
		if (rst)
			sreg<= 7'd1;
		else begin
			sreg<= {sreg[6:1], (sreg[6:1], (sreg[7]^sreg[3])};
		end
			
	assign data_out = sreg;
endmodule
