library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity cache_controller is
    Port (i_clk: in std_logic;
          i_rst: in std_logic;
          i_invalidate: in std_logic;
          );
end cache_controller;

architecture Behavioral of cache_controller is
begin

end Behavioral;
