# MIPS 32-bit Pipelined Processor

An implementation of a 32-bit pipelined MIPS (Microprocessor without Interlocked Pipelined Stages) processor using Verilog HDL.