--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256573 paths analyzed, 11031 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.573ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120 (SLICE_X12Y5.D6), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.480ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.660 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y8.C1        net (fanout=163)      5.492   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X12Y5.D6       net (fanout=16)       0.997   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X12Y5.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120
    -------------------------------------------------  ---------------------------
    Total                                     14.480ns (3.404ns logic, 11.076ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.467ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.660 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y8.C1        net (fanout=163)      5.492   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X12Y5.D6       net (fanout=16)       0.997   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X12Y5.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120
    -------------------------------------------------  ---------------------------
    Total                                     14.467ns (3.391ns logic, 11.076ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.467ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.660 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y8.C1        net (fanout=163)      5.492   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X12Y5.D6       net (fanout=16)       0.997   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X12Y5.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_120
    -------------------------------------------------  ---------------------------
    Total                                     14.467ns (3.391ns logic, 11.076ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (SLICE_X10Y5.D5), 375172 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.481ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y8.C1        net (fanout=163)      5.492   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X10Y5.D5       net (fanout=16)       0.946   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X10Y5.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    -------------------------------------------------  ---------------------------
    Total                                     14.481ns (3.456ns logic, 11.025ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.468ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y8.C1        net (fanout=163)      5.492   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X10Y5.D5       net (fanout=16)       0.946   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X10Y5.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    -------------------------------------------------  ---------------------------
    Total                                     14.468ns (3.443ns logic, 11.025ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.468ns (Levels of Logic = 12)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X5Y8.C1        net (fanout=163)      5.492   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<360>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>
    SLICE_X10Y5.D5       net (fanout=16)       0.946   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<0>
    SLICE_X10Y5.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_288
    -------------------------------------------------  ---------------------------
    Total                                     14.468ns (3.443ns logic, 11.025ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (SLICE_X23Y11.C5), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.458ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.669 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X19Y5.A4       net (fanout=163)      5.208   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X23Y11.C5      net (fanout=9)        1.226   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X23Y11.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     14.458ns (3.437ns logic, 11.021ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.445ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.669 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X19Y5.A4       net (fanout=163)      5.208   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X23Y11.C5      net (fanout=9)        1.226   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X23Y11.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     14.445ns (3.424ns logic, 11.021ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_0 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.445ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.669 - 0.718)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_0 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.AQ       Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_0
    SLICE_X2Y51.A2       net (fanout=10)       1.199   DDA_Partition_1/m_DDATimeBase<0>
    SLICE_X2Y51.COUT     Topcya                0.395   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_24
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<3>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<6>
    SLICE_X2Y52.COUT     Tbyp                  0.076   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X2Y53.COUT     Tbyp                  0.076   RemoteIO_Partition_2/NBusStop/m_XmtDataIn_9
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<14>
    SLICE_X2Y54.BMUX     Tcinb                 0.260   DDA_Partition_1/Controller/m_DDACountChkValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountChkValue_xor<17>
    SLICE_X4Y52.D1       net (fanout=1)        1.204   DDA_Partition_1/Controller/m_DDACountChkValue<17>
    SLICE_X4Y52.COUT     Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y53.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.B4      net (fanout=45)       1.102   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y51.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y51.D1      net (fanout=1)        1.064   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<7>
    SLICE_X12Y51.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi3
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X12Y52.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X12Y53.BMUX    Tcinb                 0.268   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X19Y5.A4       net (fanout=163)      5.208   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X23Y11.C5      net (fanout=9)        1.226   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X23Y11.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     14.445ns (3.424ns logic, 11.021ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (SLICE_X0Y24.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_0 (FF)
  Destination:          RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_0 to RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.AQ       Tcko                  0.198   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q<12>
                                                       RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_0
    SLICE_X0Y24.BI       net (fanout=1)        0.146   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q<0>
    SLICE_X0Y24.CLK      Tdh         (-Th)    -0.029   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.227ns logic, 0.146ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11 (SLICE_X18Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10 to DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10
    SLICE_X18Y20.DX      net (fanout=3)        0.131   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<10>
    SLICE_X18Y20.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (SLICE_X0Y24.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_5 (FF)
  Destination:          RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_5 to RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.AMUX     Tshcko                0.244   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q<12>
                                                       RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_5
    SLICE_X0Y24.DI       net (fanout=1)        0.106   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q<5>
    SLICE_X0Y24.CLK      Tdh         (-Th)    -0.033   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.277ns logic, 0.106ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.573|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256573 paths, 0 nets, and 13403 connections

Design statistics:
   Minimum period:  14.573ns{1}   (Maximum frequency:  68.620MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 15 12:44:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



