@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "1" on instance r_OPERATION_TYPE[0].
@N: FX493 |Applying initial value "1" on instance r_dataBitCounter[0].
@N: FX493 |Applying initial value "1" on instance r_dataBitCounter[1].
@N: FX493 |Applying initial value "1" on instance r_dataBitCounter[2].
@N: FX493 |Applying initial value "0" on instance r_addressBitCounter[0].
@N: FX493 |Applying initial value "1" on instance r_addressBitCounter[1].
@N: FX493 |Applying initial value "1" on instance r_addressBitCounter[2].
@N: FX493 |Applying initial value "1" on instance r_addressBitCounter[3].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: /home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/impl1/memory_mapped_periphery_test_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
