[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=189
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=119
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=102
OBJECT_NAME_COLUMN_WIDTH=172
OBJECT_VALUE_COLUMN_WIDTH=159
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=172
LOCAL_NAME_COLUMN_WIDTH=159
LOCAL_VALUE_COLUMN_WIDTH=75
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=bin /cpu_tb/U_0/inst25_0;
RADIX_1=bin /cpu_tb/addr;
RADIX_2=bin /cpu_tb/U_0/aluout;
RADIX_3=unsigned /cpu_tb/U_0/reg_file/\reg(7)\/reg/output;
RADIX_4=unsigned /cpu_tb/U_0/reg_file/\reg(7)\/reg/Q;
RADIX_5=hex /cpu_tb/U_1/mw_U_0ram_table[8];
RADIX_6=unsigned /cpu_tb/U_1/addr1;
RADIX_7=dec /cpu_tb/U_0/reg_file/\reg(11)\/reg/Q;
RADIX_8=bin /cpu_tb/U_0/ALU_ctrl/instruction;
