// Seed: 2024201869
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_0 (
    input wire id_0,
    output supply0 module_1,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    input uwire id_6,
    output supply1 id_7,
    output wand id_8
);
  id_10(
      .id_0(id_2),
      .id_1(1),
      .id_2({id_3, id_3, 1, 1}),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(-(1))
  );
  wire id_11;
  xnor (id_4, id_10, id_3, id_11, id_6, id_0, id_2);
  module_0(
      id_11, id_11, id_11
  );
endmodule
