

================================================================
== Vitis HLS Report for 'dot_prod_Pipeline_load'
================================================================
* Date:           Fri Oct 11 17:28:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.336 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- load    |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shiftreg9 = alloca i32 1"   --->   Operation 4 'alloca' 'shiftreg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 5 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%gmem_load_1_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %gmem_load_1"   --->   Operation 7 'read' 'gmem_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%gmem_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %gmem_load"   --->   Operation 8 'read' 'gmem_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 %gmem_load_read, i512 %shiftreg"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 %gmem_load_1_read, i512 %shiftreg9"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.63ns)   --->   "%icmp_ln34 = icmp_eq  i5 %i_1, i5 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 15 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln34 = add i5 %i_1, i5 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 17 'add' 'add_ln34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split2, void %.preheader.preheader.exitStub" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 18 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shiftreg9_load = load i512 %shiftreg9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 19 'load' 'shiftreg9_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shiftreg_load = load i512 %shiftreg" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 20 'load' 'shiftreg_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 21 'zext' 'i_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 22 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i512 %shiftreg_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 23 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %shiftreg_load, i32 32, i32 511" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i480 %lshr_ln" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 25 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%va_buffer_addr = getelementptr i32 %va_buffer, i64 0, i64 %i_cast" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 26 'getelementptr' 'va_buffer_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln35 = store i32 %trunc_ln35, i4 %va_buffer_addr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 27 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i512 %shiftreg9_load" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 28 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %shiftreg9_load, i32 32, i32 511" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 29 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i480 %lshr_ln1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 30 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%vb_buffer_addr = getelementptr i32 %vb_buffer, i64 0, i64 %i_cast" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 31 'getelementptr' 'vb_buffer_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%store_ln36 = store i32 %trunc_ln36, i4 %vb_buffer_addr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 32 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln34 = store i5 %add_ln34, i5 %i" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:34]   --->   Operation 33 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln35 = store i512 %zext_ln35, i512 %shiftreg" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:35]   --->   Operation 34 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln36 = store i512 %zext_ln36, i512 %shiftreg9" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:36]   --->   Operation 35 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ va_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vb_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg9         (alloca           ) [ 011]
shiftreg          (alloca           ) [ 011]
i                 (alloca           ) [ 011]
gmem_load_1_read  (read             ) [ 000]
gmem_load_read    (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln34         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
add_ln34          (add              ) [ 000]
br_ln34           (br               ) [ 000]
shiftreg9_load    (load             ) [ 000]
shiftreg_load     (load             ) [ 000]
i_cast            (zext             ) [ 000]
specloopname_ln34 (specloopname     ) [ 000]
trunc_ln35        (trunc            ) [ 000]
lshr_ln           (partselect       ) [ 000]
zext_ln35         (zext             ) [ 000]
va_buffer_addr    (getelementptr    ) [ 000]
store_ln35        (store            ) [ 000]
trunc_ln36        (trunc            ) [ 000]
lshr_ln1          (partselect       ) [ 000]
zext_ln36         (zext             ) [ 000]
vb_buffer_addr    (getelementptr    ) [ 000]
store_ln36        (store            ) [ 000]
store_ln34        (store            ) [ 000]
store_ln35        (store            ) [ 000]
store_ln36        (store            ) [ 000]
br_ln0            (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="va_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="va_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vb_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vb_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="shiftreg9_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg9/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="shiftreg_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="gmem_load_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="512" slack="0"/>
<pin id="56" dir="0" index="1" bw="512" slack="0"/>
<pin id="57" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_load_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="gmem_load_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="512" slack="0"/>
<pin id="62" dir="0" index="1" bw="512" slack="0"/>
<pin id="63" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_load_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="va_buffer_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="va_buffer_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln35_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="vb_buffer_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vb_buffer_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln36_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="512" slack="0"/>
<pin id="99" dir="0" index="1" bw="512" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="512" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln34_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln34_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shiftreg9_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="512" slack="1"/>
<pin id="124" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg9_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shiftreg_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="512" slack="1"/>
<pin id="127" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln35_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="lshr_ln_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="480" slack="0"/>
<pin id="141" dir="0" index="1" bw="512" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="0" index="3" bw="10" slack="0"/>
<pin id="144" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln35_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="480" slack="0"/>
<pin id="151" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln36_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="512" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lshr_ln1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="480" slack="0"/>
<pin id="160" dir="0" index="1" bw="512" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="0" index="3" bw="10" slack="0"/>
<pin id="163" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln36_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="480" slack="0"/>
<pin id="170" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln34_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln35_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="480" slack="0"/>
<pin id="179" dir="0" index="1" bw="512" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln36_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="480" slack="0"/>
<pin id="184" dir="0" index="1" bw="512" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="shiftreg9_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="512" slack="0"/>
<pin id="189" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg9 "/>
</bind>
</comp>

<comp id="194" class="1005" name="shiftreg_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="512" slack="0"/>
<pin id="196" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="60" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="54" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="107" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="137"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="125" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="122" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="122" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="116" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="149" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="42" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="197"><net_src comp="46" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="204"><net_src comp="50" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: va_buffer | {2 }
	Port: vb_buffer | {2 }
 - Input state : 
	Port: dot_prod_Pipeline_load : gmem_load | {1 }
	Port: dot_prod_Pipeline_load : gmem_load_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		i_cast : 1
		trunc_ln35 : 1
		lshr_ln : 1
		zext_ln35 : 2
		va_buffer_addr : 2
		store_ln35 : 3
		trunc_ln36 : 1
		lshr_ln1 : 1
		zext_ln36 : 2
		vb_buffer_addr : 2
		store_ln36 : 3
		store_ln34 : 2
		store_ln35 : 3
		store_ln36 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln34_fu_116       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln34_fu_110      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   | gmem_load_1_read_read_fu_54 |    0    |    0    |
|          |  gmem_load_read_read_fu_60  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        i_cast_fu_128        |    0    |    0    |
|   zext   |       zext_ln35_fu_149      |    0    |    0    |
|          |       zext_ln36_fu_168      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln35_fu_134      |    0    |    0    |
|          |      trunc_ln36_fu_153      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        lshr_ln_fu_139       |    0    |    0    |
|          |       lshr_ln1_fu_158       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    21   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_reg_201    |    5   |
|shiftreg9_reg_187|   512  |
| shiftreg_reg_194|   512  |
+-----------------+--------+
|      Total      |  1029  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1029  |    -   |
+-----------+--------+--------+
|   Total   |  1029  |   21   |
+-----------+--------+--------+
