# SystemVerilog

This folder contains the System Verilog practice exercises given as a part of 
Udemy SV fundemantals course and self paced learning. Files are complied using
Synopsys VCS, CADENCE NC-Verilog and Xilinx vivado. 

Fundamentals directory contains all the Udemy exercises. 

Remaining directories contain complete SystemVerilog Verification Environment 
and name of the folder is Design.
