# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\repositories\el68a-whack-a-mole\caceta_na_marmota.csv
# Generated on: Wed Jun 12 18:36:24 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
botaoInicio,Input,PIN_H2,1,B1_N1,PIN_H2,,,,,
clk,Input,PIN_G21,6,B6_N1,PIN_G21,,,,,
entradaChaves[9],Input,PIN_D2,1,B1_N0,PIN_D2,,,,,
entradaChaves[8],Input,PIN_E4,1,B1_N0,PIN_E4,,,,,
entradaChaves[7],Input,PIN_E3,1,B1_N0,PIN_E3,,,,,
entradaChaves[6],Input,PIN_H7,1,B1_N0,PIN_H7,,,,,
entradaChaves[5],Input,PIN_J7,1,B1_N1,PIN_J7,,,,,
entradaChaves[4],Input,PIN_G5,1,B1_N0,PIN_G5,,,,,
entradaChaves[3],Input,PIN_G4,1,B1_N0,PIN_G4,,,,,
entradaChaves[2],Input,PIN_H6,1,B1_N0,PIN_H6,,,,,
entradaChaves[1],Input,PIN_H5,1,B1_N0,PIN_H5,,,,,
entradaChaves[0],Input,PIN_J6,1,B1_N0,PIN_J6,,,,,
rst,Input,PIN_G3,1,B1_N0,PIN_G3,,,,,
saidaLeds[9],Output,PIN_B1,1,B1_N0,PIN_B1,,,,,
saidaLeds[8],Output,PIN_B2,1,B1_N0,PIN_B2,,,,,
saidaLeds[7],Output,PIN_C2,1,B1_N0,PIN_C2,,,,,
saidaLeds[6],Output,PIN_C1,1,B1_N0,PIN_C1,,,,,
saidaLeds[5],Output,PIN_E1,1,B1_N0,PIN_E1,,,,,
saidaLeds[4],Output,PIN_F2,1,B1_N0,PIN_F2,,,,,
saidaLeds[3],Output,PIN_H1,1,B1_N1,PIN_H1,,,,,
saidaLeds[2],Output,PIN_J3,1,B1_N1,PIN_J3,,,,,
saidaLeds[1],Output,PIN_J2,1,B1_N1,PIN_J2,,,,,
saidaLeds[0],Output,PIN_J1,1,B1_N1,PIN_J1,,,,,
saidaPrimaria[1][6],Output,PIN_A15,7,B7_N1,PIN_A15,,,,,
saidaPrimaria[1][5],Output,PIN_E14,7,B7_N1,PIN_E14,,,,,
saidaPrimaria[1][4],Output,PIN_B14,7,B7_N1,PIN_B14,,,,,
saidaPrimaria[1][3],Output,PIN_A14,7,B7_N1,PIN_A14,,,,,
saidaPrimaria[1][2],Output,PIN_C13,7,B7_N1,PIN_C13,,,,,
saidaPrimaria[1][1],Output,PIN_B13,7,B7_N1,PIN_B13,,,,,
saidaPrimaria[1][0],Output,PIN_A13,7,B7_N1,PIN_A13,,,,,
saidaPrimaria[0][6],Output,PIN_F13,7,B7_N1,PIN_F13,,,,,
saidaPrimaria[0][5],Output,PIN_F12,7,B7_N1,PIN_F12,,,,,
saidaPrimaria[0][4],Output,PIN_G12,7,B7_N1,PIN_G12,,,,,
saidaPrimaria[0][3],Output,PIN_H13,7,B7_N1,PIN_H13,,,,,
saidaPrimaria[0][2],Output,PIN_H12,7,B7_N1,PIN_H12,,,,,
saidaPrimaria[0][1],Output,PIN_F11,7,B7_N1,PIN_F11,,,,,
saidaPrimaria[0][0],Output,PIN_E11,7,B7_N1,PIN_E11,,,,,
saidaSecundaria[1][6],Output,PIN_D15,7,B7_N0,PIN_F10,,,,,
saidaSecundaria[1][5],Output,PIN_A16,7,B7_N1,PIN_A4,,,,,
saidaSecundaria[1][4],Output,PIN_B16,7,B7_N1,PIN_A5,,,,,
saidaSecundaria[1][3],Output,PIN_E15,7,B7_N0,PIN_B4,,,,,
saidaSecundaria[1][2],Output,PIN_A17,7,B7_N1,PIN_B5,,,,,
saidaSecundaria[1][1],Output,PIN_B17,7,B7_N1,PIN_C6,,,,,
saidaSecundaria[1][0],Output,PIN_F14,7,B7_N0,PIN_F9,,,,,
saidaSecundaria[0][6],Output,PIN_B18,7,B7_N0,PIN_B3,,,,,
saidaSecundaria[0][5],Output,PIN_F15,7,B7_N0,PIN_F8,,,,,
saidaSecundaria[0][4],Output,PIN_A19,7,B7_N0,PIN_A3,,,,,
saidaSecundaria[0][3],Output,PIN_B19,7,B7_N0,PIN_K8,,,,,
saidaSecundaria[0][2],Output,PIN_C19,7,B7_N0,PIN_F1,,,,,
saidaSecundaria[0][1],Output,PIN_D19,7,B7_N0,PIN_C3,,,,,
saidaSecundaria[0][0],Output,PIN_G15,7,B7_N0,PIN_D6,,,,,
