# Individual_proyect_computer_architecture2
# Richard Guillén Varela
# This project was made in 2021
# Computer engineering student
# This proyect is created for the course computer architecture 2
This project simulate four processors, each one is made using threads and only have one bus for caché comunication. 
To preserve the coherence with everyone cachés implements MESI protocol
