(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "myUART")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "myUART")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[1\]/A  myUART_0/make_RX/receive_count_RNO\[1\]/Y  myUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[2\]/A  myUART_0/make_RX/receive_count_RNO\[2\]/Y  myUART_0/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[0\]/CLK  myUART_0/make_RX/rx_state\[0\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/A  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/xmit_state_RNO_1\[3\]/A  myUART_0/make_TX/xmit_state_RNO_1\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/C  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI02Q7\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_27/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_27/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_31/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_31/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIVKRQ\[12\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIVKRQ\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIHQAC\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/samples_RNI3KHB1\[0\]/A  myUART_0/make_RX/samples_RNI3KHB1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/A  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITKGG1\[10\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/A  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_0/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIID0P1\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/B  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/Y  myUART_0/make_TX/xmit_state_RNIG7H81\[3\]/A  myUART_0/make_TX/xmit_state_RNIG7H81\[3\]/Y  myUART_0/make_TX/tx_parity_RNO_0/A  myUART_0/make_TX/tx_parity_RNO_0/Y  myUART_0/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/C  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/C  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19_0\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/B  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/Y  myUART_0/make_TX/xmit_state_RNIG7H81\[3\]/A  myUART_0/make_TX/xmit_state_RNIG7H81\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[4\]/A  myUART_0/make_TX/xmit_state_RNO\[4\]/Y  myUART_0/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIKB1I3\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_1/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIL50F_1/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_11/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_11/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_12/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_12/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNI3KAH/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNI3KAH/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIVKRQ\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIVKRQ\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNI3KAH/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNI3KAH/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI1G19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNIPIES\[0\]/B  myUART_0/make_RX/receive_count_RNIPIES\[0\]/Y  myUART_0/make_RX/receive_count_RNI1A1A1\[1\]/B  myUART_0/make_RX/receive_count_RNI1A1A1\[1\]/Y  myUART_0/make_RX/receive_count_RNO_0\[3\]/A  myUART_0/make_RX/receive_count_RNO_0\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[3\]/C  myUART_0/make_RX/receive_count_RNO\[3\]/Y  myUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_0\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/A  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/C  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[1\]/CLK  myUART_0/make_RX/receive_count\[1\]/Q  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/B  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/C  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_3\[0\]/B  myUART_0/make_RX/rx_state_RNO_3\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/C  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_19/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_19/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_22/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_22/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_10/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_13/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_13/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_29/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_29/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIVKRQ\[12\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIVKRQ\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2UE15\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/S  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_29/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_29/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_21/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_21/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/A  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[3\]/C  myUART_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  myUART_0/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/A  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[1\]/C  myUART_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  myUART_0/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/C  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/B  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNIPIES\[0\]/B  myUART_0/make_RX/receive_count_RNIPIES\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/B  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_21/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_21/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_24/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNI3KAH/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNI3KAH/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKGF51/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/A  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/C  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_22/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_22/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_18/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_19/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_19/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/B  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/A  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_29/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_29/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_30/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[1\]/CLK  myUART_0/make_RX/receive_count\[1\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/A  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/C  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/B  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI0RJ5\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIN6KU1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI5CIS_1\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIF4NL2\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNI059O7\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNIPIES\[0\]/B  myUART_0/make_RX/receive_count_RNIPIES\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/B  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/S  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/B  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/A  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/tx_byte_RNI4J9D1\[4\]/S  myUART_0/make_TX/tx_byte_RNI4J9D1\[4\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/tx_byte_RNI0F9D1\[2\]/S  myUART_0/make_TX/tx_byte_RNI0F9D1\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[1\]/CLK  myUART_0/make_RX/rx_bit_cnt\[1\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/A  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/tx_byte_RNISA9D1\[0\]/S  myUART_0/make_TX/tx_byte_RNISA9D1\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/B  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[5\]/B  myUART_0/make_TX/xmit_state_RNO\[5\]/Y  myUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[3\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[3\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/A  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/B  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNO_0\[0\]/B  myUART_0/make_TX/xmit_state_RNO_0\[0\]/Y  myUART_0/make_TX/xmit_state_RNO\[0\]/C  myUART_0/make_TX/xmit_state_RNO\[0\]/Y  myUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/B  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/Y  myUART_0/make_RX/parity_err_RNO_1/C  myUART_0/make_RX/parity_err_RNO_1/Y  myUART_0/make_RX/parity_err_RNO_0/A  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI1HP9/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI1HP9/Y  myUART_0/overflow_reg_RNO/A  myUART_0/overflow_reg_RNO/Y  myUART_0/overflow_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_clock/CLK  myUART_0/make_CLOCK_GEN/xmit_clock/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/A  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/B  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/xmit_state_RNO_1\[3\]/A  myUART_0/make_TX/xmit_state_RNO_1\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/C  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183\[0\]/B  myUART_0/make_RX/rx_state_RNID183\[0\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/B  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/B  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNO_1\[5\]/S  myUART_0/make_TX/xmit_state_RNO_1\[5\]/Y  myUART_0/make_TX/xmit_state_RNO\[5\]/C  myUART_0/make_TX/xmit_state_RNO\[5\]/Y  myUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[3\]/CLK  myUART_0/make_RX/receive_count\[3\]/Q  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/A  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/C  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[3\]/CLK  myUART_0/make_RX/receive_count\[3\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[3\]/A  myUART_0/make_RX/receive_count_RNIHF5R\[3\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/A  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/B  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNO_0\[4\]/B  myUART_0/make_TX/xmit_state_RNO_0\[4\]/Y  myUART_0/make_TX/xmit_state_RNO\[4\]/C  myUART_0/make_TX/xmit_state_RNO\[4\]/Y  myUART_0/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/clear_parity_en_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/C  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/samples_RNI3KHB1\[0\]/B  myUART_0/make_RX/samples_RNI3KHB1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/A  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[3\]/CLK  myUART_0/make_RX/rx_bit_cnt\[3\]/Q  myUART_0/make_RX/last_bit_RNISB3L\[3\]/B  myUART_0/make_RX/last_bit_RNISB3L\[3\]/Y  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/C  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/B  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[1\]/CLK  myUART_0/make_RX/samples\[1\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/C  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/samples_RNI3KHB1\[0\]/B  myUART_0/make_RX/samples_RNI3KHB1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/A  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNIPIES\[0\]/B  myUART_0/make_RX/receive_count_RNIPIES\[0\]/Y  myUART_0/make_RX/receive_count_RNO_0\[1\]/B  myUART_0/make_RX/receive_count_RNO_0\[1\]/Y  myUART_0/make_RX/receive_count_RNO\[1\]/C  myUART_0/make_RX/receive_count_RNO\[1\]/Y  myUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[0\]/CLK  myUART_0/make_RX/rx_state\[0\]/Q  myUART_0/make_RX/rx_state_RNID183\[0\]/A  myUART_0/make_RX/rx_state_RNID183\[0\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/B  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/B  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/receive_count_RNIPIES\[0\]/A  myUART_0/make_RX/receive_count_RNIPIES\[0\]/Y  myUART_0/make_RX/receive_count_RNI1A1A1\[1\]/B  myUART_0/make_RX/receive_count_RNI1A1A1\[1\]/Y  myUART_0/make_RX/receive_count_RNO_0\[3\]/A  myUART_0/make_RX/receive_count_RNO_0\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[3\]/C  myUART_0/make_RX/receive_count_RNO\[3\]/Y  myUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/Y  myUART_0/make_RX/parity_err_RNO_2/B  myUART_0/make_RX/parity_err_RNO_2/Y  myUART_0/make_RX/parity_err_RNO_0/B  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIC3KH\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIC3KH\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/Y  myUART_0/make_TX/xmit_state_RNO_0\[3\]/A  myUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/A  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/B  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/Y  myUART_0/make_RX/rx_parity_calc_RNO_0/A  myUART_0/make_RX/rx_parity_calc_RNO_0/Y  myUART_0/make_RX/rx_parity_calc_RNO/B  myUART_0/make_RX/rx_parity_calc_RNO/Y  myUART_0/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/last_bit\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/last_bit\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/last_bit\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/B  myUART_0/make_RX/receive_count_RNIF0JP1\[3\]/Y  myUART_0/make_RX/last_bit\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[1\]/B  myUART_0/make_RX/rx_state_RNO_0\[1\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/A  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/B  myUART_0/make_RX/rx_state_RNIVT3I_0\[0\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/C  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO_0\[6\]/C  myUART_0/make_RX/rx_shift_RNO_0\[6\]/Y  myUART_0/make_RX/rx_shift_RNO\[6\]/C  myUART_0/make_RX/rx_shift_RNO\[6\]/Y  myUART_0/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[3\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[3\]/Y  myUART_0/make_RX/rx_state_RNO_4\[0\]/B  myUART_0/make_RX/rx_state_RNO_4\[0\]/Y  myUART_0/make_RX/rx_state_RNO_1\[0\]/B  myUART_0/make_RX/rx_state_RNO_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/A  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNIPIES\[0\]/B  myUART_0/make_RX/receive_count_RNIPIES\[0\]/Y  myUART_0/make_RX/parity_err_RNO_1/B  myUART_0/make_RX/parity_err_RNO_1/Y  myUART_0/make_RX/parity_err_RNO_0/A  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  myUART_0/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/B  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[0\]/CLK  myUART_0/make_RX/samples\[0\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/A  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/samples_RNI3KHB1\[0\]/B  myUART_0/make_RX/samples_RNI3KHB1\[0\]/Y  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/A  myUART_0/make_RX/receive_count_RNI1LNU4\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[0\]/A  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/S  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_parity_RNO/B  myUART_0/make_TX/tx_parity_RNO/Y  myUART_0/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_21/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_21/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_22/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_22/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_15/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_15/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_15/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_15/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[1\]/CLK  myUART_0/make_TX/xmit_bit_sel\[1\]/Q  myUART_0/make_TX/xmit_bit_sel_RNI9UEF1\[3\]/B  myUART_0/make_TX/xmit_bit_sel_RNI9UEF1\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/Y  myUART_0/make_TX/xmit_state_RNO_0\[3\]/A  myUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/A  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/rx_state_RNO_2\[0\]/B  myUART_0/make_RX/rx_state_RNO_2\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/B  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[1\]/CLK  myUART_0/make_TX/xmit_bit_sel\[1\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/S  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[2\]/CLK  myUART_0/make_RX/rx_bit_cnt\[2\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[1\]/CLK  myUART_0/make_TX/xmit_bit_sel\[1\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/S  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIC3KH\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIC3KH\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/Y  myUART_0/make_TX/xmit_state_RNO_0\[5\]/A  myUART_0/make_TX/xmit_state_RNO_0\[5\]/Y  myUART_0/make_TX/xmit_state_RNO\[5\]/A  myUART_0/make_TX/xmit_state_RNO\[5\]/Y  myUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[2\]/CLK  myUART_0/make_TX/xmit_bit_sel\[2\]/Q  myUART_0/make_TX/xmit_bit_sel_RNI9UEF1\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNI9UEF1\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/Y  myUART_0/make_TX/xmit_state_RNO_0\[3\]/A  myUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/A  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/C  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/Y  myUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/C  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/Y  myUART_0/make_TX/fifo_read_en0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_33/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_33/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/C  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI1HP9/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI1HP9/Y  myUART_0/overflow_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[0\]/CLK  myUART_0/make_RX/rx_state\[0\]/Q  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/A  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/A  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[0\]/CLK  myUART_0/make_TX/tx_byte\[0\]/Q  myUART_0/make_TX/tx_byte_RNISA9D1\[0\]/A  myUART_0/make_TX/tx_byte_RNISA9D1\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[1\]/CLK  myUART_0/make_TX/tx_byte\[1\]/Q  myUART_0/make_TX/tx_byte_RNISA9D1\[0\]/B  myUART_0/make_TX/tx_byte_RNISA9D1\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[2\]/CLK  myUART_0/make_TX/tx_byte\[2\]/Q  myUART_0/make_TX/tx_byte_RNI0F9D1\[2\]/A  myUART_0/make_TX/tx_byte_RNI0F9D1\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[4\]/CLK  myUART_0/make_TX/tx_byte\[4\]/Q  myUART_0/make_TX/tx_byte_RNI4J9D1\[4\]/A  myUART_0/make_TX/tx_byte_RNI4J9D1\[4\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO_0\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[3\]/CLK  myUART_0/make_TX/tx_byte\[3\]/Q  myUART_0/make_TX/tx_byte_RNI0F9D1\[2\]/B  myUART_0/make_TX/tx_byte_RNI0F9D1\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIU2DA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[5\]/CLK  myUART_0/make_TX/tx_byte\[5\]/Q  myUART_0/make_TX/tx_byte_RNI4J9D1\[4\]/B  myUART_0/make_TX/tx_byte_RNI4J9D1\[4\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[6\]/CLK  myUART_0/make_TX/tx_byte\[6\]/Q  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/A  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_byte\[7\]/CLK  myUART_0/make_TX/tx_byte\[7\]/Q  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/B  myUART_0/make_TX/tx_byte_RNI8N9D1\[6\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNIEJDA3\[1\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/B  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNO_1\[1\]/B  myUART_0/make_RX/rx_state_RNO_1\[1\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/B  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/C  myUART_0/make_RX/rx_state_RNIF0JP1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[1\]/A  myUART_0/make_RX/rx_state_RNO_0\[1\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/A  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_33/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_33/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/C  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/A  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[3\]/CLK  myUART_0/make_RX/rx_bit_cnt\[3\]/Q  myUART_0/make_RX/last_bit_RNISB3L\[3\]/B  myUART_0/make_RX/last_bit_RNISB3L\[3\]/Y  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/C  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/Y  myUART_0/make_RX/rx_state_RNO_1\[1\]/A  myUART_0/make_RX/rx_state_RNO_1\[1\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/B  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNIER0H/Y  myUART_0/make_TX/xmit_state_RNO\[2\]/A  myUART_0/make_TX/xmit_state_RNO\[2\]/Y  myUART_0/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[2\]/CLK  myUART_0/make_RX/rx_bit_cnt\[2\]/Q  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/A  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI0AL1/A  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI0AL1/Y  myUART_0/make_TX/txrdy_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_0\[0\]/A  myUART_0/make_RX/rx_state_RNID183_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO_2\[0\]/C  myUART_0/make_RX/rx_state_RNO_2\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/B  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/rx_state_RNO_1\[0\]/A  myUART_0/make_RX/rx_state_RNO_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/A  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_33/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_33/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_34/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/C  myUART_0/make_RX/receive_count_RNIO5O81\[1\]/Y  myUART_0/make_RX/rx_state_RNO_3\[0\]/A  myUART_0/make_RX/rx_state_RNO_3\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/C  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[3\]/CLK  myUART_0/make_RX/rx_bit_cnt\[3\]/Q  myUART_0/make_RX/parity_err_RNO_5/A  myUART_0/make_RX/parity_err_RNO_5/Y  myUART_0/make_RX/parity_err_RNO_4/A  myUART_0/make_RX/parity_err_RNO_4/Y  myUART_0/make_RX/parity_err_RNO_2/C  myUART_0/make_RX/parity_err_RNO_2/Y  myUART_0/make_RX/parity_err_RNO_0/B  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/B  myUART_0/make_RX/rx_state_RNIVT3I\[0\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/C  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/last_bit\[0\]/CLK  myUART_0/make_RX/last_bit\[0\]/Q  myUART_0/make_RX/last_bit_RNIM53L\[0\]/A  myUART_0/make_RX/last_bit_RNIM53L\[0\]/Y  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/C  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[1\]/CLK  myUART_0/make_RX/rx_bit_cnt\[1\]/Q  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/A  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/B  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_6/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_6/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_7/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_7/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[3\]/CLK  myUART_0/make_RX/receive_count\[3\]/Q  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/A  myUART_0/make_RX/receive_count_RNIR8O81\[3\]/Y  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/A  myUART_0/make_RX/receive_count_RNIJPAN2\[3\]/Y  myUART_0/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[3\]/CLK  myUART_0/make_RX/rx_bit_cnt\[3\]/Q  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/B  myUART_0/make_RX/rx_bit_cnt_RNI6F4O1\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[3\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_13/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_13/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_8/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_8/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[3\]/CLK  myUART_0/make_RX/rx_bit_cnt\[3\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIK82S\[1\]/A  myUART_0/make_RX/rx_bit_cnt_RNIK82S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_bit_cnt_RNO\[0\]/B  myUART_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  myUART_0/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNII86Q\[0\]/A  myUART_0/make_RX/rx_bit_cnt_RNII86Q\[0\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIKJ1O\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/C  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/last_bit\[3\]/CLK  myUART_0/make_RX/last_bit\[3\]/Q  myUART_0/make_RX/last_bit_RNISB3L\[3\]/A  myUART_0/make_RX/last_bit_RNISB3L\[3\]/Y  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/C  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/B  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[2\]/CLK  myUART_0/make_TX/xmit_state\[2\]/Q  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/A  myUART_0/make_TX/xmit_state_RNIGR5U\[2\]/Y  myUART_0/make_TX/xmit_state_RNO_1\[3\]/A  myUART_0/make_TX/xmit_state_RNO_1\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/C  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[0\]/CLK  myUART_0/make_RX/rx_state\[0\]/Q  myUART_0/make_RX/rx_state_RNID183_0\[0\]/B  myUART_0/make_RX/rx_state_RNID183_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO_2\[0\]/C  myUART_0/make_RX/rx_state_RNO_2\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/B  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_27/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_27/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_13/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_13/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_19/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_19/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/C  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/C  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_8/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_8/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[0\]/B  myUART_0/make_RX/rx_shift_RNO\[0\]/Y  myUART_0/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[1\]/B  myUART_0/make_RX/rx_shift_RNO\[1\]/Y  myUART_0/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[4\]/B  myUART_0/make_RX/rx_shift_RNO\[4\]/Y  myUART_0/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[5\]/B  myUART_0/make_RX/rx_shift_RNO\[5\]/Y  myUART_0/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[3\]/B  myUART_0/make_RX/rx_shift_RNO\[3\]/Y  myUART_0/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[2\]/B  myUART_0/make_RX/rx_shift_RNO\[2\]/Y  myUART_0/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_31/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_31/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_27/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_27/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[8\]/A  myUART_0/make_RX/rx_shift_RNO\[8\]/Y  myUART_0/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[7\]/A  myUART_0/make_RX/rx_shift_RNO\[7\]/Y  myUART_0/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_bit_cnt_RNO\[3\]/C  myUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_bit_cnt_RNO\[2\]/C  myUART_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  myUART_0/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_1\[0\]/B  myUART_0/make_RX/rx_state_RNID183_1\[0\]/Y  myUART_0/make_RX/rx_bit_cnt_RNO\[1\]/C  myUART_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  myUART_0/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIC3KH\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIC3KH\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/Y  myUART_0/make_TX/xmit_state_RNO\[4\]/B  myUART_0/make_TX/xmit_state_RNO\[4\]/Y  myUART_0/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[3\]/CLK  myUART_0/make_TX/xmit_bit_sel\[3\]/Q  myUART_0/make_TX/xmit_bit_sel_RNI9UEF1\[3\]/C  myUART_0/make_TX/xmit_bit_sel_RNI9UEF1\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNIL1312\[0\]/Y  myUART_0/make_TX/xmit_state_RNO_0\[3\]/A  myUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/A  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_8/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_8/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_16/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_31/C  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_31/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_11/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_11/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_12/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_12/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_6/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_6/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_7/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_7/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[1\]/CLK  myUART_0/make_RX/rx_bit_cnt\[1\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIK82S\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNIK82S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[2\]/CLK  myUART_0/make_RX/rx_bit_cnt\[2\]/Q  myUART_0/make_RX/parity_err_RNO_5/C  myUART_0/make_RX/parity_err_RNO_5/Y  myUART_0/make_RX/parity_err_RNO_4/A  myUART_0/make_RX/parity_err_RNO_4/Y  myUART_0/make_RX/parity_err_RNO_2/C  myUART_0/make_RX/parity_err_RNO_2/Y  myUART_0/make_RX/parity_err_RNO_0/B  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNIEMD8/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNIEMD8/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/rx_shift_RNO_1\[8\]/C  myUART_0/make_RX/rx_shift_RNO_1\[8\]/Y  myUART_0/make_RX/rx_shift_RNO\[8\]/C  myUART_0/make_RX/rx_shift_RNO\[8\]/Y  myUART_0/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/last_bit\[2\]/CLK  myUART_0/make_RX/last_bit\[2\]/Q  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/B  myUART_0/make_RX/last_bit_RNIGF6A1\[2\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/C  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/rx_shift_RNO_1\[7\]/A  myUART_0/make_RX/rx_shift_RNO_1\[7\]/Y  myUART_0/make_RX/rx_shift_RNO\[7\]/C  myUART_0/make_RX/rx_shift_RNO\[7\]/Y  myUART_0/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/rx_parity_calc_RNO_0/C  myUART_0/make_RX/rx_parity_calc_RNO_0/Y  myUART_0/make_RX/rx_parity_calc_RNO/B  myUART_0/make_RX/rx_parity_calc_RNO/Y  myUART_0/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNO_4\[0\]/A  myUART_0/make_RX/rx_state_RNO_4\[0\]/Y  myUART_0/make_RX/rx_state_RNO_1\[0\]/B  myUART_0/make_RX/rx_state_RNO_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/A  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_3/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_3/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_1/C  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/A  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_25/Y  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNIKODI/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[1\]/B  myUART_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  myUART_0/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_0\[0\]/A  myUART_0/make_RX/rx_state_RNID183_0\[0\]/Y  myUART_0/make_RX/framing_error_int_RNO_0/B  myUART_0/make_RX/framing_error_int_RNO_0/Y  myUART_0/make_RX/framing_error_int_RNO/A  myUART_0/make_RX/framing_error_int_RNO/Y  myUART_0/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[3\]/CLK  myUART_0/make_RX/receive_count\[3\]/Q  myUART_0/make_RX/rx_state_RNO_5\[0\]/B  myUART_0/make_RX/rx_state_RNO_5\[0\]/Y  myUART_0/make_RX/rx_state_RNO_1\[0\]/C  myUART_0/make_RX/rx_state_RNO_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/A  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFTHK\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEIDF1\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/last_bit\[1\]/CLK  myUART_0/make_RX/last_bit\[1\]/Q  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/B  myUART_0/make_RX/last_bit_RNIKJ6A1\[1\]/Y  myUART_0/make_RX/rx_state_RNI31H63\[0\]/B  myUART_0/make_RX/rx_state_RNI31H63\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/C  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[2\]/CLK  myUART_0/make_TX/xmit_bit_sel\[2\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/S  myUART_0/make_TX/xmit_bit_sel_RNIF0L47\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/rx_state_RNI3KHB1\[0\]/B  myUART_0/make_RX/rx_state_RNI3KHB1\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/C  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/rx_state_RNI3KHB1\[0\]/B  myUART_0/make_RX/rx_state_RNI3KHB1\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/B  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/framing_error_int_RNIT98I/B  myUART_0/make_RX/framing_error_int_RNIT98I/Y  myUART_0/make_RX/framing_error_RNO/C  myUART_0/make_RX/framing_error_RNO/Y  myUART_0/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_9/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_5/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_5/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183\[0\]/B  myUART_0/make_RX/rx_state_RNID183\[0\]/Y  myUART_0/make_RX/rx_state_RNI3KHB1\[0\]/A  myUART_0/make_RX/rx_state_RNI3KHB1\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/C  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_26/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_23/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_12/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_12/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_17/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[0\]/CLK  myUART_0/make_RX/rx_state\[0\]/Q  myUART_0/make_RX/rx_state_RNO_5\[0\]/A  myUART_0/make_RX/rx_state_RNO_5\[0\]/Y  myUART_0/make_RX/rx_state_RNO_1\[0\]/C  myUART_0/make_RX/rx_state_RNO_1\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/A  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_2/C  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_2/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/C  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/rx_state_RNO_2\[0\]/A  myUART_0/make_RX/rx_state_RNO_2\[0\]/Y  myUART_0/make_RX/rx_state_RNO_0\[0\]/B  myUART_0/make_RX/rx_state_RNO_0\[0\]/Y  myUART_0/make_RX/rx_state_RNO\[0\]/A  myUART_0/make_RX/rx_state_RNO\[0\]/Y  myUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/rx_parity_calc_RNO_1/B  myUART_0/make_RX/rx_parity_calc_RNO_1/Y  myUART_0/make_RX/rx_parity_calc_RNO_0/B  myUART_0/make_RX/rx_parity_calc_RNO_0/Y  myUART_0/make_RX/rx_parity_calc_RNO/B  myUART_0/make_RX/rx_parity_calc_RNO/Y  myUART_0/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_20/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_7/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_7/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_14/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_28/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNIR93A1\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNO\[3\]/B  myUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_5/A  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_5/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[1\]/CLK  myUART_0/make_RX/receive_count\[1\]/Q  myUART_0/make_RX/receive_count_RNI1A1A1\[1\]/A  myUART_0/make_RX/receive_count_RNI1A1A1\[1\]/Y  myUART_0/make_RX/receive_count_RNO_0\[3\]/A  myUART_0/make_RX/receive_count_RNO_0\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[3\]/C  myUART_0/make_RX/receive_count_RNO\[3\]/Y  myUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[1\]/CLK  myUART_0/make_RX/rx_bit_cnt\[1\]/Q  myUART_0/make_RX/parity_err_RNO_4/C  myUART_0/make_RX/parity_err_RNO_4/Y  myUART_0/make_RX/parity_err_RNO_2/C  myUART_0/make_RX/parity_err_RNO_2/Y  myUART_0/make_RX/parity_err_RNO_0/B  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2GGS\[5\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI2U0P1\[4\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg_empty_RNO/C  myUART_0/rx_dout_reg_empty_RNO/Y  myUART_0/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_1/A  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_1/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/A  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[3\]/CLK  myUART_0/make_TX/xmit_state\[3\]/Q  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/A  myUART_0/make_TX/xmit_state_RNIHS5U\[3\]/Y  myUART_0/make_TX/xmit_state_RNIG7H81\[3\]/A  myUART_0/make_TX/xmit_state_RNIG7H81\[3\]/Y  myUART_0/make_TX/tx_parity_RNO_0/A  myUART_0/make_TX/tx_parity_RNO_0/Y  myUART_0/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIR8GS\[2\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO_0/B  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/rx_shift_RNO\[6\]/A  myUART_0/make_RX/rx_shift_RNO\[6\]/Y  myUART_0/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/parity_err_RNO_4/B  myUART_0/make_RX/parity_err_RNO_4/Y  myUART_0/make_RX/parity_err_RNO_2/C  myUART_0/make_RX/parity_err_RNO_2/Y  myUART_0/make_RX/parity_err_RNO_0/B  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/parity_err_RNO/A  myUART_0/make_RX/parity_err_RNO/Y  myUART_0/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_clock_RNO/C  myUART_0/make_CLOCK_GEN/xmit_clock_RNO/Y  myUART_0/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[1\]/CLK  myUART_0/rx_state\[1\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/A  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg_empty_RNO/C  myUART_0/rx_dout_reg_empty_RNO/Y  myUART_0/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[2\]/CLK  myUART_0/make_RX/rx_bit_cnt\[2\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/C  myUART_0/make_RX/rx_bit_cnt_RNIGL942\[2\]/Y  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNIV8NQ4\[2\]/Y  myUART_0/make_RX/fifo_write_RNO/A  myUART_0/make_RX/fifo_write_RNO/Y  myUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_2/A  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_2/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/C  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/B  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_32/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNIVD19\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_clock/CLK  myUART_0/make_CLOCK_GEN/xmit_clock/Q  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/B  myUART_0/make_TX/xmit_bit_sel_RNIF3R01\[0\]/Y  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/C  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNIEMD8/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNIEMD8/Y  myUART_0/rx_state_RNO\[0\]/B  myUART_0/rx_state_RNO\[0\]/Y  myUART_0/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples_RNIMI981\[0\]/B  myUART_0/make_RX/samples_RNIMI981\[0\]/Y  myUART_0/make_RX/framing_error_int_RNO/B  myUART_0/make_RX/framing_error_int_RNO/Y  myUART_0/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/B  myUART_0/make_RX/receive_count_RNIHF5R\[1\]/Y  myUART_0/make_RX/framing_error_int_RNO/C  myUART_0/make_RX/framing_error_int_RNO/Y  myUART_0/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNO\[0\]/B  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNID183_0\[0\]/A  myUART_0/make_RX/rx_state_RNID183_0\[0\]/Y  myUART_0/make_RX/rx_parity_calc_RNO/C  myUART_0/make_RX/rx_parity_calc_RNO/Y  myUART_0/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNO\[1\]/B  myUART_0/make_RX/receive_count_RNO\[1\]/Y  myUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNO\[3\]/B  myUART_0/make_RX/receive_count_RNO\[3\]/Y  myUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/receive_count_RNO\[2\]/B  myUART_0/make_RX/receive_count_RNO\[2\]/Y  myUART_0/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[3\]/CLK  myUART_0/make_TX/xmit_state\[3\]/Q  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/B  myUART_0/make_TX/xmit_state_RNIHS5U_0\[3\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/C  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  myUART_0/make_TX/xmit_state_RNI08QE\[0\]/B  myUART_0/make_TX/xmit_state_RNI08QE\[0\]/Y  myUART_0/make_TX/fifo_read_en0_RNO/A  myUART_0/make_TX/fifo_read_en0_RNO/Y  myUART_0/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_dout_reg_empty/CLK  myUART_0/rx_dout_reg_empty/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNIEMD8/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNIEMD8/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/B  myUART_0/make_CLOCK_GEN/un3_baud_cntr_I_35/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[3\]/CLK  myUART_0/make_TX/xmit_state\[3\]/Q  myUART_0/make_TX/tx_RNO_2/A  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[1\]/CLK  myUART_0/rx_state\[1\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/C  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNI3CIO\[0\]/B  myUART_0/rx_state_RNI3CIO\[0\]/Y  myUART_0/rx_dout_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[3\]/CLK  myUART_0/make_TX/xmit_bit_sel\[3\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/B  myUART_0/make_TX/xmit_bit_sel_RNIJBFK7\[3\]/Y  myUART_0/make_TX/tx_RNO_2/B  myUART_0/make_TX/tx_RNO_2/Y  myUART_0/make_TX/tx_RNO/C  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[1\]/CLK  myUART_0/make_TX/xmit_bit_sel\[1\]/Q  myUART_0/make_TX/xmit_bit_sel_RNO_0\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/framing_error_int_RNIT98I/B  myUART_0/make_RX/framing_error_int_RNIT98I/Y  myUART_0/make_RX/framing_error/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_empty_RNO/B  myUART_0/rx_dout_reg_empty_RNO/Y  myUART_0/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/framing_error_int_RNO_0/C  myUART_0/make_RX/framing_error_int_RNO_0/Y  myUART_0/make_RX/framing_error_int_RNO/A  myUART_0/make_RX/framing_error_int_RNO/Y  myUART_0/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNO_0\[3\]/B  myUART_0/make_RX/receive_count_RNO_0\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[3\]/C  myUART_0/make_RX/receive_count_RNO\[3\]/Y  myUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[3\]/CLK  myUART_0/make_RX/receive_count\[3\]/Q  myUART_0/make_RX/framing_error_int_RNO_0/A  myUART_0/make_RX/framing_error_int_RNO_0/Y  myUART_0/make_RX/framing_error_int_RNO/A  myUART_0/make_RX/framing_error_int_RNO/Y  myUART_0/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO_0/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[4\]/CLK  myUART_0/make_TX/xmit_state\[4\]/Q  myUART_0/make_TX/tx_RNO_1/C  myUART_0/make_TX/tx_RNO_1/Y  myUART_0/make_TX/tx_RNO/B  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[1\]/CLK  myUART_0/make_TX/xmit_bit_sel\[1\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_state\[1\]/CLK  myUART_0/make_RX/rx_state\[1\]/Q  myUART_0/make_RX/rx_state_RNO_1\[1\]/C  myUART_0/make_RX/rx_state_RNO_1\[1\]/Y  myUART_0/make_RX/rx_state_RNO\[1\]/B  myUART_0/make_RX/rx_state_RNO\[1\]/Y  myUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNIH52S\[1\]/Y  myUART_0/make_RX/rx_bit_cnt_RNO\[2\]/B  myUART_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  myUART_0/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[3\]/CLK  myUART_0/make_TX/xmit_state\[3\]/Q  myUART_0/make_TX/tx_RNO_0/C  myUART_0/make_TX/tx_RNO_0/Y  myUART_0/make_TX/tx_RNO/A  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[2\]/CLK  myUART_0/make_TX/xmit_bit_sel\[2\]/Q  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNIKMF02\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[2\]/CLK  myUART_0/make_TX/xmit_state\[2\]/Q  myUART_0/make_TX/xmit_state_RNO_0\[3\]/B  myUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/A  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[4\]/CLK  myUART_0/make_TX/xmit_state\[4\]/Q  myUART_0/make_TX/xmit_state_RNO_0\[4\]/A  myUART_0/make_TX/xmit_state_RNO_0\[4\]/Y  myUART_0/make_TX/xmit_state_RNO\[4\]/C  myUART_0/make_TX/xmit_state_RNO\[4\]/Y  myUART_0/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[8\]/CLK  myUART_0/make_RX/rx_shift\[8\]/Q  myUART_0/make_RX/rx_shift_RNO_2\[7\]/C  myUART_0/make_RX/rx_shift_RNO_2\[7\]/Y  myUART_0/make_RX/rx_shift_RNO_0\[7\]/C  myUART_0/make_RX/rx_shift_RNO_0\[7\]/Y  myUART_0/make_RX/rx_shift_RNO\[7\]/B  myUART_0/make_RX/rx_shift_RNO\[7\]/Y  myUART_0/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO_0/C  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO_0/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/A  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one_RNO/Y  myUART_0/make_CLOCK_GEN/genblk1.baud_cntr_one/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[3\]/CLK  myUART_0/make_RX/receive_count\[3\]/Q  myUART_0/make_RX/receive_count_RNO_0\[3\]/C  myUART_0/make_RX/receive_count_RNO_0\[3\]/Y  myUART_0/make_RX/receive_count_RNO\[3\]/C  myUART_0/make_RX/receive_count_RNO\[3\]/Y  myUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[5\]/CLK  myUART_0/make_TX/xmit_state\[5\]/Q  myUART_0/make_TX/xmit_state_RNO_1\[5\]/A  myUART_0/make_TX/xmit_state_RNO_1\[5\]/Y  myUART_0/make_TX/xmit_state_RNO\[5\]/C  myUART_0/make_TX/xmit_state_RNO\[5\]/Y  myUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[4\]/CLK  myUART_0/make_TX/xmit_state\[4\]/Q  myUART_0/make_TX/xmit_state_RNO_1\[5\]/B  myUART_0/make_TX/xmit_state_RNO_1\[5\]/Y  myUART_0/make_TX/xmit_state_RNO\[5\]/C  myUART_0/make_TX/xmit_state_RNO\[5\]/Y  myUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[5\]/CLK  myUART_0/make_TX/xmit_state\[5\]/Q  myUART_0/make_TX/xmit_state_RNO_0\[0\]/A  myUART_0/make_TX/xmit_state_RNO_0\[0\]/Y  myUART_0/make_TX/xmit_state_RNO\[0\]/C  myUART_0/make_TX/xmit_state_RNO\[0\]/Y  myUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[3\]/CLK  myUART_0/make_TX/xmit_state\[3\]/Q  myUART_0/make_TX/xmit_state_RNO_1\[3\]/B  myUART_0/make_TX/xmit_state_RNO_1\[3\]/Y  myUART_0/make_TX/xmit_state_RNO\[3\]/C  myUART_0/make_TX/xmit_state_RNO\[3\]/Y  myUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[4\]/CLK  myUART_0/make_TX/xmit_state\[4\]/Q  myUART_0/make_TX/tx_RNO_0/B  myUART_0/make_TX/tx_RNO_0/Y  myUART_0/make_TX/tx_RNO/A  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  myUART_0/make_TX/xmit_state_RNO\[0\]/A  myUART_0/make_TX/xmit_state_RNO\[0\]/Y  myUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  myUART_0/make_TX/xmit_state_RNI08QE\[0\]/B  myUART_0/make_TX/xmit_state_RNI08QE\[0\]/Y  myUART_0/make_TX/xmit_state\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[1\]/CLK  myUART_0/make_RX/receive_count\[1\]/Q  myUART_0/make_RX/receive_count_RNO_0\[1\]/A  myUART_0/make_RX/receive_count_RNO_0\[1\]/Y  myUART_0/make_RX/receive_count_RNO\[1\]/C  myUART_0/make_RX/receive_count_RNO\[1\]/Y  myUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[2\]/CLK  myUART_0/make_RX/receive_count\[2\]/Q  myUART_0/make_RX/receive_count_RNO_0\[2\]/A  myUART_0/make_RX/receive_count_RNO_0\[2\]/Y  myUART_0/make_RX/receive_count_RNO\[2\]/C  myUART_0/make_RX/receive_count_RNO\[2\]/Y  myUART_0/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[2\]/CLK  myUART_0/make_TX/xmit_bit_sel\[2\]/Q  myUART_0/make_TX/xmit_bit_sel_RNO_0\[2\]/C  myUART_0/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/B  myUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  myUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[3\]/CLK  myUART_0/make_TX/xmit_state\[3\]/Q  myUART_0/make_TX/xmit_bit_sel_RNO\[0\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  myUART_0/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[2\]/CLK  myUART_0/make_TX/xmit_state\[2\]/Q  myUART_0/make_TX/tx_RNO_0/A  myUART_0/make_TX/tx_RNO_0/Y  myUART_0/make_TX/tx_RNO/A  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[0\]/CLK  myUART_0/make_TX/xmit_state\[0\]/Q  myUART_0/make_TX/xmit_state_RNI08QE\[0\]/A  myUART_0/make_TX/xmit_state_RNI08QE\[0\]/Y  myUART_0/make_TX/fifo_read_en0_RNO/A  myUART_0/make_TX/fifo_read_en0_RNO/Y  myUART_0/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_parity_calc/CLK  myUART_0/make_RX/rx_parity_calc/Q  myUART_0/make_RX/parity_err_RNO_3/B  myUART_0/make_RX/parity_err_RNO_3/Y  myUART_0/make_RX/parity_err_RNO/B  myUART_0/make_RX/parity_err_RNO/Y  myUART_0/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[1\]/CLK  myUART_0/make_TX/xmit_bit_sel\[1\]/Q  myUART_0/make_TX/xmit_bit_sel_RNO\[1\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  myUART_0/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[7\]/CLK  myUART_0/make_RX/rx_shift\[7\]/Q  myUART_0/make_RX/rx_shift_RNO_0\[7\]/A  myUART_0/make_RX/rx_shift_RNO_0\[7\]/Y  myUART_0/make_RX/rx_shift_RNO\[7\]/B  myUART_0/make_RX/rx_shift_RNO\[7\]/Y  myUART_0/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  myUART_0/genblk3.rx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  myUART_0/genblk3.rx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  myUART_0/genblk3.rx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  myUART_0/genblk3.rx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  myUART_0/genblk3.rx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  myUART_0/genblk3.rx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  myUART_0/genblk3.rx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  myUART_0/genblk3.rx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  myUART_0/genblk2.tx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  myUART_0/genblk2.tx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  myUART_0/genblk2.tx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  myUART_0/genblk2.tx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  myUART_0/genblk2.tx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  myUART_0/genblk2.tx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  myUART_0/genblk2.tx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  myUART_0/genblk2.tx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/samples\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/samples\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/samples\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/rx_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/framing_error_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_RX/rx_parity_calc/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_clock/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  myUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNO\[1\]/B  myUART_0/rx_state_RNO\[1\]/Y  myUART_0/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[1\]/CLK  myUART_0/rx_state\[1\]/Q  myUART_0/rx_state_RNO\[0\]/A  myUART_0/rx_state_RNO\[0\]/Y  myUART_0/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/receive_count\[0\]/CLK  myUART_0/make_RX/receive_count\[0\]/Q  myUART_0/make_RX/receive_count_RNO\[0\]/C  myUART_0/make_RX/receive_count_RNO\[0\]/Y  myUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[0\]/CLK  myUART_0/make_TX/xmit_bit_sel\[0\]/Q  myUART_0/make_TX/xmit_bit_sel_RNO\[0\]/C  myUART_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  myUART_0/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[3\]/CLK  myUART_0/make_RX/rx_bit_cnt\[3\]/Q  myUART_0/make_RX/rx_bit_cnt_RNO\[3\]/A  myUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  myUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[7\]/CLK  myUART_0/make_RX/rx_shift\[7\]/Q  myUART_0/make_RX/rx_shift_RNO_0\[6\]/A  myUART_0/make_RX/rx_shift_RNO_0\[6\]/Y  myUART_0/make_RX/rx_shift_RNO\[6\]/C  myUART_0/make_RX/rx_shift_RNO\[6\]/Y  myUART_0/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/framing_error_int/CLK  myUART_0/make_RX/framing_error_int/Q  myUART_0/make_RX/framing_error_int_RNIT98I/A  myUART_0/make_RX/framing_error_int_RNIT98I/Y  myUART_0/make_RX/framing_error_RNO/C  myUART_0/make_RX/framing_error_RNO/Y  myUART_0/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNO\[1\]/A  myUART_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  myUART_0/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[1\]/CLK  myUART_0/make_TX/xmit_state\[1\]/Q  myUART_0/make_TX/xmit_state_RNI73AQ\[1\]/B  myUART_0/make_TX/xmit_state_RNI73AQ\[1\]/Y  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/A  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/Y  myUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[2\]/CLK  myUART_0/make_RX/rx_bit_cnt\[2\]/Q  myUART_0/make_RX/rx_bit_cnt_RNO\[2\]/A  myUART_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  myUART_0/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[5\]/CLK  myUART_0/make_TX/xmit_state\[5\]/Q  myUART_0/make_TX/tx_parity_RNO_0/B  myUART_0/make_TX/tx_parity_RNO_0/Y  myUART_0/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_parity/CLK  myUART_0/make_TX/tx_parity/Q  myUART_0/make_TX/tx_RNO_1/A  myUART_0/make_TX/tx_RNO_1/Y  myUART_0/make_TX/tx_RNO/B  myUART_0/make_TX/tx_RNO/Y  myUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[6\]/CLK  myUART_0/make_TX/xmit_state\[6\]/Q  myUART_0/make_TX/xmit_state_RNI73AQ\[1\]/A  myUART_0/make_TX/xmit_state_RNI73AQ\[1\]/Y  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/A  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/Y  myUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[8\]/CLK  myUART_0/make_RX/rx_shift\[8\]/Q  myUART_0/make_RX/rx_shift_RNO_0\[8\]/C  myUART_0/make_RX/rx_shift_RNO_0\[8\]/Y  myUART_0/make_RX/rx_shift_RNO\[8\]/B  myUART_0/make_RX/rx_shift_RNO\[8\]/Y  myUART_0/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[2\]/CLK  myUART_0/make_TX/xmit_state\[2\]/Q  myUART_0/make_TX/xmit_state_RNO\[2\]/B  myUART_0/make_TX/xmit_state_RNO\[2\]/Y  myUART_0/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[0\]/CLK  myUART_0/make_RX/rx_bit_cnt\[0\]/Q  myUART_0/make_RX/rx_bit_cnt_RNO\[0\]/A  myUART_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  myUART_0/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/fifo_write/CLK  myUART_0/make_RX/fifo_write/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI1HP9/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI1HP9/Y  myUART_0/overflow_reg_RNO/A  myUART_0/overflow_reg_RNO/Y  myUART_0/overflow_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_RX/fifo_write/CLK  myUART_0/make_RX/fifo_write/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/B  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_bit_cnt\[1\]/CLK  myUART_0/make_RX/rx_bit_cnt\[1\]/Q  myUART_0/make_RX/rx_bit_cnt_RNO\[1\]/B  myUART_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  myUART_0/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[0\]/CLK  myUART_0/rx_state\[0\]/Q  myUART_0/rx_state_RNO\[0\]/C  myUART_0/rx_state_RNO\[0\]/Y  myUART_0/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNO/A  myUART_0/make_CLOCK_GEN/xmit_clock_RNO/Y  myUART_0/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[5\]/CLK  myUART_0/make_TX/xmit_state\[5\]/Q  myUART_0/make_TX/tx_parity_RNO/C  myUART_0/make_TX/tx_parity_RNO/Y  myUART_0/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_state\[1\]/CLK  myUART_0/rx_state\[1\]/Q  myUART_0/rx_state_RNO\[1\]/A  myUART_0/rx_state_RNO\[1\]/Y  myUART_0/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_bit_sel\[3\]/CLK  myUART_0/make_TX/xmit_bit_sel\[3\]/Q  myUART_0/make_TX/xmit_bit_sel_RNO\[3\]/A  myUART_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  myUART_0/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[0\]/CLK  myUART_0/make_TX/xmit_state\[0\]/Q  myUART_0/make_TX/xmit_state_RNO\[0\]/B  myUART_0/make_TX/xmit_state_RNO\[0\]/Y  myUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/clear_parity_reg/CLK  myUART_0/clear_parity_reg/Q  myUART_0/make_RX/framing_error_RNO/A  myUART_0/make_RX/framing_error_RNO/Y  myUART_0/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/clear_parity_reg/CLK  myUART_0/clear_parity_reg/Q  myUART_0/make_RX/parity_err_RNO/C  myUART_0/make_RX/parity_err_RNO/Y  myUART_0/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[7\]/CLK  myUART_0/make_RX/rx_shift\[7\]/Q  myUART_0/make_RX/rx_byte_RNO\[7\]/A  myUART_0/make_RX/rx_byte_RNO\[7\]/Y  myUART_0/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[0\]/CLK  myUART_0/make_TX/xmit_state\[0\]/Q  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/B  myUART_0/make_TX/xmit_state_RNILSFO1\[0\]/Y  myUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/clear_parity_reg/CLK  myUART_0/clear_parity_reg/Q  myUART_0/make_RX/parity_err_RNO_0/C  myUART_0/make_RX/parity_err_RNO_0/Y  myUART_0/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT myUART_0/make_TX/fifo_read_en0/CLK  myUART_0/make_TX/fifo_read_en0/QN  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_parity_calc/CLK  myUART_0/make_RX/rx_parity_calc/Q  myUART_0/make_RX/rx_parity_calc_RNO/A  myUART_0/make_RX/rx_parity_calc_RNO/Y  myUART_0/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/tx_parity/CLK  myUART_0/make_TX/tx_parity/Q  myUART_0/make_TX/tx_parity_RNO/A  myUART_0/make_TX/tx_parity_RNO/Y  myUART_0/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[1\]/CLK  myUART_0/make_TX/xmit_state\[1\]/Q  myUART_0/make_TX/xmit_state_RNO\[2\]/C  myUART_0/make_TX/xmit_state_RNO\[2\]/Y  myUART_0/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[1\]/CLK  myUART_0/make_RX/rx_shift\[1\]/Q  myUART_0/make_RX/rx_shift_RNO\[0\]/A  myUART_0/make_RX/rx_shift_RNO\[0\]/Y  myUART_0/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[2\]/CLK  myUART_0/make_RX/rx_shift\[2\]/Q  myUART_0/make_RX/rx_shift_RNO\[1\]/A  myUART_0/make_RX/rx_shift_RNO\[1\]/Y  myUART_0/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[3\]/CLK  myUART_0/make_RX/rx_shift\[3\]/Q  myUART_0/make_RX/rx_shift_RNO\[2\]/A  myUART_0/make_RX/rx_shift_RNO\[2\]/Y  myUART_0/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[4\]/CLK  myUART_0/make_RX/rx_shift\[4\]/Q  myUART_0/make_RX/rx_shift_RNO\[3\]/A  myUART_0/make_RX/rx_shift_RNO\[3\]/Y  myUART_0/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[5\]/CLK  myUART_0/make_RX/rx_shift\[5\]/Q  myUART_0/make_RX/rx_shift_RNO\[4\]/A  myUART_0/make_RX/rx_shift_RNO\[4\]/Y  myUART_0/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[6\]/CLK  myUART_0/make_RX/rx_shift\[6\]/Q  myUART_0/make_RX/rx_shift_RNO\[5\]/A  myUART_0/make_RX/rx_shift_RNO\[5\]/Y  myUART_0/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/xmit_clock_RNO/B  myUART_0/make_CLOCK_GEN/xmit_clock_RNO/Y  myUART_0/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/rx_dout_reg_empty/CLK  myUART_0/rx_dout_reg_empty/Q  myUART_0/genblk1.RXRDY_RNO/A  myUART_0/genblk1.RXRDY_RNO/Y  myUART_0/genblk1.RXRDY/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  myUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  myUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/fifo_write_tx/CLK  myUART_0/fifo_write_tx/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[0\]/CLK  myUART_0/make_RX/rx_byte\[0\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[1\]/CLK  myUART_0/make_RX/rx_byte\[1\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[2\]/CLK  myUART_0/make_RX/rx_byte\[2\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[3\]/CLK  myUART_0/make_RX/rx_byte\[3\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[4\]/CLK  myUART_0/make_RX/rx_byte\[4\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[5\]/CLK  myUART_0/make_RX/rx_byte\[5\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[6\]/CLK  myUART_0/make_RX/rx_byte\[6\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[7\]/CLK  myUART_0/make_RX/rx_byte\[7\]/Q  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/A  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/Y  myUART_0/genblk3.rx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[1\]/CLK  myUART_0/make_RX/samples\[1\]/Q  myUART_0/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_TX/xmit_state\[6\]/CLK  myUART_0/make_TX/xmit_state\[6\]/Q  myUART_0/make_TX/xmit_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/clear_framing_error_reg0/CLK  myUART_0/clear_framing_error_reg0/Q  myUART_0/clear_parity_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[0\]/CLK  myUART_0/genblk3.rx_fifo/DO\[0\]/Q  myUART_0/rx_dout_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[1\]/CLK  myUART_0/genblk3.rx_fifo/DO\[1\]/Q  myUART_0/rx_dout_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[2\]/CLK  myUART_0/genblk3.rx_fifo/DO\[2\]/Q  myUART_0/rx_dout_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[3\]/CLK  myUART_0/genblk3.rx_fifo/DO\[3\]/Q  myUART_0/rx_dout_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[4\]/CLK  myUART_0/genblk3.rx_fifo/DO\[4\]/Q  myUART_0/rx_dout_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[5\]/CLK  myUART_0/genblk3.rx_fifo/DO\[5\]/Q  myUART_0/rx_dout_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[6\]/CLK  myUART_0/genblk3.rx_fifo/DO\[6\]/Q  myUART_0/rx_dout_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk3.rx_fifo/DO\[7\]/CLK  myUART_0/genblk3.rx_fifo/DO\[7\]/Q  myUART_0/rx_dout_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[0\]/CLK  myUART_0/genblk2.tx_fifo/DO\[0\]/Q  myUART_0/make_TX/tx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[1\]/CLK  myUART_0/genblk2.tx_fifo/DO\[1\]/Q  myUART_0/make_TX/tx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[2\]/CLK  myUART_0/genblk2.tx_fifo/DO\[2\]/Q  myUART_0/make_TX/tx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[3\]/CLK  myUART_0/genblk2.tx_fifo/DO\[3\]/Q  myUART_0/make_TX/tx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[4\]/CLK  myUART_0/genblk2.tx_fifo/DO\[4\]/Q  myUART_0/make_TX/tx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[5\]/CLK  myUART_0/genblk2.tx_fifo/DO\[5\]/Q  myUART_0/make_TX/tx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[6\]/CLK  myUART_0/genblk2.tx_fifo/DO\[6\]/Q  myUART_0/make_TX/tx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/genblk2.tx_fifo/DO\[7\]/CLK  myUART_0/genblk2.tx_fifo/DO\[7\]/Q  myUART_0/make_TX/tx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/clear_parity_en_1/CLK  myUART_0/make_RX/clear_parity_en_1/Q  myUART_0/clear_framing_error_reg0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[1\]/CLK  myUART_0/make_RX/rx_shift\[1\]/Q  myUART_0/make_RX/rx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[2\]/CLK  myUART_0/make_RX/rx_shift\[2\]/Q  myUART_0/make_RX/rx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[3\]/CLK  myUART_0/make_RX/rx_shift\[3\]/Q  myUART_0/make_RX/rx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[4\]/CLK  myUART_0/make_RX/rx_shift\[4\]/Q  myUART_0/make_RX/rx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[5\]/CLK  myUART_0/make_RX/rx_shift\[5\]/Q  myUART_0/make_RX/rx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[6\]/CLK  myUART_0/make_RX/rx_shift\[6\]/Q  myUART_0/make_RX/rx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_shift\[0\]/CLK  myUART_0/make_RX/rx_shift\[0\]/Q  myUART_0/make_RX/rx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/make_RX/samples\[2\]/CLK  myUART_0/make_RX/samples\[2\]/Q  myUART_0/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[0\]/CLK  myUART_0/tx_hold_reg\[0\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[1\]/CLK  myUART_0/tx_hold_reg\[1\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[2\]/CLK  myUART_0/tx_hold_reg\[2\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[3\]/CLK  myUART_0/tx_hold_reg\[3\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[4\]/CLK  myUART_0/tx_hold_reg\[4\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[5\]/CLK  myUART_0/tx_hold_reg\[5\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[6\]/CLK  myUART_0/tx_hold_reg\[6\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/tx_hold_reg\[7\]/CLK  myUART_0/tx_hold_reg\[7\]/Q  myUART_0/genblk2.tx_fifo/myUART_myUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  PARITY_ERR_pad/D  PARITY_ERR_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNINQUC\[0\]/S  myUART_0/rx_dout_reg_RNINQUC\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNIRUUC\[2\]/S  myUART_0/rx_dout_reg_RNIRUUC\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNIPSUC\[1\]/S  myUART_0/rx_dout_reg_RNIPSUC\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNI59VC\[7\]/S  myUART_0/rx_dout_reg_RNI59VC\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNIT0VC\[3\]/S  myUART_0/rx_dout_reg_RNIT0VC\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNI37VC\[6\]/S  myUART_0/rx_dout_reg_RNI37VC\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNI15VC\[5\]/S  myUART_0/rx_dout_reg_RNI15VC\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/parity_err/CLK  myUART_0/make_RX/parity_err/Q  myUART_0/rx_dout_reg_RNIV2VC\[4\]/S  myUART_0/rx_dout_reg_RNIV2VC\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[0\]/CLK  myUART_0/make_RX/rx_byte\[0\]/Q  myUART_0/rx_dout_reg_RNINQUC\[0\]/B  myUART_0/rx_dout_reg_RNINQUC\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[1\]/CLK  myUART_0/make_RX/rx_byte\[1\]/Q  myUART_0/rx_dout_reg_RNIPSUC\[1\]/B  myUART_0/rx_dout_reg_RNIPSUC\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[2\]/CLK  myUART_0/make_RX/rx_byte\[2\]/Q  myUART_0/rx_dout_reg_RNIRUUC\[2\]/B  myUART_0/rx_dout_reg_RNIRUUC\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[3\]/CLK  myUART_0/make_RX/rx_byte\[3\]/Q  myUART_0/rx_dout_reg_RNIT0VC\[3\]/B  myUART_0/rx_dout_reg_RNIT0VC\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[4\]/CLK  myUART_0/make_RX/rx_byte\[4\]/Q  myUART_0/rx_dout_reg_RNIV2VC\[4\]/B  myUART_0/rx_dout_reg_RNIV2VC\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[5\]/CLK  myUART_0/make_RX/rx_byte\[5\]/Q  myUART_0/rx_dout_reg_RNI15VC\[5\]/B  myUART_0/rx_dout_reg_RNI15VC\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[6\]/CLK  myUART_0/make_RX/rx_byte\[6\]/Q  myUART_0/rx_dout_reg_RNI37VC\[6\]/B  myUART_0/rx_dout_reg_RNI37VC\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT myUART_0/make_RX/rx_byte\[7\]/CLK  myUART_0/make_RX/rx_byte\[7\]/Q  myUART_0/rx_dout_reg_RNI59VC\[7\]/B  myUART_0/rx_dout_reg_RNI59VC\[7\]/Y  	(10.0:10.0:10.0) )

  )
)
)
