// Seed: 1160904525
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic \id_4 ;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd61,
    parameter id_3 = 32'd90
) (
    _id_1,
    _id_2,
    _id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire _id_3;
  input wire _id_2;
  inout wire _id_1;
  assign id_4[id_1#(.id_2(1'b0))] = 1;
  logic [id_3  ==  id_1 : -1 'b0] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
