Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 22 18:26:36 2023
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file vivado_build/x393_boson.timing_summary_impl
| Design       : x393
| Device       : 7z030-fbg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DQSL (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DQSU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffclk1p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0               154359        0.037        0.000                      0               154359        0.001        0.000                       0                 62965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
axi_aclk        {0.000 10.000}       20.000          50.000          
  axihp_clk     {0.000 3.333}        6.667           150.000         
  clk_fb        {0.000 10.000}       20.000          50.000          
  ddr3_clk      {0.000 1.250}        2.500           400.000         
  ddr3_clk_div  {0.000 2.500}        5.000           200.000         
  ddr3_clk_ref  {0.000 2.500}        5.000           200.000         
  ddr3_mclk     {1.250 3.750}        5.000           200.000         
  ddr3_sdclk    {0.000 1.250}        2.500           400.000         
  multi_clkfb   {0.000 10.000}       20.000          50.000          
  sclk          {0.000 5.000}        10.000          100.000         
  xclk          {0.000 2.083}        4.167           240.000         
clk_boson0      {0.000 18.518}       37.037          27.000          
  clk_fb_pre    {0.000 18.518}       37.037          27.000          
  iclk0         {-3.836 14.683}      37.037          27.000          
  iclk1x0       {-3.836 6.746}       21.164          47.250          
  iclk2x0       {-3.836 1.455}       10.582          94.500          
clk_boson1      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_1  {0.000 18.518}       37.037          27.000          
  iclk1         {-3.836 14.683}      37.037          27.000          
  iclk1x1       {-3.836 6.746}       21.164          47.250          
  iclk2x1       {-3.836 1.455}       10.582          94.500          
clk_boson2      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_2  {0.000 18.518}       37.037          27.000          
  iclk1x2       {-3.836 6.746}       21.164          47.250          
  iclk2         {-3.836 14.683}      37.037          27.000          
  iclk2x2       {-3.836 1.455}       10.582          94.500          
clk_boson3      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_3  {0.000 18.518}       37.037          27.000          
  iclk1x3       {-3.836 6.746}       21.164          47.250          
  iclk2x3       {-3.836 1.455}       10.582          94.500          
  iclk3         {-3.836 14.683}      37.037          27.000          
ffclk0          {0.000 20.833}       41.667          24.000          
gtrefclk        {0.000 3.333}        6.666           150.015         
rx_clk          {0.000 3.333}        6.666           150.015         
txoutclk        {0.000 3.333}        6.666           150.015         
usrclk2         {0.000 6.666}        13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_aclk             13.344        0.000                      0                 2687        0.047        0.000                      0                 2687        7.000        0.000                       0                   737  
  axihp_clk           0.427        0.000                      0                10211        0.044        0.000                      0                10211        0.267        0.000                       0                  3866  
  clk_fb                                                                                                                                                         18.751        0.000                       0                     2  
  ddr3_clk                                                                                                                                                        0.279        0.000                       0                    45  
  ddr3_clk_div        0.332        0.000                      0                 2158        0.117        0.000                      0                 2158        1.389        0.000                       0                   755  
  ddr3_clk_ref                                                                                                                                                    0.264        0.000                       0                     5  
  ddr3_mclk           0.293        0.000                      0                86526        0.037        0.000                      0                86526        0.001        0.000                       0                 34938  
  ddr3_sdclk                                                                                                                                                      1.092        0.000                       0                     3  
  multi_clkfb                                                                                                                                                    18.751        0.000                       0                     2  
  sclk                4.117        0.000                      0                 3295        0.047        0.000                      0                 3295        4.090        0.000                       0                  1572  
  xclk                0.063        0.000                      0                33097        0.038        0.000                      0                33097        0.875        0.000                       0                 13493  
clk_boson0                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre                                                                                                                                                     35.788        0.000                       0                     2  
  iclk0              31.206        0.000                      0                 2318        0.066        0.000                      0                 2318       17.608        0.000                       0                  1177  
  iclk1x0             8.162        0.000                      0                   94        0.055        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x0                                                                                                                                                         4.941        0.000                       0                    12  
clk_boson1                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_1                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1              30.249        0.000                      0                 2319        0.042        0.000                      0                 2319       17.608        0.000                       0                  1177  
  iclk1x1             8.147        0.000                      0                   94        0.145        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x1                                                                                                                                                         4.941        0.000                       0                    11  
clk_boson2                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_2                                                                                                                                                   35.788        0.000                       0                     2  
  iclk1x2             7.927        0.000                      0                   94        0.154        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2              30.471        0.000                      0                 2321        0.084        0.000                      0                 2321       17.608        0.000                       0                  1177  
  iclk2x2                                                                                                                                                         4.941        0.000                       0                    12  
clk_boson3                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_3                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1x3             7.693        0.000                      0                   94        0.159        0.000                      0                   94        9.802        0.000                       0                    66  
  iclk2x3                                                                                                                                                         4.941        0.000                       0                    11  
  iclk3              30.682        0.000                      0                 2321        0.042        0.000                      0                 2321       17.608        0.000                       0                  1177  
ffclk0               39.754        0.000                      0                    1        0.798        0.000                      0                    1       20.483        0.000                       0                     1  
gtrefclk              4.143        0.000                      0                   45        0.223        0.000                      0                   45        2.553        0.000                       0                    25  
rx_clk                0.523        0.000                      0                  917        0.111        0.000                      0                  917        2.423        0.000                       0                   329  
txoutclk              1.122        0.000                      0                  232        0.167        0.000                      0                  232        2.666        0.000                       0                   138  
usrclk2               4.612        0.000                      0                 4575        0.050        0.000                      0                 4575        5.756        0.000                       0                  2024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ddr3_clk_div  ddr3_clk            0.208        0.000                      0                   23        0.172        0.000                      0                   23  
ddr3_mclk     ddr3_clk_div        0.004        0.000                      0                  146        1.400        0.000                      0                  146  
ddr3_clk_div  ddr3_mclk           2.822        0.000                      0                   76        0.394        0.000                      0                   76  
iclk1x0       iclk0               3.413        0.000                      0                   28        0.099        0.000                      0                   28  
iclk2x0       iclk1x0             4.225        0.000                      0                    1        5.032        0.000                      0                    1  
iclk0         iclk2x0             1.442        0.000                      0                    1        2.588        0.000                      0                    1  
iclk1x1       iclk1               3.038        0.000                      0                   28        0.110        0.000                      0                   28  
iclk2x1       iclk1x1             3.568        0.000                      0                    1        5.226        0.000                      0                    1  
iclk1         iclk2x1             1.517        0.000                      0                    1        2.317        0.000                      0                    1  
iclk2x2       iclk1x2             4.089        0.000                      0                    1        5.073        0.000                      0                    1  
iclk1x2       iclk2               3.479        0.000                      0                   28        0.105        0.000                      0                   28  
iclk2         iclk2x2             1.645        0.000                      0                    1        2.476        0.000                      0                    1  
iclk2x3       iclk1x3             3.526        0.000                      0                    1        5.237        0.000                      0                    1  
iclk3         iclk2x3             1.289        0.000                      0                    1        2.456        0.000                      0                    1  
iclk1x3       iclk3               2.996        0.000                      0                   28        0.111        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axihp_clk          axihp_clk                2.795        0.000                      0                   23        0.609        0.000                      0                   23  
**async_default**  ddr3_mclk          ddr3_mclk                0.789        0.000                      0                  453        0.289        0.000                      0                  453  
**async_default**  iclk0              iclk0                   34.954        0.000                      0                    5        0.480        0.000                      0                    5  
**async_default**  iclk1x0            iclk0                    1.298        0.000                      0                    1        2.631        0.000                      0                    1  
**async_default**  iclk1              iclk1                   33.842        0.000                      0                    5        0.391        0.000                      0                    5  
**async_default**  iclk1x1            iclk1                    0.897        0.000                      0                    1        2.615        0.000                      0                    1  
**async_default**  iclk1x2            iclk2                    1.246        0.000                      0                    1        2.640        0.000                      0                    1  
**async_default**  iclk2              iclk2                   33.861        0.000                      0                    5        0.395        0.000                      0                    5  
**async_default**  iclk1x3            iclk3                    1.173        0.000                      0                    1        2.483        0.000                      0                    1  
**async_default**  iclk3              iclk3                   33.283        0.000                      0                    5        0.483        0.000                      0                    5  
**async_default**  sclk               sclk                     5.123        0.000                      0                   17        0.364        0.000                      0                   17  
**async_default**  usrclk2            usrclk2                  5.698        0.000                      0                    7        1.033        0.000                      0                    7  
**async_default**  xclk               xclk                     0.654        0.000                      0                   72        0.438        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       13.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.344ns  (required time - arrival time)
  Source:                 mcntrl393_i/select_buf2rd_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_i/MAXIGP0RDATA[23]
                            (rising edge-triggered cell PS7 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (axi_aclk rise@20.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.510ns (8.342%)  route 5.604ns (91.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.382     1.382    mcntrl393_i/axi_aclk
    SLICE_X57Y144        FDRE                                         r  mcntrl393_i/select_buf2rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.246     1.628 r  mcntrl393_i/select_buf2rd_reg/Q
                         net (fo=34, routed)          2.496     4.124    cmd_readback_i/lopt_1
    SLICE_X93Y152        LUT4 (Prop_lut4_I1_O)        0.158     4.282 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_38/O
                         net (fo=1, routed)           1.136     5.418    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[23]_1
    SLICE_X71Y152        LUT5 (Prop_lut5_I4_O)        0.053     5.471 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_38_1/O
                         net (fo=1, routed)           0.682     6.153    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[23]
    SLICE_X56Y150        LUT6 (Prop_lut6_I5_O)        0.053     6.206 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_38_2/O
                         net (fo=1, routed)           1.290     7.496    axird_rdata[23]
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0RDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.336    21.336    axi_aclk
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0ACLK
                         clock pessimism              0.089    21.425    
                         clock uncertainty           -0.035    21.390    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[23])
                                                     -0.550    20.840    ps7_i
  -------------------------------------------------------------------
                         required time                         20.840    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 13.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 axibram_write_i/wresp_i/inreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axibram_write_i/wresp_i/ram_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.331%)  route 0.107ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.553     0.553    axibram_write_i/wresp_i/axi_aclk
    SLICE_X28Y149        FDRE                                         r  axibram_write_i/wresp_i/inreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  axibram_write_i/wresp_i/inreg_reg[4]/Q
                         net (fo=1, routed)           0.107     0.760    axibram_write_i/wresp_i/ram_reg_0_15_0_5/DIC0
    SLICE_X26Y149        RAMD32                                       r  axibram_write_i/wresp_i/ram_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.757     0.757    axibram_write_i/wresp_i/ram_reg_0_15_0_5/WCLK
    SLICE_X26Y149        RAMD32                                       r  axibram_write_i/wresp_i/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.173     0.584    
    SLICE_X26Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.713    axibram_write_i/wresp_i/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/bufg_axi_aclk_i/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y32    cmd_readback_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register0_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.308ns (5.175%)  route 5.644ns (94.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.419 - 6.667 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.391     4.830    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X34Y140        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.308     5.138 r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         5.644    10.782    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/regs_reg[4][0]
    SLICE_X111Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register0_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.542    11.419    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/hclk
    SLICE_X111Y1         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register0_r_reg[7]/C
                         clock pessimism              0.229    11.648    
                         clock uncertainty           -0.071    11.576    
    SLICE_X111Y1         FDRE (Setup_fdre_C_R)       -0.367    11.209    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register0_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  0.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.630     1.887    mult_saxi_wr_i/fifo_same_clock_i/hclk
    SLICE_X31Y184        FDRE                                         r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y184        FDRE (Prop_fdre_C_Q)         0.091     1.978 r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[16]/Q
                         net (fo=1, routed)           0.055     2.033    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_12_17/DIC0
    SLICE_X30Y184        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.853     2.395    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_12_17/WCLK
    SLICE_X30Y184        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.497     1.898    
    SLICE_X30Y184        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.989    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axihp_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1      clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X36Y149       sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_set_i/ram_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X46Y134       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk
  To Clock:  ddr3_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.221         2.500       0.279      BUFR_X1Y8        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/ps_dout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSEN
                            (rising edge-triggered cell MMCME2_ADV clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_clk_div rise@5.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.837ns (25.612%)  route 2.431ns (74.388%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 8.521 - 5.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.791     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psincdec_reg_0
    SLICE_X64Y101        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/ps_dout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.269     4.206 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/ps_dout_r_reg[3]/Q
                         net (fo=6, routed)           0.713     4.919    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/Q[3]
    SLICE_X65Y100        LUT6 (Prop_lut6_I1_O)        0.053     4.972 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psen0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.972    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psen0_carry_i_2_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.351     5.323 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psen0_carry/CO[2]
                         net (fo=4, routed)           0.460     5.783    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psen0
    SLICE_X66Y102        LUT2 (Prop_lut2_I1_O)        0.164     5.947 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i_i_1/O
                         net (fo=1, routed)           1.258     7.205    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.615     8.521    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/psincdec_reg_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
                         clock pessimism              0.256     8.777    
                         clock uncertainty           -0.085     8.692    
    MMCME2_ADV_X1Y2      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSEN)
                                                     -1.155     7.537    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/ld_odly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/fdly_pre_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk_div rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.463%)  route 0.087ns (40.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.271     1.424    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/psincdec_reg_0
    SLICE_X119Y136       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/ld_odly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y136       FDRE (Prop_fdre_C_Q)         0.100     1.524 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/ld_odly_reg[1]/Q
                         net (fo=5, routed)           0.087     1.611    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/ld_odly_reg[1][0]
    SLICE_X118Y136       LUT3 (Prop_lut3_I1_O)        0.028     1.639 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/fdly_pre[0]_i_1__8/O
                         net (fo=1, routed)           0.000     1.639    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/fdly_pre[0]_i_1__8_n_0
    SLICE_X118Y136       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/fdly_pre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.308     1.740    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/psincdec_reg
    SLICE_X118Y136       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/fdly_pre_reg[0]/C
                         clock pessimism             -0.305     1.435    
    SLICE_X118Y136       FDRE (Hold_fdre_C_D)         0.087     1.522    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/dq_out_dly_i/fdly_pre_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         5.000       2.779      BUFR_X1Y9        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_ref
  To Clock:  ddr3_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 frame_sequencer_block[3].cmd_frame_sequencer_i/wpage_asap_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/page_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        4.433ns  (logic 0.399ns (9.000%)  route 4.034ns (91.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 10.763 - 6.250 ) 
    Source Clock Delay      (SCD):    4.970ns = ( 6.220 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.559     6.220    frame_sequencer_block[3].cmd_frame_sequencer_i/mclk
    SLICE_X71Y177        FDRE                                         r  frame_sequencer_block[3].cmd_frame_sequencer_i/wpage_asap_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y177        FDRE (Prop_fdre_C_Q)         0.246     6.466 r  frame_sequencer_block[3].cmd_frame_sequencer_i/wpage_asap_reg[0]/Q
                         net (fo=14, routed)          4.034    10.500    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/absolute_frames[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.153    10.653 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/page_r[0]_i_1__10/O
                         net (fo=1, routed)           0.000    10.653    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/page_r[0]_i_1__10_n_0
    SLICE_X28Y68         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/page_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.336    10.763    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/mclk
    SLICE_X28Y68         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/page_r_reg[0]/C
                         clock pessimism              0.234    10.997    
                         clock uncertainty           -0.085    10.912    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.035    10.947    sensors393_i/sensor_channel_block[3].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/page_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/crc16_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/i_crc16/ram_i/RAMB36E1_i/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.902%)  route 0.151ns (56.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 3.646 - 1.250 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 3.102 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       0.637     3.102    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/mclk
    SLICE_X8Y42          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/crc16_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     3.220 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/crc16_addr_reg[1]/Q
                         net (fo=1, routed)           0.151     3.371    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/i_crc16/ram_i/crc16_addr_reg[7][1]
    RAMB18_X0Y17         RAMB18E1                                     r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/i_crc16/ram_i/RAMB36E1_i/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       0.894     3.646    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/i_crc16/ram_i/mclk
    RAMB18_X0Y17         RAMB18E1                                     r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/i_crc16/ram_i/RAMB36E1_i/CLKARDCLK
                         clock pessimism             -0.495     3.151    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.334    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/serial_103993_i/serial_fslp_i/crc16_xmodem_i/i_crc16/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_mclk
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/DCLK      n/a            4.999         5.000       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
Low Pulse Width   Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y0   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
High Pulse Width  Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_sdclk
  To Clock:  ddr3_sdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_sdclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         2.500       1.092      BUFIO_X1Y9       mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/iclk_bufio_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  multi_clkfb
  To Clock:  multi_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multi_clkfb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk fall@5.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.269ns (34.532%)  route 0.510ns (65.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 9.669 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.623     5.062    event_logger_i/i_imu_spi/CLK
    SLICE_X101Y180       FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y180       FDRE (Prop_fdre_C_Q)         0.269     5.331 r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/Q
                         net (fo=2, routed)           0.510     5.841    event_logger_i/i_imu_spi/sngl_wire_stb_reg_n_0_[0]
    SLICE_X102Y178       FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk fall edge)       5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     6.476    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.559 f  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538     8.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113     8.210 f  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.459     9.669    event_logger_i/i_imu_spi/CLK
    SLICE_X102Y178       FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.368    10.037    
                         clock uncertainty           -0.075     9.962    
    SLICE_X102Y178       FDRE (Setup_fdre_C_D)       -0.004     9.958    event_logger_i/i_imu_spi/sngl_wire_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.958    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  4.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 timing393_i/camsync393_i/dis_trig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/decim_cnt1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.302ns (69.000%)  route 0.136ns (31.000%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.602     1.859    timing393_i/camsync393_i/CLK
    SLICE_X117Y148       FDRE                                         r  timing393_i/camsync393_i/dis_trig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y148       FDRE (Prop_fdre_C_Q)         0.100     1.959 r  timing393_i/camsync393_i/dis_trig_reg[1]/Q
                         net (fo=33, routed)          0.135     2.094    timing393_i/camsync393_i/dis_trig_reg_n_0_[1]
    SLICE_X118Y148       LUT3 (Prop_lut3_I2_O)        0.028     2.122 r  timing393_i/camsync393_i/decim_cnt1[0]_i_5/O
                         net (fo=1, routed)           0.000     2.122    timing393_i/camsync393_i/decim_cnt1[0]_i_5_n_0
    SLICE_X118Y148       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.228 r  timing393_i/camsync393_i/decim_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.228    timing393_i/camsync393_i/decim_cnt1_reg[0]_i_1_n_0
    SLICE_X118Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.255 r  timing393_i/camsync393_i/decim_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.256    timing393_i/camsync393_i/decim_cnt1_reg[4]_i_1_n_0
    SLICE_X118Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.297 r  timing393_i/camsync393_i/decim_cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.297    timing393_i/camsync393_i/decim_cnt1_reg[8]_i_1_n_7
    SLICE_X118Y150       FDRE                                         r  timing393_i/camsync393_i/decim_cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.909     2.451    timing393_i/camsync393_i/CLK
    SLICE_X118Y150       FDRE                                         r  timing393_i/camsync393_i/decim_cnt1_reg[8]/C
                         clock pessimism             -0.293     2.158    
    SLICE_X118Y150       FDRE (Hold_fdre_C_D)         0.092     2.250    timing393_i/camsync393_i/decim_cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y10  clocks393_i/sync_clk_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X90Y167   event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X90Y166   event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/fifo_byte_pntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/fill_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.534ns (14.195%)  route 3.228ns (85.804%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 8.851 - 4.167 ) 
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.589     5.028    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/xclk
    SLICE_X81Y31         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/fifo_byte_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y31         FDRE (Prop_fdre_C_Q)         0.269     5.297 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/fifo_byte_pntr_reg[0]/Q
                         net (fo=49, routed)          0.779     6.076    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[2].fifo_same_clock_i/fifo_byte_pntr[0]
    SLICE_X85Y32         LUT6 (Prop_lut6_I4_O)        0.053     6.129 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[2].fifo_same_clock_i/outreg[8]_i_6__0/O
                         net (fo=7, routed)           0.697     6.827    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[2].fifo_same_clock_i/d_out_reg[0]
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.053     6.880 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[2].fifo_same_clock_i/outreg[8]_i_4__4/O
                         net (fo=2, routed)           0.460     7.340    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/cry_ff_reg_3
    SLICE_X81Y31         LUT6 (Prop_lut6_I1_O)        0.053     7.393 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/outreg[8]_i_2__12/O
                         net (fo=9, routed)           0.458     7.851    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/bytes_out0
    SLICE_X77Y31         LUT6 (Prop_lut6_I1_O)        0.053     7.904 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/outreg[8]_i_1__17/O
                         net (fo=18, routed)          0.432     8.337    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/outreg[8]_i_1__17_n_0
    SLICE_X75Y29         LUT2 (Prop_lut2_I0_O)        0.053     8.390 r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/fill[3]_i_1__40/O
                         net (fo=4, routed)           0.400     8.790    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/fill[3]_i_1__40_n_0
    SLICE_X74Y29         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/fill_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.474     8.851    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/xclk
    SLICE_X74Y29         FDRE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/fill_reg[1]/C
                         clock pessimism              0.313     9.164    
                         clock uncertainty           -0.067     9.096    
    SLICE_X74Y29         FDRE (Setup_fdre_C_CE)      -0.244     8.852    compressor393_i/cmprs_channel_block[1].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/fill_reg[1]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/ina_rom_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/reord_buf_ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.743%)  route 0.248ns (71.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.621     1.878    compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/xclk
    SLICE_X99Y27         FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/ina_rom_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y27         FDRE (Prop_fdre_C_Q)         0.100     1.978 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/ina_rom_reg[0]/Q
                         net (fo=24, routed)          0.248     2.226    compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/reord_buf_ram_reg_0_15_0_5/ADDRD0
    SLICE_X100Y28        RAMD32                                       r  compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/reord_buf_ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.842     2.384    compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/reord_buf_ram_reg_0_15_0_5/WCLK
    SLICE_X100Y28        RAMD32                                       r  compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/reord_buf_ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.493     1.891    
    SLICE_X100Y28        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.188    compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_out_i/reord_buf_ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xclk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         4.167       0.875      DSP48_X4Y7      compressor393_i/cmprs_channel_block[0].jp_channel_i/focus_sharp393_i/mult_p_r_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X102Y6    compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_in_i/bufh_ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X96Y73    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/ram_reg_0_15_6_8/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson0
  To Clock:  clk_boson0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson0
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns1_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre
  To Clock:  clk_fb_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       31.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.206ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@70.238ns - iclk0 rise@33.201ns)
  Data Path Delay:        5.329ns  (logic 0.697ns (13.080%)  route 4.632ns (86.920%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 74.156 - 70.238 ) 
    Source Clock Delay      (SCD):    4.281ns = ( 37.482 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    34.111 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.196    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.284 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    36.767 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.715    37.482    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X23Y31         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.246    37.728 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.285    39.013    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRB0
    SLICE_X14Y32         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.173    39.186 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMB/O
                         net (fo=71, routed)          1.369    40.555    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/p_8_in[2]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.172    40.727 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92/O
                         net (fo=1, routed)           0.576    41.302    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.053    41.355 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43/O
                         net (fo=13, routed)          0.689    42.044    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.053    42.097 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_10/O
                         net (fo=1, routed)           0.714    42.811    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mult_first_scaled[8]
    DSP48_X0Y12          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    71.069 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.039 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.055    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    73.425 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.731    74.156    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X0Y12          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.379    74.536    
                         clock uncertainty           -0.137    74.398    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.381    74.017    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         74.017    
                         arrival time                         -42.811    
  -------------------------------------------------------------------
                         slack                                 31.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@33.201ns - iclk0 rise@33.201ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.867%)  route 0.105ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 35.249 - 33.201 ) 
    Source Clock Delay      (SCD):    1.770ns = ( 34.971 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    33.613 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.150 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.583    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    34.673 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.298    34.971    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/rst_early_master_reg
    SLICE_X9Y35          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.100    35.071 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.105    35.176    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X10Y35         SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    33.682 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.275    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.328 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    34.911 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.338    35.249    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/rst_early_master_reg
    SLICE_X10Y35         SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.238    35.011    
    SLICE_X10Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    35.110    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[13].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -35.110    
                         arrival time                          35.176    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk0
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y12      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y40     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y40     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        8.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x0 fall@27.910ns - iclk1x0 rise@17.328ns)
  Data Path Delay:        2.292ns  (logic 0.806ns (35.161%)  route 1.486ns (64.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 31.717 - 27.910 ) 
    Source Clock Delay      (SCD):    4.224ns = ( 21.552 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)   17.328    17.328 r  
    AA10                                              0.000    17.328 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    18.238 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.323    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.411 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.517    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    20.894 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.658    21.552    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/rst_early_master_reg
    ILOGIC_X0Y48         ISERDESE2                                    r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    22.125 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.254    23.379    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.063    23.442 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2/O
                         net (fo=1, routed)           0.232    23.675    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I4_O)        0.170    23.845 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1/O
                         net (fo=1, routed)           0.000    23.845    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X5Y42          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)   27.910    27.910 f  
    AA10                                              0.000    27.910 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    28.741 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    29.628    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    29.711 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    30.727    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370    31.097 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.620    31.717    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X5Y42          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.379    32.096    
                         clock uncertainty           -0.126    31.970    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.037    32.007    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         32.007    
                         arrival time                         -23.845    
  -------------------------------------------------------------------
                         slack                                  8.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
                            (falling edge-triggered cell SRL16E clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x0 fall@6.746ns - iclk1x0 fall@6.746ns)
  Data Path Delay:        0.174ns  (logic 0.107ns (61.602%)  route 0.067ns (38.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.796 - 6.746 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 8.519 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     7.158 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     7.645    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.695 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     8.128    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     8.218 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.301     8.519    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.107     8.626 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.067     8.693    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X8Y41          SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     7.227 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.820    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.873 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.363    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     8.456 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.340     8.796    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/rst_early_master_reg
    SLICE_X8Y41          SRL16E                                       r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK  (IS_INVERTED)
                         clock pessimism             -0.266     8.530    
    SLICE_X8Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     8.638    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -8.638    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x0
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         21.164      18.943     BUFR_X0Y0        sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       21.164      192.196    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X8Y41      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X8Y41      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk2x0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x0
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.600         10.582      8.982      BUFHCE_X0Y0      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.582      202.778    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X9Y40      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X9Y40      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson1
  To Clock:  clk_boson1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns2_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_1
  To Clock:  clk_fb_pre_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       30.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.249ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@70.238ns - iclk1 rise@33.201ns)
  Data Path Delay:        6.250ns  (logic 2.164ns (34.621%)  route 4.086ns (65.379%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 76.170 - 70.238 ) 
    Source Clock Delay      (SCD):    6.587ns = ( 39.788 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    34.058 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    36.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.319 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    37.952    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    38.072 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.716    39.788    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X0Y5           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      1.877    41.665 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[35]
                         net (fo=20, routed)          1.649    43.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_70
    SLICE_X25Y15         LUT4 (Prop_lut4_I2_O)        0.064    43.379 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91__0/O
                         net (fo=1, routed)           0.545    43.924    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91__0_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I1_O)        0.170    44.094 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0/O
                         net (fo=13, routed)          1.497    45.592    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I1_O)        0.053    45.645 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_18__0/O
                         net (fo=1, routed)           0.394    46.039    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mult_first_scaled[0]
    DSP48_X0Y4           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    71.017 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    72.817    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.900 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    74.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    74.563 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.606    76.170    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X0Y4           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.637    76.806    
                         clock uncertainty           -0.137    76.669    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.381    76.288    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         76.288    
                         arrival time                         -46.039    
  -------------------------------------------------------------------
                         slack                                 30.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@33.201ns - iclk1 rise@33.201ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.433%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 36.417 - 33.201 ) 
    Source Clock Delay      (SCD):    2.655ns = ( 35.856 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    33.561 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    34.560    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.610 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    35.194    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    35.220 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.636    35.856    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/den_r_reg
    SLICE_X11Y4          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.100    35.956 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055    36.011    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X10Y4          SRL16E                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    33.629 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    34.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.878 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    35.529    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    35.559 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.858    36.417    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/den_r_reg
    SLICE_X10Y4          SRL16E                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.550    35.867    
    SLICE_X10Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    35.969    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[10].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                        -35.969    
                         arrival time                          36.011    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X1Y0      sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y17    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y17    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        8.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x1 fall@27.910ns - iclk1x1 rise@17.328ns)
  Data Path Delay:        2.318ns  (logic 0.807ns (34.816%)  route 1.511ns (65.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 33.840 - 27.910 ) 
    Source Clock Delay      (SCD):    6.588ns = ( 23.916 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)   17.328    17.328 r  
    Y16                                               0.000    17.328 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    18.185 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    20.358    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    20.446 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    22.079    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    22.199 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.717    23.916    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/den_r_reg_0
    ILOGIC_X0Y4          ISERDESE2                                    r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    24.489 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           0.967    25.456    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.066    25.522 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__3/O
                         net (fo=1, routed)           0.544    26.066    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__3_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.168    26.234 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__3/O
                         net (fo=1, routed)           0.000    26.234    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X3Y4           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)   27.910    27.910 f  
    Y16                                               0.000    27.910 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    28.689 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    30.489    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    30.572 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    32.122    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    32.235 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.605    33.840    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X3Y4           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.630    34.470    
                         clock uncertainty           -0.126    34.344    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.037    34.381    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         34.381    
                         arrival time                         -26.234    
  -------------------------------------------------------------------
                         slack                                  8.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x1 fall@6.746ns - iclk1x1 fall@6.746ns)
  Data Path Delay:        0.253ns  (logic 0.135ns (53.318%)  route 0.118ns (46.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 9.994 - 6.746 ) 
    Source Clock Delay      (SCD):    2.686ns = ( 9.432 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     7.106 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     8.105    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     8.155 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584     8.739    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.765 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.667     9.432    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/den_r_reg_0
    SLICE_X1Y7           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.107     9.539 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[2]/Q
                         net (fo=4, routed)           0.118     9.657    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r[2]
    SLICE_X2Y6           LUT5 (Prop_lut5_I3_O)        0.028     9.685 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/xlnx_opt_LUT_pre_dout_r[4]_i_1__4_1/O
                         net (fo=1, routed)           0.000     9.685    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[4]_i_1__4_n_0
    SLICE_X2Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     7.174 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     8.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.423 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     9.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     9.104 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.890     9.994    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/den_r_reg_0
    SLICE_X2Y6           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.547     9.447    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.093     9.540    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.540    
                         arrival time                           9.685    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x1
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         21.164      19.564     BUFGCTRL_X0Y3   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       21.164      138.836    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X2Y13     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X2Y13     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk2x1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x1
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.582      8.982      BUFGCTRL_X0Y5   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.582      149.418    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X0Y47     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X0Y47     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson2
  To Clock:  clk_boson2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns3_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_2
  To Clock:  clk_fb_pre_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        7.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x2 fall@27.910ns - iclk1x2 rise@17.328ns)
  Data Path Delay:        2.526ns  (logic 0.679ns (26.880%)  route 1.847ns (73.120%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 31.683 - 27.910 ) 
    Source Clock Delay      (SCD):    4.192ns = ( 21.520 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)   17.328    17.328 r  
    T21                                               0.000    17.328 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    18.208 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.293    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.381 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.487    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    20.864 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.656    21.520    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/rst_early_master_reg
    ILOGIC_X0Y92         ISERDESE2                                    r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y92         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    22.093 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q2
                         net (fo=3, routed)           1.296    23.389    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/D[1]
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.053    23.442 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_LUT_pre_dout_r[1]_i_1__8/O
                         net (fo=1, routed)           0.551    23.993    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_pre_dout_r_reg[3][1]
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.053    24.046 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/xlnx_opt_LUT_pre_dout_r[1]_i_1__8_1/O
                         net (fo=1, routed)           0.000    24.046    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i_n_6
    SLICE_X5Y85          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)   27.910    27.910 f  
    T21                                               0.000    27.910 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    28.711 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    29.598    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    29.681 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    30.697    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370    31.067 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.616    31.683    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X5Y85          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.379    32.062    
                         clock uncertainty           -0.126    31.936    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.037    31.973    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         31.973    
                         arrival time                         -24.046    
  -------------------------------------------------------------------
                         slack                                  7.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x2 fall@6.746ns - iclk1x2 fall@6.746ns)
  Data Path Delay:        0.234ns  (logic 0.151ns (64.436%)  route 0.083ns (35.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 8.734 - 6.746 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 8.460 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     7.128 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     7.615    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.665 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     8.098    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     8.188 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.272     8.460    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X6Y85          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.123     8.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[2]/Q
                         net (fo=4, routed)           0.083     8.666    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.028     8.694 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/xlnx_opt_LUT_pre_dout_r[5]_i_1__8_1/O
                         net (fo=1, routed)           0.000     8.694    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[5]_i_1__8_n_0
    SLICE_X7Y85          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     7.197 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.790    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.843 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.333    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     8.426 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.308     8.734    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X7Y85          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.263     8.471    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.069     8.540    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.540    
                         arrival time                           8.694    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x2
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         21.164      18.943     BUFR_X0Y4        sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       21.164      192.196    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X10Y81     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         10.582      9.802      SLICE_X10Y81     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       30.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.471ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@70.238ns - iclk2 rise@33.201ns)
  Data Path Delay:        6.025ns  (logic 2.036ns (33.792%)  route 3.989ns (66.208%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 74.130 - 70.238 ) 
    Source Clock Delay      (SCD):    4.317ns = ( 37.518 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    34.081 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.166    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.254 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.360    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    36.737 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.781    37.518    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X0Y24          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      1.877    39.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[31]
                         net (fo=6, routed)           1.484    40.879    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_74
    SLICE_X10Y67         LUT6 (Prop_lut6_I2_O)        0.053    40.932 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__1/O
                         net (fo=3, routed)           0.684    41.615    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_85__1_n_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.053    41.668 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1/O
                         net (fo=13, routed)          1.112    42.781    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1_n_0
    SLICE_X2Y64          LUT4 (Prop_lut4_I1_O)        0.053    42.834 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_13__1/O
                         net (fo=1, routed)           0.709    43.543    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mult_first_scaled[5]
    DSP48_X0Y25          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    71.039 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.025    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    73.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.735    74.130    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X0Y25          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.402    74.532    
                         clock uncertainty           -0.137    74.395    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.381    74.014    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         74.014    
                         arrival time                         -43.543    
  -------------------------------------------------------------------
                         slack                                 30.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/pxd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@33.201ns - iclk2 rise@33.201ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.982%)  route 0.219ns (65.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 35.257 - 33.201 ) 
    Source Clock Delay      (SCD):    1.748ns = ( 34.949 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    33.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.070    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.120 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.553    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    34.643 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.306    34.949    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X20Y60         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/pxd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.118    35.067 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/pxd_out_reg[12]/Q
                         net (fo=4, routed)           0.219    35.286    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/ADDRARDADDR[4]
    RAMB36_X1Y12         RAMB36E1                                     r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    33.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.298 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.788    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    34.881 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.377    35.257    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/rst_early_master_reg
    RAMB36_X1Y12         RAMB36E1                                     r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i/CLKARDCLK
                         clock pessimism             -0.238    35.019    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    35.202    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/gamma_table0_i/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                        -35.202    
                         arrival time                          35.286    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y24      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X26Y56     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X26Y56     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk2x2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x2
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.600         10.582      8.982      BUFHCE_X0Y12     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.582      202.778    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X8Y78      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.291       4.941      SLICE_X8Y78      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson3
  To Clock:  clk_boson3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns4_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_3
  To Clock:  clk_fb_pre_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        7.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.582ns  (iclk1x3 fall@27.910ns - iclk1x3 rise@17.328ns)
  Data Path Delay:        2.893ns  (logic 0.813ns (28.103%)  route 2.080ns (71.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.730ns = ( 33.640 - 27.910 ) 
    Source Clock Delay      (SCD):    6.096ns = ( 23.424 - 17.328 ) 
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)   17.328    17.328 r  
    R16                                               0.000    17.328 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    17.328    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    18.184 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    19.685    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.773 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    21.782    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    21.902 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.522    23.424    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/den_r_reg_0
    ILOGIC_X0Y52         ISERDESE2                                    r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y52         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    23.997 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=5, routed)           1.515    25.512    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/D[3]
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.068    25.580 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__12/O
                         net (fo=1, routed)           0.565    26.145    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_2__12_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.172    26.317 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/pre_dout_r[3]_i_1__12/O
                         net (fo=1, routed)           0.000    26.317    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i_n_4
    SLICE_X3Y41          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)   27.910    27.910 f  
    R16                                               0.000    27.910 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    28.687 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    29.928    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    30.011 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    31.922    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    32.035 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.605    33.640    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/den_r_reg_0
    SLICE_X3Y41          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.459    34.099    
                         clock uncertainty           -0.126    33.973    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.037    34.010    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         34.010    
                         arrival time                         -26.317    
  -------------------------------------------------------------------
                         slack                                  7.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
                            (falling edge-triggered cell SRL16E clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x3 fall@6.746ns - iclk1x3 fall@6.746ns)
  Data Path Delay:        0.534ns  (logic 0.123ns (23.055%)  route 0.411ns (76.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 9.825 - 6.746 ) 
    Source Clock Delay      (SCD):    2.520ns = ( 9.266 - 6.746 ) 
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     7.104 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     7.804    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.854 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771     8.625    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.651 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.615     9.266    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.123     9.389 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.411     9.800    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X2Y46          SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     7.173 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     8.012    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.065 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     8.905    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.890     9.825    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/den_r_reg
    SLICE_X2Y46          SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK  (IS_INVERTED)
                         clock pessimism             -0.292     9.533    
    SLICE_X2Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     9.641    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -9.641    
                         arrival time                           9.800    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x3
Waveform(ns):       { -3.836 6.746 }
Period(ns):         21.164
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         21.164      19.564     BUFGCTRL_X0Y4   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       21.164      138.836    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X2Y46     sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.780         10.582      9.802      SLICE_X2Y46     sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk2x3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x3
Waveform(ns):       { -3.836 1.455 }
Period(ns):         10.582
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.582      8.982      BUFGCTRL_X0Y6   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.582      149.418    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X3Y58     sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.291       4.941      SLICE_X3Y58     sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       30.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.682ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@70.238ns - iclk3 rise@33.201ns)
  Data Path Delay:        5.808ns  (logic 2.036ns (35.054%)  route 3.772ns (64.946%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 75.961 - 70.238 ) 
    Source Clock Delay      (SCD):    6.284ns = ( 39.485 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    34.057 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    35.558    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.646 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    37.655    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    37.775 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.710    39.485    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X1Y6           DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      1.877    41.362 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[35]
                         net (fo=20, routed)          0.994    42.356    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_70
    SLICE_X20Y16         LUT5 (Prop_lut5_I2_O)        0.053    42.409 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_87__2/O
                         net (fo=2, routed)           0.679    43.088    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_87__2_n_0
    SLICE_X16Y16         LUT5 (Prop_lut5_I3_O)        0.053    43.141 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2/O
                         net (fo=13, routed)          1.321    44.462    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2_n_0
    SLICE_X25Y17         LUT4 (Prop_lut4_I1_O)        0.053    44.515 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_8__2/O
                         net (fo=1, routed)           0.779    45.294    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mult_first_scaled[10]
    DSP48_X0Y8           DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    71.015 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    72.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.339 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    74.250    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    74.363 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.597    75.961    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X0Y8           DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.533    76.493    
                         clock uncertainty           -0.137    76.356    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.381    75.975    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         75.975    
                         arrival time                         -45.294    
  -------------------------------------------------------------------
                         slack                                 30.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@33.201ns - iclk3 rise@33.201ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.433%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 36.200 - 33.201 ) 
    Source Clock Delay      (SCD):    2.496ns = ( 35.697 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    33.559 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    34.259    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.309 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    35.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    35.106 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.591    35.697    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/den_r_reg
    SLICE_X33Y20         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.100    35.797 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055    35.853    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X32Y20         SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    33.628 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    34.467    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.520 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    35.360    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    35.390 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.810    36.200    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/den_r_reg
    SLICE_X32Y20         SRL16E                                       r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[3]_srl3/CLK
                         clock pessimism             -0.492    35.708    
    SLICE_X32Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    35.810    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/dly_16_sof_eof_i/bit_block[0].dly01_16_i/sr_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                        -35.810    
                         arrival time                          35.853    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk3
Waveform(ns):       { -3.836 14.683 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X2Y4      sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y20    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y20    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ffclk0
  To Clock:  ffclk0

Setup :            0  Failing Endpoints,  Worst Slack       39.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.754ns  (required time - arrival time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (ffclk0 rise@41.667ns - ffclk0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.361ns (18.524%)  route 1.588ns (81.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 45.421 - 41.667 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           3.531     4.437    clocks393_i/ffclk0
    SLICE_X52Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDCE (Prop_fdce_C_Q)         0.308     4.745 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           1.588     6.333    clocks393_i/test_clk_reg
    SLICE_X52Y135        LUT1 (Prop_lut1_I0_O)        0.053     6.386 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     6.386    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X52Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)    41.667    41.667 r  
    Y12                                               0.000    41.667 r  ffclk0p (IN)
                         net (fo=0)                   0.000    41.667    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    42.494 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.927    45.421    clocks393_i/ffclk0
    SLICE_X52Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism              0.683    46.104    
                         clock uncertainty           -0.035    46.068    
    SLICE_X52Y135        FDCE (Setup_fdce_C_D)        0.071    46.139    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         46.139    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 39.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ffclk0 rise@0.000ns - ffclk0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.146ns (16.501%)  route 0.739ns (83.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.590     2.036    clocks393_i/ffclk0
    SLICE_X52Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDCE (Prop_fdce_C_Q)         0.118     2.154 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.739     2.892    clocks393_i/test_clk_reg
    SLICE_X52Y135        LUT1 (Prop_lut1_I0_O)        0.028     2.920 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.920    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X52Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.913     2.434    clocks393_i/ffclk0
    SLICE_X52Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism             -0.398     2.036    
    SLICE_X52Y135        FDCE (Hold_fdce_C_D)         0.087     2.123    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.798    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ffclk0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ffclk0p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.700         41.667      40.967     SLICE_X52Y135  clocks393_i/test_clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         20.833      20.483     SLICE_X52Y135  clocks393_i/test_clk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         20.833      20.483     SLICE_X52Y135  clocks393_i/test_clk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (gtrefclk rise@6.666ns - gtrefclk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.375ns (16.848%)  route 1.851ns (83.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 8.117 - 6.666 ) 
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.574     1.574    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X76Y47         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDRE (Prop_fdre_C_Q)         0.269     1.843 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/Q
                         net (fo=2, routed)           0.911     2.755    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[5]
    SLICE_X76Y47         LUT6 (Prop_lut6_I5_O)        0.053     2.808 f  sata_top/ahci_sata_layers_i/phy/sata_areset_i_2/O
                         net (fo=4, routed)           0.366     3.174    sata_top/ahci_sata_layers_i/phy/sata_areset_i_2_n_0
    SLICE_X77Y47         LUT3 (Prop_lut3_I2_O)        0.053     3.227 r  sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2/O
                         net (fo=8, routed)           0.573     3.800    sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2_n_0
    SLICE_X77Y47         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      6.666     6.666 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.451     8.117    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X77Y47         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/C
                         clock pessimism              0.105     8.222    
                         clock uncertainty           -0.035     8.187    
    SLICE_X77Y47         FDRE (Setup_fdre_C_CE)      -0.244     7.943    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  4.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.157ns (55.351%)  route 0.127ns (44.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.489     0.489    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X93Y46         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDRE (Prop_fdre_C_Q)         0.091     0.580 r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[4]/Q
                         net (fo=4, routed)           0.127     0.707    sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg__0[4]
    SLICE_X93Y46         LUT5 (Prop_lut5_I1_O)        0.066     0.773 r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     0.773    sata_top/ahci_sata_layers_i/phy/p_0_in__2[6]
    SLICE_X93Y46         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.692     0.692    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X93Y46         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[6]/C
                         clock pessimism             -0.203     0.489    
    SLICE_X93Y46         FDRE (Hold_fdre_C_D)         0.061     0.550    sata_top/ahci_sata_layers_i/phy/rxeyereset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.666       5.128      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/GTREFCLK0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X100Y47       sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X90Y49        sata_top/ahci_sata_layers_i/phy/txreset_f_r_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (rx_clk rise@6.666ns - rx_clk rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.246ns (21.554%)  route 4.535ns (78.446%))
  Logic Levels:           7  (LUT3=4 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 9.477 - 6.666 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.491     2.960    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/CLK
    RAMB36_X7Y28         RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.748     3.708 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/DOADO[8]
                         net (fo=5, routed)           0.734     4.441    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/p_1_in[2]
    SLICE_X106Y147       LUT6 (Prop_lut6_I3_O)        0.053     4.494 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[15]_i_8/O
                         net (fo=2, routed)           0.424     4.918    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[15]_i_8_n_0
    SLICE_X106Y146       LUT6 (Prop_lut6_I4_O)        0.053     4.971 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[15]_i_5/O
                         net (fo=7, routed)           0.341     5.313    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/data_in_r_reg[2]
    SLICE_X106Y146       LUT3 (Prop_lut3_I1_O)        0.065     5.378 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/is_prim_r[11]_i_3/O
                         net (fo=2, routed)           0.436     5.814    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/RAMB36E1_i_0
    SLICE_X102Y149       LUT6 (Prop_lut6_I5_O)        0.168     5.982 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[16]_i_2/O
                         net (fo=4, routed)           0.286     6.268    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r_reg[16]
    SLICE_X103Y149       LUT3 (Prop_lut3_I2_O)        0.053     6.321 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_aligned_r_i_2/O
                         net (fo=6, routed)           0.772     7.093    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/RAMB36E1_i_0
    SLICE_X90Y151        LUT3 (Prop_lut3_I1_O)        0.053     7.146 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/msb_in_r_i_1/O
                         net (fo=2, routed)           1.112     8.258    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/msb_in_r_i_1_n_0
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.053     8.311 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/xlnx_opt_LUT_wen_reg[0]_CE_cooolgate_en_gate_1471/O
                         net (fo=6, routed)           0.430     8.740    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]_CE_cooolgate_en_sig_249
    SLICE_X63Y165        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.398     9.477    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/CLK
    SLICE_X63Y165        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]/C
                         clock pessimism              0.066     9.543    
                         clock uncertainty           -0.035     9.508    
    SLICE_X63Y165        FDRE (Setup_fdre_C_CE)      -0.244     9.264    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.606     1.158    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/CLK
    SLICE_X53Y165        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y165        FDRE (Prop_fdre_C_Q)         0.100     1.258 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[0]/Q
                         net (fo=1, routed)           0.081     1.339    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg_n_0_[0]
    SLICE_X52Y165        LUT2 (Prop_lut2_I0_O)        0.028     1.367 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.367    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r[1]_i_1_n_0
    SLICE_X52Y165        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.830     1.423    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/CLK
    SLICE_X52Y165        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[1]/C
                         clock pessimism             -0.254     1.169    
    SLICE_X52Y165        FDRE (Hold_fdre_C_D)         0.087     1.256    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/we_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X100Y147      sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X104Y149      sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_42_44/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (txoutclk rise@6.666ns - txoutclk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.246ns (4.890%)  route 4.784ns (95.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 9.634 - 6.666 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.451     2.920    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X101Y140       FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y140       FDRE (Prop_fdre_C_Q)         0.246     3.166 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[9]/Q
                         net (fo=1, routed)           4.784     7.950    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/ADDRBWRADDR[1]
    RAMB36_X6Y5          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.555     9.634    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/CLK
    RAMB36_X6Y5          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/CLKBWRCLK
                         clock pessimism              0.056     9.690    
                         clock uncertainty           -0.035     9.654    
    RAMB36_X6Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.582     9.072    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXDATA[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk rise@0.000ns - txoutclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.100ns (20.910%)  route 0.378ns (79.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.631     1.183    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/CLK
    SLICE_X109Y15        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y15        FDRE (Prop_fdre_C_Q)         0.100     1.283 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[1]/Q
                         net (fo=1, routed)           0.378     1.661    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/outdata_l_reg[19][1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.052     1.645    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/rxreset_f_rr_reg__0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK2
                         clock pessimism             -0.229     1.416    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.078     1.494    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.333       2.933      SLICE_X103Y141      sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         3.333       2.983      SLICE_X102Y15       sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/datascope_timing_i/cur_time_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.322ns (3.874%)  route 7.989ns (96.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 16.644 - 13.333 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X76Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           2.110     2.110    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.230 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.403     3.633    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X72Y50         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.269     3.902 f  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.331     4.233    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X73Y50         LUT3 (Prop_lut3_I2_O)        0.053     4.286 r  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         7.658    11.944    sata_top/ahci_top_i/datascope_timing_i/sata_reset_done_r_reg[0]
    SLICE_X44Y168        FDRE                                         r  sata_top/ahci_top_i/datascope_timing_i/cur_time_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X76Y48         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.803    15.136    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.249 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.395    16.644    sata_top/ahci_top_i/datascope_timing_i/usrclk2_r_reg
    SLICE_X44Y168        FDRE                                         r  sata_top/ahci_top_i/datascope_timing_i/cur_time_reg[24]/C
                         clock pessimism              0.314    16.958    
                         clock uncertainty           -0.035    16.923    
    SLICE_X44Y168        FDRE (Setup_fdre_C_R)       -0.367    16.556    sata_top/ahci_top_i/datascope_timing_i/cur_time_reg[24]
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  4.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.293ns (66.687%)  route 0.146ns (33.313%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X76Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.995     0.995    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.021 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.533     1.554    sata_top/ahci_top_i/ahci_fis_receive_i/usrclk2_r_reg
    SLICE_X48Y148        FDRE                                         r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.118     1.672 r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[23]/Q
                         net (fo=5, routed)           0.146     1.818    sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr[23]
    SLICE_X48Y148        LUT6 (Prop_lut6_I0_O)        0.028     1.846 r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r[25]_i_7/O
                         net (fo=1, routed)           0.000     1.846    sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r[25]_i_7_n_0
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.925 r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.925    sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[25]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.952 r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.952    sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[29]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.993 r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.993    sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r[30]
    SLICE_X48Y150        FDRE                                         r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X76Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.161     1.161    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.191 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.838     2.029    sata_top/ahci_top_i/ahci_fis_receive_i/usrclk2_r_reg
    SLICE_X48Y150        FDRE                                         r  sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[30]/C
                         clock pessimism             -0.178     1.851    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     1.943    sata_top/ahci_top_i/ahci_fis_receive_i/xfer_cntr_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk2
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.333
Sources:            { sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         13.333      11.150     RAMB36_X2Y28   sata_top/ahci_top_i/ahci_dma_i/ct_data_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         6.667       5.757      SLICE_X34Y126  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         6.666       5.756      SLICE_X34Y126  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_clk rise@2.500ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.269ns (19.311%)  route 1.124ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 6.145 - 2.500 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.657     3.803    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X117Y134       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y134       FDSE (Prop_fdse_C_Q)         0.269     4.072 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          1.124     5.196    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y102        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.020 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     5.406 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.739     6.145    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/clk
    OLOGIC_X1Y102        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i/CLK
                         clock pessimism              0.143     6.288    
                         clock uncertainty           -0.205     6.083    
    OLOGIC_X1Y102        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.679     5.404    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba2_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[6].cmda_addr_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.161%)  route 0.332ns (76.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.271     1.424    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X117Y134       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y134       FDSE (Prop_fdse_C_Q)         0.100     1.524 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          0.332     1.856    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[6].cmda_addr_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y145        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[6].cmda_addr_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.369     1.801    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[6].cmda_addr_i/oserdes_i/clk
    OLOGIC_X1Y145        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[6].cmda_addr_i/oserdes_i/oserdes_i/CLK
                         clock pessimism             -0.219     1.582    
                         clock uncertainty            0.205     1.787    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.104     1.683    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[6].cmda_addr_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_clk_div rise@5.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.350ns  (logic 0.854ns (36.339%)  route 1.496ns (63.661%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 8.571 - 5.000 ) 
    Source Clock Delay      (SCD):    4.881ns = ( 6.131 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.470     6.131    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/CLK
    RAMB36_X5Y25         RAMB36E1                                     r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.748     6.879 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/DOADO[6]
                         net (fo=1, routed)           0.640     7.519    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/phy_cmd0_word[6]
    SLICE_X96Y122        LUT4 (Prop_lut4_I0_O)        0.053     7.572 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/extra_prev[5]_i_1/O
                         net (fo=6, routed)           0.404     7.976    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/RAMB36E1_i[0]
    SLICE_X97Y122        LUT6 (Prop_lut6_I1_O)        0.053     8.029 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r[0]_i_1/O
                         net (fo=2, routed)           0.452     8.481    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r_reg[3]_0[0]
    SLICE_X94Y122        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.665     8.571    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/psincdec_reg_0
    SLICE_X94Y122        FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r_reg[0]/C
                         clock pessimism              0.143     8.714    
                         clock uncertainty           -0.205     8.509    
    SLICE_X94Y122        FDSE (Setup_fdse_C_D)       -0.024     8.485    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/tin_dqs_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (ddr3_clk_div rise@0.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.300%)  route 0.154ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.741ns = ( 2.991 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       0.526     2.991    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/CLK
    SLICE_X63Y108        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[23]/Q
                         net (fo=2, routed)           0.154     3.245    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/D[7]
    SLICE_X65Y108        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.387     1.819    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X65Y108        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[7]/C
                         clock pessimism             -0.219     1.600    
                         clock uncertainty            0.205     1.805    
    SLICE_X65Y108        FDRE (Hold_fdre_C_D)         0.040     1.845    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  1.400    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[5].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_mclk fall@3.750ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.573ns (37.086%)  route 0.972ns (62.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 8.257 - 3.750 ) 
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.652     3.798    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[5].dq_i/iserdes_mem_i/psincdec_reg
    ILOGIC_X1Y115        ISERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[5].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y115        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573     4.371 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[5].dq_i/iserdes_mem_i/iserdes_i/Q1
                         net (fo=1, routed)           0.972     5.343    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata[29]
    SLICE_X103Y116       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     5.187    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.270 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     6.814    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     6.927 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.330     8.257    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X103Y116       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.143     8.400    
                         clock uncertainty           -0.205     8.195    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)       -0.030     8.165    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[29]
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  2.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1_reg/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (ddr3_mclk rise@1.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        0.506ns  (logic 0.218ns (43.093%)  route 0.288ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 6.051 - 1.250 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 6.152 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.020 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     5.406 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.746     6.152    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X63Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.218     6.370 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1_reg/Q
                         net (fo=1, routed)           0.288     6.658    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1
    SLICE_X63Y101        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.390     6.051    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X63Y101        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg/C
                         clock pessimism             -0.143     5.908    
                         clock uncertainty            0.205     6.113    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.150     6.263    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg
  -------------------------------------------------------------------
                         required time                         -6.263    
                         arrival time                           6.658    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        3.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk0 rise@33.201ns - iclk1x0 fall@27.910ns)
  Data Path Delay:        1.483ns  (logic 0.272ns (18.344%)  route 1.211ns (81.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 37.008 - 33.201 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 32.139 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   27.910    27.910 f  
    AA10                                              0.000    27.910 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    28.820 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    29.905    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    29.993 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    31.099    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    31.476 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.663    32.139    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X5Y42          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.272    32.411 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/Q
                         net (fo=1, routed)           1.211    33.622    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[6]
    SLICE_X6Y42          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    34.032 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    34.919    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.002 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    36.018    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    36.388 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.620    37.008    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X6Y42          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/C
                         clock pessimism              0.277    37.285    
                         clock uncertainty           -0.257    37.028    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.007    37.035    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -33.622    
  -------------------------------------------------------------------
                         slack                                  3.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@70.238ns - iclk1x0 fall@70.238ns)
  Data Path Delay:        0.497ns  (logic 0.123ns (24.761%)  route 0.374ns (75.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 72.260 - 70.238 ) 
    Source Clock Delay      (SCD):    1.748ns = ( 71.986 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   70.238    70.238 f  
    AA10                                              0.000    70.238 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    70.650 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    71.137    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.187 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    71.620    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    71.710 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.276    71.986    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X4Y43          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.123    72.109 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/Q
                         net (fo=1, routed)           0.374    72.483    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[0]
    SLICE_X5Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    70.719 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    71.312    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.365 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    71.855    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    71.948 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.312    72.260    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X5Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]/C
                         clock pessimism             -0.175    72.085    
                         clock uncertainty            0.257    72.342    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.041    72.383    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -72.383    
                         arrival time                          72.483    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        4.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x0 fall@6.746ns - iclk2x0 fall@1.455ns)
  Data Path Delay:        0.622ns  (logic 0.325ns (52.265%)  route 0.297ns (47.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 10.607 - 6.746 ) 
    Source Clock Delay      (SCD):    4.378ns = ( 5.833 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x0 fall edge)    1.455     1.455 f  
    AA10                                              0.000     1.455 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910     2.365 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     3.450    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.538 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426     4.964    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.121     5.085 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.748     5.833    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X9Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.272     6.105 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.297     6.402    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.053     6.455 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1/O
                         net (fo=1, routed)           0.000     6.455    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831     7.577 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887     8.464    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.547 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     9.563    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370     9.933 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.674    10.607    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.889    
                         clock uncertainty           -0.246    10.643    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.037    10.680    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.680    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  4.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.032ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x0 fall@6.746ns - iclk2x0 fall@12.037ns)
  Data Path Delay:        0.258ns  (logic 0.135ns (52.359%)  route 0.123ns (47.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.796 - 6.746 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 13.706 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x0 fall edge)   12.037    12.037 f  
    AA10                                              0.000    12.037 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    12.449 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    12.936    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    12.986 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.367    13.353    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.023    13.376 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.330    13.706    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X9Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.107    13.813 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.123    13.936    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.028    13.964 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1/O
                         net (fo=1, routed)           0.000    13.964    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 fall edge)    6.746     6.746 f  
    AA10                                              0.000     6.746 f  sns1_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     7.227 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.820    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.873 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.363    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     8.456 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.340     8.796    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178     8.618    
                         clock uncertainty            0.246     8.864    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.068     8.932    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.932    
                         arrival time                          13.964    
  -------------------------------------------------------------------
                         slack                                  5.032    





---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk2x0

Setup :            0  Failing Endpoints,  Worst Slack        1.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x0 fall@54.365ns - iclk0 fall@51.720ns)
  Data Path Delay:        0.838ns  (logic 0.315ns (37.570%)  route 0.523ns (62.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 58.290 - 54.365 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 56.003 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     51.720    51.720 f  
    AA10                                              0.000    51.720 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    52.630 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    53.715    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    53.803 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    54.909    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    55.286 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.717    56.003    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X8Y40          FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.315    56.318 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.523    56.841    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X9Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x0 fall edge)   54.365    54.365 f  
    AA10                                              0.000    54.365 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    55.196 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    56.083    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.166 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.325    57.491    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.079    57.570 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.720    58.290    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X9Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.282    58.572    
                         clock uncertainty           -0.257    58.315    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.032    58.283    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         58.283    
                         arrival time                         -56.841    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.588ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x0  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x0 fall@12.037ns - iclk0 fall@14.683ns)
  Data Path Delay:        0.380ns  (logic 0.123ns (32.331%)  route 0.257ns (67.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 14.118 - 12.037 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 16.456 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     14.683    14.683 f  
    AA10                                              0.000    14.683 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    15.095 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    15.582    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.632 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    16.065    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    16.155 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.301    16.456    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X8Y40          FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.123    16.579 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.257    16.836    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X9Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x0 fall edge)   12.037    12.037 f  
    AA10                                              0.000    12.037 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    12.518 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    13.111    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.164 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.425    13.589    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.045    13.634 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.484    14.118    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X9Y40          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    13.943    
                         clock uncertainty            0.257    14.200    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.048    14.248    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -14.248    
                         arrival time                          16.836    
  -------------------------------------------------------------------
                         slack                                  2.588    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        3.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1 rise@33.201ns - iclk1x1 fall@27.910ns)
  Data Path Delay:        1.772ns  (logic 0.272ns (15.354%)  route 1.500ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 39.131 - 33.201 ) 
    Source Clock Delay      (SCD):    6.587ns = ( 34.497 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   27.910    27.910 f  
    Y16                                               0.000    27.910 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    28.767 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    30.940    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    31.028 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    32.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    32.781 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.716    34.497    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X3Y4           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.272    34.769 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.500    36.269    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X3Y3           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    33.980 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    35.780    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.863 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    37.413    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    37.526 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.605    39.131    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X3Y3           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.451    39.582    
                         clock uncertainty           -0.257    39.325    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.018    39.307    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         39.307    
                         arrival time                         -36.269    
  -------------------------------------------------------------------
                         slack                                  3.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@70.238ns - iclk1x1 fall@70.238ns)
  Data Path Delay:        0.702ns  (logic 0.123ns (17.527%)  route 0.579ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 73.485 - 70.238 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 72.925 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   70.238    70.238 f  
    Y16                                               0.000    70.238 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    70.598 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    71.597    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.647 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    72.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    72.257 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.668    72.925    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X0Y3           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.123    73.048 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/Q
                         net (fo=1, routed)           0.579    73.627    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[0]
    SLICE_X5Y3           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    70.666 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    71.862    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.915 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    72.566    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    72.596 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.889    73.485    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X5Y3           FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]/C
                         clock pessimism             -0.265    73.220    
                         clock uncertainty            0.257    73.478    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.039    73.517    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -73.517    
                         arrival time                          73.627    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x1 fall@6.746ns - iclk2x1 fall@1.455ns)
  Data Path Delay:        1.153ns  (logic 0.380ns (32.961%)  route 0.773ns (67.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 12.675 - 6.746 ) 
    Source Clock Delay      (SCD):    6.588ns = ( 8.043 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x1 fall edge)    1.455     1.455 f  
    Y16                                               0.000     1.455 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857     2.312 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173     4.485    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.573 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.633     6.206    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     6.326 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.717     8.043    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X0Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.315     8.358 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.525     8.883    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.065     8.948 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__0/O
                         net (fo=1, routed)           0.248     9.196    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X4Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779     7.525 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801     9.325    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     9.408 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    10.958    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    11.071 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.604    12.675    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X4Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.456    13.131    
                         clock uncertainty           -0.246    12.885    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)       -0.121    12.764    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  3.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x1 fall@6.746ns - iclk2x1 fall@12.037ns)
  Data Path Delay:        0.475ns  (logic 0.153ns (32.219%)  route 0.322ns (67.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 9.994 - 6.746 ) 
    Source Clock Delay      (SCD):    2.688ns = ( 14.725 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x1 fall edge)   12.037    12.037 f  
    Y16                                               0.000    12.037 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    12.397 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    13.396    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.446 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.584    14.030    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.056 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.669    14.725    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X0Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.123    14.848 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.218    15.066    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.030    15.096 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__0/O
                         net (fo=1, routed)           0.104    15.200    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X4Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 fall edge)    6.746     6.746 f  
    Y16                                               0.000     6.746 f  sns2_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     7.174 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     8.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.423 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     9.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     9.104 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.890     9.994    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X4Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.268     9.726    
                         clock uncertainty            0.246     9.972    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.002     9.974    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.974    
                         arrival time                          15.200    
  -------------------------------------------------------------------
                         slack                                  5.226    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk2x1

Setup :            0  Failing Endpoints,  Worst Slack        1.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x1 fall@54.365ns - iclk1 fall@51.720ns)
  Data Path Delay:        0.667ns  (logic 0.315ns (47.235%)  route 0.352ns (52.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 60.296 - 54.365 ) 
    Source Clock Delay      (SCD):    6.587ns = ( 58.307 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     51.720    51.720 f  
    Y16                                               0.000    51.720 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    52.577 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    54.750    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    54.838 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    56.471    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    56.591 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.716    58.307    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y45          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.315    58.622 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.352    58.973    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X0Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x1 fall edge)   54.365    54.365 f  
    Y16                                               0.000    54.365 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    55.144 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    56.944    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    57.027 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.550    58.577    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    58.690 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.606    60.296    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X0Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.456    60.752    
                         clock uncertainty           -0.257    60.495    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.004    60.491    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         60.491    
                         arrival time                         -58.973    
  -------------------------------------------------------------------
                         slack                                  1.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x1  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x1 fall@12.037ns - iclk1 fall@14.683ns)
  Data Path Delay:        0.269ns  (logic 0.123ns (45.746%)  route 0.146ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 15.286 - 12.037 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 17.370 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     14.683    14.683 f  
    Y16                                               0.000    14.683 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    15.042 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    16.042    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    16.092 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    16.676    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    16.702 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.668    17.370    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y45          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.123    17.493 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.146    17.639    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X0Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x1 fall edge)   12.037    12.037 f  
    Y16                                               0.000    12.037 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    12.465 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    13.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.714 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.651    14.365    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    14.395 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.891    15.286    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X0Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    15.021    
                         clock uncertainty            0.257    15.279    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.043    15.322    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -15.322    
                         arrival time                          17.639    
  -------------------------------------------------------------------
                         slack                                  2.317    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        4.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x2 fall@6.746ns - iclk2x2 fall@1.455ns)
  Data Path Delay:        0.798ns  (logic 0.368ns (46.090%)  route 0.430ns (53.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.821ns = ( 10.567 - 6.746 ) 
    Source Clock Delay      (SCD):    4.336ns = ( 5.791 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x2 fall edge)    1.455     1.455 f  
    T21                                               0.000     1.455 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880     2.335 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     3.420    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.508 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.426     4.934    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.121     5.055 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.736     5.791    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X8Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.315     6.106 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.430     6.536    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.053     6.589 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.589    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X10Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801     7.547 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887     8.434    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.517 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     9.533    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370     9.903 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.664    10.567    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X10Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    10.849    
                         clock uncertainty           -0.246    10.603    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.076    10.679    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  4.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x2 fall@6.746ns - iclk2x2 fall@12.037ns)
  Data Path Delay:        0.324ns  (logic 0.151ns (46.543%)  route 0.173ns (53.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 8.757 - 6.746 ) 
    Source Clock Delay      (SCD):    1.630ns = ( 13.667 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x2 fall edge)   12.037    12.037 f  
    T21                                               0.000    12.037 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    12.419 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    12.906    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    12.956 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.367    13.323    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.023    13.346 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.321    13.667    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X8Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.123    13.790 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.173    13.963    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.028    13.991 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.991    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X10Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 fall edge)    6.746     6.746 f  
    T21                                               0.000     6.746 f  sns3_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     7.197 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     7.790    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.843 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     8.333    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     8.426 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.331     8.757    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X10Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178     8.579    
                         clock uncertainty            0.246     8.825    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.093     8.918    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.918    
                         arrival time                          13.991    
  -------------------------------------------------------------------
                         slack                                  5.073    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk2 rise@33.201ns - iclk1x2 fall@27.910ns)
  Data Path Delay:        1.389ns  (logic 0.315ns (22.678%)  route 1.074ns (77.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 37.029 - 33.201 ) 
    Source Clock Delay      (SCD):    4.251ns = ( 32.161 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   27.910    27.910 f  
    T21                                               0.000    27.910 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    28.790 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    29.875    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    29.963 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    31.069    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    31.446 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.715    32.161    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg
    SLICE_X8Y87          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.315    32.476 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[5]/Q
                         net (fo=1, routed)           1.074    33.550    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[5]
    SLICE_X9Y87          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    34.002 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    34.889    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    34.972 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    35.988    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    36.358 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.671    37.029    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X9Y87          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]/C
                         clock pessimism              0.277    37.306    
                         clock uncertainty           -0.257    37.049    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)       -0.020    37.029    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                         -33.550    
  -------------------------------------------------------------------
                         slack                                  3.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@70.238ns - iclk1x2 fall@70.238ns)
  Data Path Delay:        0.500ns  (logic 0.123ns (24.611%)  route 0.377ns (75.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 72.255 - 70.238 ) 
    Source Clock Delay      (SCD):    1.741ns = ( 71.979 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   70.238    70.238 f  
    T21                                               0.000    70.238 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    70.620 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    71.107    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.157 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    71.590    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    71.680 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.299    71.979    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg
    SLICE_X8Y87          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.123    72.102 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[6]/Q
                         net (fo=1, routed)           0.377    72.479    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[6]
    SLICE_X9Y87          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    70.689 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    71.282    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.335 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    71.825    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    71.918 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.337    72.255    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg_0
    SLICE_X9Y87          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]/C
                         clock pessimism             -0.175    72.080    
                         clock uncertainty            0.257    72.337    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.036    72.373    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[6]
  -------------------------------------------------------------------
                         required time                        -72.373    
                         arrival time                          72.479    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2x2

Setup :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x2 fall@54.365ns - iclk2 fall@51.720ns)
  Data Path Delay:        0.660ns  (logic 0.272ns (41.185%)  route 0.388ns (58.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 58.250 - 54.365 ) 
    Source Clock Delay      (SCD):    4.241ns = ( 55.960 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     51.720    51.720 f  
    T21                                               0.000    51.720 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    52.599 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    53.684    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    53.772 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    54.878    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    55.255 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.705    55.960    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X9Y78          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.272    56.232 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.388    56.621    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X8Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x2 fall edge)   54.365    54.365 f  
    T21                                               0.000    54.365 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    55.166 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    56.053    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.136 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           1.325    57.461    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.079    57.540 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.710    58.250    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X8Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    58.527    
                         clock uncertainty           -0.257    58.270    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.004    58.266    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         58.266    
                         arrival time                         -56.621    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.476ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x2  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x2 fall@12.037ns - iclk2 fall@14.683ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (40.927%)  route 0.154ns (59.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 14.077 - 12.037 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 16.416 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     14.683    14.683 f  
    T21                                               0.000    14.683 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    15.064 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    15.551    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.601 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    16.034    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    16.124 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.292    16.416    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X9Y78          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.107    16.523 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.154    16.678    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X8Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x2 fall edge)   12.037    12.037 f  
    T21                                               0.000    12.037 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    12.488 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    13.081    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.134 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=2, routed)           0.425    13.559    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.045    13.604 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_alt_i/O
                         net (fo=1, routed)           0.473    14.077    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_alt
    SLICE_X8Y78          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    13.902    
                         clock uncertainty            0.257    14.159    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.043    14.202    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -14.202    
                         arrival time                          16.678    
  -------------------------------------------------------------------
                         slack                                  2.476    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        3.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk1x3 fall@6.746ns - iclk2x3 fall@1.455ns)
  Data Path Delay:        1.186ns  (logic 0.337ns (28.406%)  route 0.849ns (71.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 12.282 - 6.746 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 7.548 - 1.455 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x3 fall edge)    1.455     1.455 f  
    R16                                               0.000     1.455 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     1.455    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856     2.311 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502     3.812    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.900 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           2.009     5.909    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     6.029 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.519     7.548    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X3Y58          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.272     7.820 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.430     8.251    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.065     8.316 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__2/O
                         net (fo=1, routed)           0.419     8.734    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777     7.523 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242     8.764    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.847 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    10.758    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.871 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.411    12.282    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.344    12.626    
                         clock uncertainty           -0.246    12.380    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)       -0.119    12.261    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  3.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.237ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.291ns  (iclk1x3 fall@6.746ns - iclk2x3 fall@12.037ns)
  Data Path Delay:        0.470ns  (logic 0.136ns (28.914%)  route 0.334ns (71.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 9.752 - 6.746 ) 
    Source Clock Delay      (SCD):    2.520ns = ( 14.557 - 12.037 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2x3 fall edge)   12.037    12.037 f  
    R16                                               0.000    12.037 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    12.395 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    13.095    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.145 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.771    13.916    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    13.942 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.615    14.557    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X3Y58          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.107    14.664 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/Q
                         net (fo=1, routed)           0.173    14.838    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk2x
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.029    14.867 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/sync_neg_ipclk1x[0]_i_1__2/O
                         net (fo=1, routed)           0.161    15.028    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_1_out[0]
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 fall edge)    6.746     6.746 f  
    R16                                               0.000     6.746 f  sns4_clkp (IN)
                         net (fo=0)                   0.000     6.746    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     7.173 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     8.012    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     8.065 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     8.905    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.817     9.752    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.211     9.541    
                         clock uncertainty            0.246     9.788    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.003     9.791    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.791    
                         arrival time                          15.028    
  -------------------------------------------------------------------
                         slack                                  5.237    





---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk2x3

Setup :            0  Failing Endpoints,  Worst Slack        1.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2x3 fall@54.365ns - iclk3 fall@51.720ns)
  Data Path Delay:        0.849ns  (logic 0.315ns (37.091%)  route 0.534ns (62.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 59.901 - 54.365 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 57.813 - 51.720 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     51.720    51.720 f  
    R16                                               0.000    51.720 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    52.575 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    54.077    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    54.165 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    56.174    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    56.294 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.519    57.813    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X2Y58          FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.315    58.128 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.534    58.662    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X3Y58          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x3 fall edge)   54.365    54.365 f  
    R16                                               0.000    54.365 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    54.365    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    55.142 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    56.383    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    56.466 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.911    58.377    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    58.490 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          1.411    59.901    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X3Y58          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    60.240    
                         clock uncertainty           -0.257    59.983    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)       -0.032    59.951    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                         59.951    
                         arrival time                         -58.662    
  -------------------------------------------------------------------
                         slack                                  1.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
                            (falling edge-triggered cell FDRE clocked by iclk2x3  {rise@-3.836ns fall@1.455ns period=10.582ns})
  Path Group:             iclk2x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.645ns  (iclk2x3 fall@12.037ns - iclk3 fall@14.683ns)
  Data Path Delay:        0.391ns  (logic 0.123ns (31.438%)  route 0.268ns (68.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 15.043 - 12.037 ) 
    Source Clock Delay      (SCD):    2.520ns = ( 17.203 - 14.683 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     14.683    14.683 f  
    R16                                               0.000    14.683 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    14.683    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    15.040 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    15.741    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    15.791 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    16.562    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    16.588 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.615    17.203    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X2Y58          FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.123    17.326 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/Q
                         net (fo=1, routed)           0.268    17.594    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk
    SLICE_X3Y58          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2x3 fall edge)   12.037    12.037 f  
    R16                                               0.000    12.037 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    12.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    12.464 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    13.303    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.356 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.840    14.196    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk2x_pre
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    14.226 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/O
                         net (fo=17, routed)          0.817    15.043    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg_0
    SLICE_X3Y58          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg/C  (IS_INVERTED)
                         clock pessimism             -0.211    14.832    
                         clock uncertainty            0.257    15.090    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.048    15.138    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk2x_reg
  -------------------------------------------------------------------
                         required time                        -15.138    
                         arrival time                          17.594    
  -------------------------------------------------------------------
                         slack                                  2.456    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.291ns  (iclk3 rise@33.201ns - iclk1x3 fall@27.910ns)
  Data Path Delay:        1.821ns  (logic 0.315ns (17.296%)  route 1.506ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.728ns = ( 38.929 - 33.201 ) 
    Source Clock Delay      (SCD):    6.290ns = ( 34.200 - 27.910 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   27.910    27.910 f  
    R16                                               0.000    27.910 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    27.910    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    28.766 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    30.267    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    30.355 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    32.364    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    32.484 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.716    34.200    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X2Y44          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.315    34.515 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[6]/Q
                         net (fo=1, routed)           1.506    36.021    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[6]
    SLICE_X4Y44          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    33.978 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    35.219    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    35.302 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    37.213    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    37.326 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.603    38.929    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_1
    SLICE_X4Y44          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]/C
                         clock pessimism              0.339    39.268    
                         clock uncertainty           -0.257    39.011    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.007    39.018    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -36.021    
  -------------------------------------------------------------------
                         slack                                  2.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@70.238ns - iclk1x3 fall@70.238ns)
  Data Path Delay:        0.699ns  (logic 0.123ns (17.603%)  route 0.576ns (82.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 73.312 - 70.238 ) 
    Source Clock Delay      (SCD):    2.573ns = ( 72.811 - 70.238 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   70.238    70.238 f  
    R16                                               0.000    70.238 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    70.596 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    71.296    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    71.346 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    72.117    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    72.143 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.668    72.811    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg
    SLICE_X0Y44          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.123    72.934 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r_reg[2]/Q
                         net (fo=1, routed)           0.576    73.510    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/pre_dout_r[2]
    SLICE_X1Y36          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    70.665 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    71.504    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    71.557 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    72.397    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    72.427 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.885    73.312    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/den_r_reg_1
    SLICE_X1Y36          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]/C
                         clock pessimism             -0.208    73.104    
                         clock uncertainty            0.257    73.362    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.037    73.399    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[3].sens_103993_lane_i/dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                        -73.399    
                         arrival time                          73.510    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/status_wr_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.308ns (8.514%)  route 3.309ns (91.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.267 - 6.667 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.391     4.830    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X34Y140        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.308     5.138 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         3.309     8.447    mult_saxi_wr_i/status_wr_i/rst[0]
    SLICE_X38Y174        FDCE                                         f  mult_saxi_wr_i/status_wr_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.390    11.267    mult_saxi_wr_i/status_wr_i/hclk
    SLICE_X38Y174        FDCE                                         r  mult_saxi_wr_i/status_wr_i/in_reg_reg/C
                         clock pessimism              0.239    11.506    
                         clock uncertainty           -0.071    11.434    
    SLICE_X38Y174        FDCE (Recov_fdce_C_CLR)     -0.192    11.242    mult_saxi_wr_i/status_wr_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg/CLR
                            (removal check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.118ns (21.227%)  route 0.438ns (78.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.533     1.790    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X34Y140        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.118     1.908 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         0.438     2.346    sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/regs_reg[4][0]
    SLICE_X35Y149        FDCE                                         f  sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.741     2.283    sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/hclk
    SLICE_X35Y149        FDCE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg/C
                         clock pessimism             -0.477     1.806    
    SLICE_X35Y149        FDCE (Remov_fdce_C_CLR)     -0.069     1.737    sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.609    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/sr_reg[2]/CLR
                            (recovery check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        3.864ns  (logic 0.282ns (7.297%)  route 3.582ns (92.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 10.972 - 6.250 ) 
    Source Clock Delay      (SCD):    4.872ns = ( 6.122 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.461     6.122    sync_resets_i/mclk
    SLICE_X12Y58         FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.282     6.404 f  sync_resets_i/rst_early_master_reg_replica_7/Q
                         net (fo=338, routed)         3.582     9.986    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/rst[0]_repN_7_alias
    SLICE_X21Y47         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/sr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       1.545    10.972    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/mclk
    SLICE_X21Y47         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/sr_reg[2]/C
                         clock pessimism              0.244    11.216    
                         clock uncertainty           -0.085    11.131    
    SLICE_X21Y47         FDCE (Recov_fdce_C_CLR)     -0.355    10.776    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_10/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_macroblock_buf_iface_i/page_ready_i/in_reg_reg/CLR
                            (removal check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.397ns  (logic 0.107ns (26.979%)  route 0.290ns (73.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 3.542 - 1.250 ) 
    Source Clock Delay      (SCD):    1.784ns = ( 3.034 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       0.569     3.034    sync_resets_i/mclk
    SLICE_X108Y100       FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.107     3.141 f  sync_resets_i/rst_early_master_reg_replica_10/Q
                         net (fo=329, routed)         0.290     3.431    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_macroblock_buf_iface_i/page_ready_i/rst[0]_repN_10_alias
    SLICE_X111Y98        FDCE                                         f  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_macroblock_buf_iface_i/page_ready_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_aclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34936, routed)       0.790     3.542    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_macroblock_buf_iface_i/page_ready_i/mclk
    SLICE_X111Y98        FDCE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_macroblock_buf_iface_i/page_ready_i/in_reg_reg/C
                         clock pessimism             -0.287     3.255    
    SLICE_X111Y98        FDCE (Remov_fdce_C_CLR)     -0.113     3.142    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_macroblock_buf_iface_i/page_ready_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       34.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.954ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@70.238ns - iclk0 rise@33.201ns)
  Data Path Delay:        1.606ns  (logic 0.246ns (15.321%)  route 1.360ns (84.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 74.163 - 70.238 ) 
    Source Clock Delay      (SCD):    4.286ns = ( 37.487 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    34.111 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.196    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.284 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.390    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    36.767 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.720    37.487    sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pclk[0]
    SLICE_X13Y40         FDRE                                         r  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.246    37.733 f  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=22, routed)          1.360    39.093    sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/rst[0]
    SLICE_X47Y39         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     70.238    70.238 r  
    AA10                                              0.000    70.238 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    71.069 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.039 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.055    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    73.425 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.738    74.163    sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/CLK
    SLICE_X47Y39         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg/C
                         clock pessimism              0.379    74.542    
                         clock uncertainty           -0.137    74.405    
    SLICE_X47Y39         FDCE (Recov_fdce_C_CLR)     -0.358    74.047    sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         74.047    
                         arrival time                         -39.093    
  -------------------------------------------------------------------
                         slack                                 34.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@33.201ns - iclk0 rise@33.201ns)
  Data Path Delay:        0.453ns  (logic 0.118ns (26.076%)  route 0.335ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 35.256 - 33.201 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 34.976 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    33.613 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.150 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.583    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    34.673 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.303    34.976    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X14Y39         FDPE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDPE (Prop_fdpe_C_Q)         0.118    35.094 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         0.335    35.429    sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X17Y40         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     33.201    33.201 r  
    AA10                                              0.000    33.201 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    33.682 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.275    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.328 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.818    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    34.911 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.345    35.256    sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/rst_early_master_reg
    SLICE_X17Y40         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism             -0.238    35.018    
    SLICE_X17Y40         FDCE (Remov_fdce_C_CLR)     -0.069    34.949    sensors393_i/sensor_channel_block[0].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -34.949    
                         arrival time                          35.429    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        1.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk0 fall@51.720ns - iclk1x0 fall@49.074ns)
  Data Path Delay:        0.756ns  (logic 0.272ns (35.972%)  route 0.484ns (64.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 55.580 - 51.720 ) 
    Source Clock Delay      (SCD):    4.284ns = ( 53.358 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   49.074    49.074 f  
    AA10                                              0.000    49.074 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    49.984 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    51.069    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.157 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    52.263    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    52.640 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.718    53.358    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.272    53.630 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.484    54.115    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X8Y40          FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     51.720    51.720 f  
    AA10                                              0.000    51.720 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    52.551 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    53.438    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.521 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    54.537    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    54.907 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.673    55.580    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X8Y40          FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    55.857    
                         clock uncertainty           -0.257    55.600    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.187    55.413    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         55.413    
                         arrival time                         -54.115    
  -------------------------------------------------------------------
                         slack                                  1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.631ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x0  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk0 fall@88.757ns - iclk1x0 fall@91.402ns)
  Data Path Delay:        0.301ns  (logic 0.107ns (35.532%)  route 0.194ns (64.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 90.807 - 88.757 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 93.175 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 fall edge)   91.402    91.402 f  
    AA10                                              0.000    91.402 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    91.814 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    92.301    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.351 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    92.784    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    92.874 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.301    93.175    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X9Y41          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.107    93.282 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.194    93.476    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X8Y40          FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     88.757    88.757 f  
    AA10                                              0.000    88.757 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    89.238 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    89.831    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    89.884 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    90.374    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    90.467 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.340    90.807    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X8Y40          FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    90.632    
                         clock uncertainty            0.257    90.889    
    SLICE_X8Y40          FDCE (Remov_fdce_C_CLR)     -0.044    90.845    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -90.845    
                         arrival time                          93.476    
  -------------------------------------------------------------------
                         slack                                  2.631    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       33.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.842ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@70.238ns - iclk1 rise@33.201ns)
  Data Path Delay:        2.773ns  (logic 0.308ns (11.107%)  route 2.465ns (88.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 76.099 - 70.238 ) 
    Source Clock Delay      (SCD):    6.584ns = ( 39.785 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    34.058 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    36.231    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.319 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    37.952    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    38.072 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.713    39.785    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X6Y10          FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDPE (Prop_fdpe_C_Q)         0.308    40.093 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         2.465    42.558    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X30Y8          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     70.238    70.238 r  
    Y16                                               0.000    70.238 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    71.017 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    72.817    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.900 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    74.450    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    74.563 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.536    76.099    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/den_r_reg
    SLICE_X30Y8          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.630    76.729    
                         clock uncertainty           -0.137    76.592    
    SLICE_X30Y8          FDCE (Recov_fdce_C_CLR)     -0.192    76.400    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         76.400    
                         arrival time                         -42.558    
  -------------------------------------------------------------------
                         slack                                 33.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@33.201ns - iclk1 rise@33.201ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.924%)  route 0.220ns (65.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 36.448 - 33.201 ) 
    Source Clock Delay      (SCD):    2.684ns = ( 35.885 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    33.561 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    34.560    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.610 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    35.194    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    35.220 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.665    35.885    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X6Y10          FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDPE (Prop_fdpe_C_Q)         0.118    36.003 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         0.220    36.223    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X7Y6           FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     33.201    33.201 r  
    Y16                                               0.000    33.201 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    33.629 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    34.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.878 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    35.529    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    35.559 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.889    36.448    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/den_r_reg
    SLICE_X7Y6           FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism             -0.547    35.901    
    SLICE_X7Y6           FDCE (Remov_fdce_C_CLR)     -0.069    35.832    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -35.832    
                         arrival time                          36.223    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk1 fall@51.720ns - iclk1x1 fall@49.074ns)
  Data Path Delay:        1.098ns  (logic 0.315ns (28.686%)  route 0.783ns (71.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 57.650 - 51.720 ) 
    Source Clock Delay      (SCD):    6.587ns = ( 55.661 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   49.074    49.074 f  
    Y16                                               0.000    49.074 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    49.931 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    52.104    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    52.192 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    53.825    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    53.945 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.716    55.661    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X4Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.315    55.976 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.783    56.759    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X0Y45          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     51.720    51.720 f  
    Y16                                               0.000    51.720 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    52.498 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    54.299    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    54.382 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    55.932    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    56.045 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.605    57.650    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y45          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.451    58.101    
                         clock uncertainty           -0.257    57.843    
    SLICE_X0Y45          FDCE (Recov_fdce_C_CLR)     -0.187    57.656    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         57.656    
                         arrival time                         -56.759    
  -------------------------------------------------------------------
                         slack                                  0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.615ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x1  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk1 fall@88.757ns - iclk1x1 fall@91.402ns)
  Data Path Delay:        0.479ns  (logic 0.123ns (25.674%)  route 0.356ns (74.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 92.005 - 88.757 ) 
    Source Clock Delay      (SCD):    2.687ns = ( 94.089 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 fall edge)   91.402    91.402 f  
    Y16                                               0.000    91.402 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    91.762 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    92.761    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.811 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    93.395    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    93.421 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.668    94.089    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X4Y47          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.123    94.212 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.356    94.568    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X0Y45          FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     88.757    88.757 f  
    Y16                                               0.000    88.757 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    89.185 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    90.381    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    90.434 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    91.085    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    91.115 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.890    92.005    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X0Y45          FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    91.740    
                         clock uncertainty            0.257    91.997    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.044    91.953    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -91.953    
                         arrival time                          94.568    
  -------------------------------------------------------------------
                         slack                                  2.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk2 fall@51.720ns - iclk1x2 fall@49.074ns)
  Data Path Delay:        0.744ns  (logic 0.315ns (42.323%)  route 0.429ns (57.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 55.539 - 51.720 ) 
    Source Clock Delay      (SCD):    4.242ns = ( 53.316 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   49.074    49.074 f  
    T21                                               0.000    49.074 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    49.954 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    51.039    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.127 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    52.233    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    52.610 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.706    53.316    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X10Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.315    53.631 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.429    54.060    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X9Y78          FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     51.720    51.720 f  
    T21                                               0.000    51.720 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    52.520 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    53.407    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.490 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    54.506    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    54.876 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.663    55.539    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X9Y78          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    55.816    
                         clock uncertainty           -0.257    55.559    
    SLICE_X9Y78          FDCE (Recov_fdce_C_CLR)     -0.253    55.306    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         55.306    
                         arrival time                         -54.060    
  -------------------------------------------------------------------
                         slack                                  1.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x2  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk2 fall@88.757ns - iclk1x2 fall@91.402ns)
  Data Path Delay:        0.290ns  (logic 0.123ns (42.374%)  route 0.167ns (57.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 90.765 - 88.757 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 93.137 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 fall edge)   91.402    91.402 f  
    T21                                               0.000    91.402 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    91.784 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    92.271    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.321 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    92.754    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    92.844 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.293    93.137    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X10Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.123    93.260 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.167    93.427    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X9Y78          FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     88.757    88.757 f  
    T21                                               0.000    88.757 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    89.207 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    89.800    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    89.853 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    90.343    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    90.436 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.329    90.765    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X9Y78          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    90.590    
                         clock uncertainty            0.257    90.848    
    SLICE_X9Y78          FDCE (Remov_fdce_C_CLR)     -0.061    90.787    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -90.787    
                         arrival time                          93.427    
  -------------------------------------------------------------------
                         slack                                  2.640    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       33.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.861ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@70.238ns - iclk2 rise@33.201ns)
  Data Path Delay:        2.764ns  (logic 0.308ns (11.142%)  route 2.456ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 74.079 - 70.238 ) 
    Source Clock Delay      (SCD):    4.239ns = ( 37.440 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    34.081 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    35.166    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.254 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    36.360    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    36.737 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.703    37.440    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X14Y75         FDPE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDPE (Prop_fdpe_C_Q)         0.308    37.748 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         2.456    40.204    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X27Y50         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     70.238    70.238 r  
    T21                                               0.000    70.238 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    71.039 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    71.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    73.025    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    73.395 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.684    74.079    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/rst_early_master_reg
    SLICE_X27Y50         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.379    74.458    
                         clock uncertainty           -0.137    74.321    
    SLICE_X27Y50         FDCE (Recov_fdce_C_CLR)     -0.255    74.066    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         74.066    
                         arrival time                         -40.204    
  -------------------------------------------------------------------
                         slack                                 33.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@33.201ns - iclk2 rise@33.201ns)
  Data Path Delay:        0.365ns  (logic 0.118ns (32.324%)  route 0.247ns (67.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 35.212 - 33.201 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 34.935 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    33.583 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    34.070    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.120 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    34.553    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    34.643 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.292    34.935    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X14Y75         FDPE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDPE (Prop_fdpe_C_Q)         0.118    35.053 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         0.247    35.300    sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X19Y73         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     33.201    33.201 r  
    T21                                               0.000    33.201 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    33.652 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    34.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.298 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    34.788    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    34.881 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.331    35.212    sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/rst_early_master_reg
    SLICE_X19Y73         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism             -0.238    34.974    
    SLICE_X19Y73         FDCE (Remov_fdce_C_CLR)     -0.069    34.905    sensors393_i/sensor_channel_block[2].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -34.905    
                         arrival time                          35.300    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.645ns  (iclk3 fall@51.720ns - iclk1x3 fall@49.074ns)
  Data Path Delay:        0.810ns  (logic 0.315ns (38.902%)  route 0.495ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 57.256 - 51.720 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 55.167 - 49.074 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   49.074    49.074 f  
    R16                                               0.000    49.074 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    49.074    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    49.930 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    51.431    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    51.519 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    53.528    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    53.648 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          1.519    55.167    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.315    55.482 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.495    55.977    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X2Y58          FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     51.720    51.720 f  
    R16                                               0.000    51.720 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    51.720    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    52.496 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    53.738    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    53.821 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    55.732    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    55.845 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.411    57.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X2Y58          FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    57.595    
                         clock uncertainty           -0.257    57.337    
    SLICE_X2Y58          FDCE (Recov_fdce_C_CLR)     -0.187    57.150    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                         57.150    
                         arrival time                         -55.977    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.483ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by iclk1x3  {rise@-3.836ns fall@6.746ns period=21.164ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.646ns  (iclk3 fall@88.757ns - iclk1x3 fall@91.402ns)
  Data Path Delay:        0.329ns  (logic 0.123ns (37.416%)  route 0.206ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 91.763 - 88.757 ) 
    Source Clock Delay      (SCD):    2.520ns = ( 93.922 - 91.402 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 fall edge)   91.402    91.402 f  
    R16                                               0.000    91.402 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    91.402    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    91.760 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    92.460    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    92.510 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    93.281    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    93.307 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=64, routed)          0.615    93.922    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]_0
    SLICE_X2Y57          FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.123    94.045 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x_reg[0]/Q
                         net (fo=2, routed)           0.206    94.251    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_ipclk1x[0]
    SLICE_X2Y58          FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     88.757    88.757 f  
    R16                                               0.000    88.757 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    88.757    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    89.183 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    90.023    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    90.076 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    90.916    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    90.946 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.817    91.763    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg_1
    SLICE_X2Y58          FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.208    91.555    
                         clock uncertainty            0.257    91.812    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.044    91.768    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/sync_neg_pclk_reg
  -------------------------------------------------------------------
                         required time                        -91.768    
                         arrival time                          94.251    
  -------------------------------------------------------------------
                         slack                                  2.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       33.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.283ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@70.238ns - iclk3 rise@33.201ns)
  Data Path Delay:        3.327ns  (logic 0.269ns (8.085%)  route 3.058ns (91.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 75.895 - 70.238 ) 
    Source Clock Delay      (SCD):    6.287ns = ( 39.488 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    34.057 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    35.558    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    35.646 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    37.655    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    37.775 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.713    39.488    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X3Y38          FDPE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.269    39.757 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         3.058    42.815    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X30Y14         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     70.238    70.238 r  
    R16                                               0.000    70.238 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    70.238    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    71.015 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    72.256    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    72.339 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    74.250    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    74.363 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        1.532    75.895    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/den_r_reg
    SLICE_X30Y14         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.533    76.428    
                         clock uncertainty           -0.137    76.291    
    SLICE_X30Y14         FDCE (Recov_fdce_C_CLR)     -0.192    76.099    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         76.099    
                         arrival time                         -42.815    
  -------------------------------------------------------------------
                         slack                                 33.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@-3.836ns fall@14.683ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@33.201ns - iclk3 rise@33.201ns)
  Data Path Delay:        0.576ns  (logic 0.100ns (17.366%)  route 0.476ns (82.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 36.207 - 33.201 ) 
    Source Clock Delay      (SCD):    2.571ns = ( 35.772 - 33.201 ) 
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    33.559 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    34.259    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    34.309 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    35.080    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    35.106 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.666    35.772    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sync_neg_pclk_reg
    SLICE_X3Y38          FDPE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.100    35.872 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=110, routed)         0.476    36.348    sensors393_i/sensor_channel_block[3].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X4Y54          FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     33.201    33.201 r  
    R16                                               0.000    33.201 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    33.201    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    33.628 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    34.467    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    34.520 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    35.360    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    35.390 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1175, routed)        0.817    36.207    sensors393_i/sensor_channel_block[3].sensor_channel_i/pulse_cross_clock_eof_mclk_i/den_r_reg
    SLICE_X4Y54          FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism             -0.292    35.915    
    SLICE_X4Y54          FDCE (Remov_fdce_C_CLR)     -0.050    35.865    sensors393_i/sensor_channel_block[3].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        -35.865    
                         arrival time                          36.348    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        5.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.404ns (9.498%)  route 3.850ns (90.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 14.535 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.691     5.130    timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/CLK
    SLICE_X115Y162       FDRE                                         r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y162       FDRE (Prop_fdre_C_Q)         0.246     5.376 r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/Q
                         net (fo=3, routed)           0.822     6.198    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/sync_zer_reg[1]_0[0]
    SLICE_X109Y162       LUT2 (Prop_lut2_I1_O)        0.158     6.356 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__120/O
                         net (fo=34, routed)          3.027     9.384    timing393_i/camsync393_i/i_ts_snap_mclk0/regs_reg[4]
    SLICE_X100Y120       FDCE                                         f  timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476    11.476    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.559 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538    13.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    13.210 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        1.325    14.535    timing393_i/camsync393_i/i_ts_snap_mclk0/CLK
    SLICE_X100Y120       FDCE                                         r  timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg/C
                         clock pessimism              0.239    14.774    
                         clock uncertainty           -0.075    14.699    
    SLICE_X100Y120       FDCE (Recov_fdce_C_CLR)     -0.192    14.507    timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.750%)  route 0.179ns (66.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.640     1.897    sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X94Y167        FDRE                                         r  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y167        FDRE (Prop_fdre_C_Q)         0.091     1.988 f  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=4, routed)           0.179     2.167    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/rst[0]
    SLICE_X95Y167        FDCE                                         f  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1570, routed)        0.865     2.407    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/CLK
    SLICE_X95Y167        FDCE                                         r  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/C
                         clock pessimism             -0.499     1.908    
    SLICE_X95Y167        FDCE (Remov_fdce_C_CLR)     -0.105     1.803    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.322ns (4.388%)  route 7.016ns (95.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 16.645 - 13.333 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X76Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           2.110     2.110    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.230 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.403     3.633    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X72Y50         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDCE (Prop_fdce_C_Q)         0.269     3.902 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.331     4.233    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X73Y50         LUT3 (Prop_lut3_I2_O)        0.053     4.286 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         6.685    10.971    sata_top/ahci_sata_layers_i/dbg_was_link5_i/sata_reset_done_r_reg[0]
    SLICE_X51Y167        FDCE                                         f  sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X76Y48         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.803    15.136    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.249 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.396    16.645    sata_top/ahci_sata_layers_i/dbg_was_link5_i/usrclk2_r_reg
    SLICE_X51Y167        FDCE                                         r  sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/C
                         clock pessimism              0.314    16.959    
                         clock uncertainty           -0.035    16.924    
    SLICE_X51Y167        FDCE (Recov_fdce_C_CLR)     -0.255    16.669    sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  5.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
                            (removal check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.157ns (15.479%)  route 0.857ns (84.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X76Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.995     0.995    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.021 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.532     1.553    sata_top/ahci_top_i/ahci_dma_i/usrclk2_r_reg
    SLICE_X40Y141        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDRE (Prop_fdre_C_Q)         0.091     1.644 f  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/Q
                         net (fo=18, routed)          0.537     2.181    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/abort_busy_mclk_reg
    SLICE_X45Y137        LUT2 (Prop_lut2_I0_O)        0.066     2.247 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.320     2.567    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/abort_busy_mclk_reg
    SLICE_X48Y141        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X76Y48         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.161     1.161    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.191 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.736     1.927    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/usrclk2_r_reg
    SLICE_X48Y141        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/C
                         clock pessimism             -0.343     1.584    
    SLICE_X48Y141        FDCE (Remov_fdce_C_CLR)     -0.050     1.534    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  1.033    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.308ns (9.409%)  route 2.966ns (90.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 8.837 - 4.167 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.387     4.826    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X90Y74         FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.308     5.134 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         2.966     8.100    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_frame_sync_i/frame_started_i/Q[0]
    SLICE_X55Y23         FDCE                                         f  compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.460     8.837    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_frame_sync_i/frame_started_i/xclk
    SLICE_X55Y23         FDCE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg/C
                         clock pessimism              0.239     9.076    
                         clock uncertainty           -0.067     9.008    
    SLICE_X55Y23         FDCE (Recov_fdce_C_CLR)     -0.255     8.753    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/written32b_i/in_reg_reg/CLR
                            (removal check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.118ns (30.593%)  route 0.268ns (69.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.541     1.798    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X90Y74         FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.118     1.916 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         0.268     2.184    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/written32b_i/regs_reg[4][0]
    SLICE_X91Y69         FDCE                                         f  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/written32b_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_aclk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.745     2.287    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/written32b_i/xclk
    SLICE_X91Y69         FDCE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/written32b_i/in_reg_reg/C
                         clock pessimism             -0.472     1.815    
    SLICE_X91Y69         FDCE (Remov_fdce_C_CLR)     -0.069     1.746    compressor393_i/cmprs_channel_block[3].jp_channel_i/cmprs_out_fifo_i/written32b_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.438    





