# Benchmark "matrix_multiplication" written by ABC on Thu Aug 29 14:12:19 2019 


.model matrix_multiplication 


.inputs matrix_multiplication^clk matrix_multiplication^reset matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c matrix_multiplication^start_mat_mul 


.outputs matrix_multiplication^data_from_out_mat~0 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 matrix_multiplication^data_from_out_mat~3 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 matrix_multiplication^data_from_out_mat~6 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul 



.latch n3111 matrix_multiplication^c_addr_22_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3116 matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3121 matrix_multiplication^c_addr_22_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3126 matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3131 matrix_multiplication^c_addr_22_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3136 matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3141 matrix_multiplication^c_addr_22_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3146 matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3151 matrix_multiplication^c_addr_22_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3156 matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3161 matrix_multiplication^c_addr_22_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3166 matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3171 matrix_multiplication^c_addr_22_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3176 matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3181 matrix_multiplication^c_addr_12_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3186 matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3191 matrix_multiplication^c_addr_12_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3196 matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3201 matrix_multiplication^c_addr_12_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3206 matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3211 matrix_multiplication^c_addr_12_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3216 matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3221 matrix_multiplication^c_addr_12_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3226 matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3231 matrix_multiplication^c_addr_12_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3236 matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3241 matrix_multiplication^c_addr_12_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3246 matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3251 matrix_multiplication^b_addr_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3256 matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3261 matrix_multiplication^b_addr_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3266 matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3271 matrix_multiplication^b_addr_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3276 matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3281 matrix_multiplication^b_addr_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3286 matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3291 matrix_multiplication^b_addr_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3296 matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3301 matrix_multiplication^b_addr_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3306 matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3311 matrix_multiplication^b_addr_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3316 matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3321 matrix_multiplication^c_addr_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3326 matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3331 matrix_multiplication^c_addr_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3336 matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3341 matrix_multiplication^c_addr_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3346 matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3351 matrix_multiplication^c_addr_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3356 matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3361 matrix_multiplication^c_addr_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3366 matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3371 matrix_multiplication^c_addr_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3376 matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3381 matrix_multiplication^c_addr_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3386 matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3391 matrix_multiplication^c_addr_21_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3396 matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3401 matrix_multiplication^c_addr_21_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3406 matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3411 matrix_multiplication^c_addr_21_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3416 matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3421 matrix_multiplication^c_addr_21_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3426 matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3431 matrix_multiplication^c_addr_21_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3436 matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3441 matrix_multiplication^c_addr_21_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3446 matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3451 matrix_multiplication^c_addr_21_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3456 matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3461 matrix_multiplication^c_addr_11_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3466 matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3471 matrix_multiplication^c_addr_11_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3476 matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3481 matrix_multiplication^c_addr_11_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3486 matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3491 matrix_multiplication^c_addr_11_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3496 matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3501 matrix_multiplication^c_addr_11_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3506 matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3511 matrix_multiplication^c_addr_11_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3516 matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3521 matrix_multiplication^c_addr_11_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3526 matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3531 matrix_multiplication^b_addr_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3536 matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3541 matrix_multiplication^b_addr_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3546 matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3551 matrix_multiplication^b_addr_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3556 matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3561 matrix_multiplication^b_addr_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3566 matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3571 matrix_multiplication^b_addr_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3576 matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3581 matrix_multiplication^b_addr_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3586 matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3591 matrix_multiplication^b_addr_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3596 matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3601 matrix_multiplication^c_addr_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3606 matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3611 matrix_multiplication^c_addr_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3616 matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3621 matrix_multiplication^c_addr_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3626 matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3631 matrix_multiplication^c_addr_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3636 matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3641 matrix_multiplication^c_addr_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3646 matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3651 matrix_multiplication^c_addr_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3656 matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3661 matrix_multiplication^c_addr_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3666 matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3671 matrix_multiplication^a_addr_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3676 matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3681 matrix_multiplication^a_addr_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3686 matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3691 matrix_multiplication^a_addr_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3696 matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3701 matrix_multiplication^a_addr_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3706 matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3711 matrix_multiplication^a_addr_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3716 matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3721 matrix_multiplication^a_addr_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3726 matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3731 matrix_multiplication^a_addr_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3736 matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3741 matrix_multiplication^c_addr_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3746 matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3751 matrix_multiplication^c_addr_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3756 matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3761 matrix_multiplication^c_addr_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3766 matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3771 matrix_multiplication^c_addr_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3776 matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3781 matrix_multiplication^c_addr_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3786 matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3791 matrix_multiplication^c_addr_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3796 matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3801 matrix_multiplication^c_addr_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3806 matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3811 matrix_multiplication^a_addr_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3816 matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3821 matrix_multiplication^a_addr_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3826 matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3831 matrix_multiplication^a_addr_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3836 matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3841 matrix_multiplication^a_addr_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3846 matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3851 matrix_multiplication^a_addr_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3856 matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3861 matrix_multiplication^a_addr_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3866 matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3871 matrix_multiplication^a_addr_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3876 matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3881 matrix_multiplication^c_addr_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3886 matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3891 matrix_multiplication^c_addr_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3896 matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3901 matrix_multiplication^c_addr_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3906 matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3911 matrix_multiplication^c_addr_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3916 matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3921 matrix_multiplication^c_addr_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3926 matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3931 matrix_multiplication^c_addr_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3936 matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n3941 matrix_multiplication^c_addr_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3946 matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n3951 matrix_multiplication^a_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3956 matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n3961 matrix_multiplication^a_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3966 matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n3971 matrix_multiplication^a_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3976 matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n3981 matrix_multiplication^a_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3986 matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n3991 matrix_multiplication^a_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n3996 matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n4001 matrix_multiplication^a_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4006 matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4011 matrix_multiplication^a_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n4016 matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n4021 matrix_multiplication^b_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n4026 matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n4031 matrix_multiplication^b_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n4036 matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n4041 matrix_multiplication^b_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n4046 matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n4051 matrix_multiplication^b_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n4056 matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n4061 matrix_multiplication^b_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n4066 matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n4071 matrix_multiplication^b_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4076 matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4081 matrix_multiplication^b_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n4086 matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n4091 matrix_multiplication^c_addr_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n4096 matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n4101 matrix_multiplication^c_addr_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n4106 matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n4111 matrix_multiplication^c_addr_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n4116 matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n4121 matrix_multiplication^c_addr_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n4126 matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n4131 matrix_multiplication^c_addr_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n4136 matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n4141 matrix_multiplication^c_addr_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4146 matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4151 matrix_multiplication^c_addr_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n4156 matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE re matrix_multiplication^clk 0 


.latch n4161 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re matrix_multiplication^clk 0 


.latch n4166 matrix_multiplication^addr_pi_reg~0_FF_NODE re matrix_multiplication^clk 0 


.latch n4171 matrix_multiplication^addr_pi_reg~1_FF_NODE re matrix_multiplication^clk 0 


.latch n4176 matrix_multiplication^addr_pi_reg~2_FF_NODE re matrix_multiplication^clk 0 


.latch n4181 matrix_multiplication^addr_pi_reg~3_FF_NODE re matrix_multiplication^clk 0 


.latch n4186 matrix_multiplication^addr_pi_reg~4_FF_NODE re matrix_multiplication^clk 0 


.latch n4191 matrix_multiplication^addr_pi_reg~5_FF_NODE re matrix_multiplication^clk 0 


.latch n4196 matrix_multiplication^addr_pi_reg~6_FF_NODE re matrix_multiplication^clk 0 




.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd \
 a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd \
 a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd \
 a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd \
 a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd \
 a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd \
 a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd \
 a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd \
 a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd \
 a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd \
 b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd \
 a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc \
 final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd \
 final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 \
 a_data[0]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd \
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd \
 a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd \
 a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd \
 a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd \
 a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd \
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd \
 a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd \
 a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd \
 b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd \
 b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd \
 b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd \
 b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd \
 b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd \
 b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd \
 b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd \
 b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd \
 b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd \
 a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd \
 a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd \
 a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd \
 a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd \
 a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd \
 a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd \
 a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd \
 a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~63 \
 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~63 \
 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd \
 final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd \
 final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd \
 b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd \
 b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd \
 b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd \
 b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd \
 b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd \
 b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd \
 b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd \
 b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd \
 a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd \
 a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd \
 a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd \
 a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd \
 a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd \
 a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd \
 a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd \
 a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul \
 reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 \
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd \
 a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd \
 a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd \
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd \
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd \
 a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd \
 a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd \
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd \
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd \
 a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd \
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data[0]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 


.subckt matmul_4x4_systolic \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 \
 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd \
 a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd \
 a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd \
 a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd \
 a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd \
 a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd \
 a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd \
 a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd \
 a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd \
 a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd \
 b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data[0]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 \
 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~6 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~6 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~63 \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~63 \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^done_mat_mul 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c \
 out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 


.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 




.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~0 n5026 matrix_multiplication^data_from_out_mat~0 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 n5026 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~1 n5028 matrix_multiplication^data_from_out_mat~1 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 n5028 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~2 n5030 matrix_multiplication^data_from_out_mat~2 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 n5030 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~3 n5032 matrix_multiplication^data_from_out_mat~3 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 n5032 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~4 n5034 matrix_multiplication^data_from_out_mat~4 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 n5034 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~5 n5036 matrix_multiplication^data_from_out_mat~5 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 n5036 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~6 n5038 matrix_multiplication^data_from_out_mat~6 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 n5038 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~7 n5040 matrix_multiplication^data_from_out_mat~7 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 n5040 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~8 n5042 matrix_multiplication^data_from_out_mat~8 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 n5042 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~9 n5044 matrix_multiplication^data_from_out_mat~9 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 n5044 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~10 n5046 \
 matrix_multiplication^data_from_out_mat~10 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 n5046 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~11 n5048 \
 matrix_multiplication^data_from_out_mat~11 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 n5048 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~12 n5050 \
 matrix_multiplication^data_from_out_mat~12 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 n5050 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~13 n5052 \
 matrix_multiplication^data_from_out_mat~13 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 n5052 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~14 n5054 \
 matrix_multiplication^data_from_out_mat~14 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 n5054 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~15 n5056 \
 matrix_multiplication^data_from_out_mat~15 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 n5056 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~16 n5058 \
 matrix_multiplication^data_from_out_mat~16 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 n5058 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~17 n5060 \
 matrix_multiplication^data_from_out_mat~17 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 n5060 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~18 n5062 \
 matrix_multiplication^data_from_out_mat~18 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 n5062 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~19 n5064 \
 matrix_multiplication^data_from_out_mat~19 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 n5064 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~20 n5066 \
 matrix_multiplication^data_from_out_mat~20 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 n5066 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~21 n5068 \
 matrix_multiplication^data_from_out_mat~21 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 n5068 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~22 n5070 \
 matrix_multiplication^data_from_out_mat~22 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 n5070 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~23 n5072 \
 matrix_multiplication^data_from_out_mat~23 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 n5072 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~24 n5074 \
 matrix_multiplication^data_from_out_mat~24 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 n5074 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~25 n5076 \
 matrix_multiplication^data_from_out_mat~25 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 n5076 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~26 n5078 \
 matrix_multiplication^data_from_out_mat~26 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 n5078 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~27 n5080 \
 matrix_multiplication^data_from_out_mat~27 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 n5080 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~28 n5082 \
 matrix_multiplication^data_from_out_mat~28 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 n5082 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~29 n5084 \
 matrix_multiplication^data_from_out_mat~29 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 n5084 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~30 n5086 \
 matrix_multiplication^data_from_out_mat~30 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 n5086 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~31 n5088 \
 matrix_multiplication^data_from_out_mat~31 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 n5088 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~32 n5090 \
 matrix_multiplication^data_from_out_mat~32 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 n5090 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~33 n5092 \
 matrix_multiplication^data_from_out_mat~33 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 n5092 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~34 n5094 \
 matrix_multiplication^data_from_out_mat~34 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 n5094 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~35 n5096 \
 matrix_multiplication^data_from_out_mat~35 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 n5096 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~36 n5098 \
 matrix_multiplication^data_from_out_mat~36 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 n5098 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~37 n5100 \
 matrix_multiplication^data_from_out_mat~37 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 n5100 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~38 n5102 \
 matrix_multiplication^data_from_out_mat~38 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 n5102 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~39 n5104 \
 matrix_multiplication^data_from_out_mat~39 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 n5104 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~40 n5106 \
 matrix_multiplication^data_from_out_mat~40 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 n5106 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~41 n5108 \
 matrix_multiplication^data_from_out_mat~41 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 n5108 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~42 n5110 \
 matrix_multiplication^data_from_out_mat~42 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 n5110 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~43 n5112 \
 matrix_multiplication^data_from_out_mat~43 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 n5112 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~44 n5114 \
 matrix_multiplication^data_from_out_mat~44 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 n5114 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~45 n5116 \
 matrix_multiplication^data_from_out_mat~45 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 n5116 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~46 n5118 \
 matrix_multiplication^data_from_out_mat~46 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 n5118 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~47 n5120 \
 matrix_multiplication^data_from_out_mat~47 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 n5120 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~48 n5122 \
 matrix_multiplication^data_from_out_mat~48 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 n5122 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~49 n5124 \
 matrix_multiplication^data_from_out_mat~49 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 n5124 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~50 n5126 \
 matrix_multiplication^data_from_out_mat~50 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 n5126 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~51 n5128 \
 matrix_multiplication^data_from_out_mat~51 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 n5128 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~52 n5130 \
 matrix_multiplication^data_from_out_mat~52 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 n5130 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~53 n5132 \
 matrix_multiplication^data_from_out_mat~53 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 n5132 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~54 n5134 \
 matrix_multiplication^data_from_out_mat~54 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 n5134 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~55 n5136 \
 matrix_multiplication^data_from_out_mat~55 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 n5136 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~56 n5138 \
 matrix_multiplication^data_from_out_mat~56 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 n5138 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~57 n5140 \
 matrix_multiplication^data_from_out_mat~57 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 n5140 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~58 n5142 \
 matrix_multiplication^data_from_out_mat~58 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 n5142 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~59 n5144 \
 matrix_multiplication^data_from_out_mat~59 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 n5144 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~60 n5146 \
 matrix_multiplication^data_from_out_mat~60 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 n5146 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~61 n5148 \
 matrix_multiplication^data_from_out_mat~61 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 n5148 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~62 n5150 \
 matrix_multiplication^data_from_out_mat~62 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 n5150 
000000 1 


.names matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~63 n5152 \
 matrix_multiplication^data_from_out_mat~63 
0001 0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 n5152 
000000 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0 \
 n3111 
01 1 


.names matrix_multiplication^c_addr_22_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3116 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~1 \
 n3121 
01 1 


.names matrix_multiplication^c_addr_22_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3126 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~2 \
 n3131 
01 1 


.names matrix_multiplication^c_addr_22_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3136 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~3 \
 n3141 
01 1 


.names matrix_multiplication^c_addr_22_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3146 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~4 \
 n3151 
01 1 


.names matrix_multiplication^c_addr_22_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3156 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~5 \
 n3161 
01 1 


.names matrix_multiplication^c_addr_22_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3166 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~6 \
 n3171 
01 1 


.names matrix_multiplication^c_addr_22_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3176 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0 \
 n3181 
01 1 


.names matrix_multiplication^c_addr_12_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3186 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~1 \
 n3191 
01 1 


.names matrix_multiplication^c_addr_12_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3196 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~2 \
 n3201 
01 1 


.names matrix_multiplication^c_addr_12_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3206 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~3 \
 n3211 
01 1 


.names matrix_multiplication^c_addr_12_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3216 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~4 \
 n3221 
01 1 


.names matrix_multiplication^c_addr_12_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3226 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~5 \
 n3231 
01 1 


.names matrix_multiplication^c_addr_12_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3236 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~6 \
 n3241 
01 1 


.names matrix_multiplication^c_addr_12_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3246 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~0 \
 n3251 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_02_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3256 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~1 \
 n3261 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_02_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3266 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~2 \
 n3271 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_02_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3276 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~3 \
 n3281 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_02_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3286 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~4 \
 n3291 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_02_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3296 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~5 \
 n3301 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_02_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3306 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~6 \
 n3311 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_02_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3316 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0 \
 n3321 
01 1 


.names matrix_multiplication^c_addr_02_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3326 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~1 \
 n3331 
01 1 


.names matrix_multiplication^c_addr_02_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3336 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~2 \
 n3341 
01 1 


.names matrix_multiplication^c_addr_02_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3346 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~3 \
 n3351 
01 1 


.names matrix_multiplication^c_addr_02_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3356 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~4 \
 n3361 
01 1 


.names matrix_multiplication^c_addr_02_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3366 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~5 \
 n3371 
01 1 


.names matrix_multiplication^c_addr_02_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3376 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~6 \
 n3381 
01 1 


.names matrix_multiplication^c_addr_02_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3386 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~0 \
 n3391 
01 1 


.names matrix_multiplication^c_addr_21_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3396 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~1 \
 n3401 
01 1 


.names matrix_multiplication^c_addr_21_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3406 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~2 \
 n3411 
01 1 


.names matrix_multiplication^c_addr_21_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3416 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~3 \
 n3421 
01 1 


.names matrix_multiplication^c_addr_21_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3426 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~4 \
 n3431 
01 1 


.names matrix_multiplication^c_addr_21_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3436 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~5 \
 n3441 
01 1 


.names matrix_multiplication^c_addr_21_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3446 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~6 \
 n3451 
01 1 


.names matrix_multiplication^c_addr_21_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3456 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 n3461 
01 1 


.names matrix_multiplication^c_addr_11_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3466 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 n3471 
01 1 


.names matrix_multiplication^c_addr_11_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3476 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 n3481 
01 1 


.names matrix_multiplication^c_addr_11_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3486 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 n3491 
01 1 


.names matrix_multiplication^c_addr_11_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3496 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 n3501 
01 1 


.names matrix_multiplication^c_addr_11_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3506 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 n3511 
01 1 


.names matrix_multiplication^c_addr_11_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3516 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 \
 n3521 
01 1 


.names matrix_multiplication^c_addr_11_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3526 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 n3531 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_01_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3536 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 n3541 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_01_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3546 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 n3551 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_01_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3556 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 n3561 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_01_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3566 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 n3571 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_01_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3576 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 n3581 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_01_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3586 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 n3591 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_01_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3596 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 n3601 
01 1 


.names matrix_multiplication^c_addr_01_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3606 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 n3611 
01 1 


.names matrix_multiplication^c_addr_01_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3616 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 n3621 
01 1 


.names matrix_multiplication^c_addr_01_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3626 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 n3631 
01 1 


.names matrix_multiplication^c_addr_01_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3636 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 n3641 
01 1 


.names matrix_multiplication^c_addr_01_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3646 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 n3651 
01 1 


.names matrix_multiplication^c_addr_01_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3656 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 \
 n3661 
01 1 


.names matrix_multiplication^c_addr_01_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3666 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~0 \
 n3671 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_20_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3676 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~1 \
 n3681 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_20_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3686 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~2 \
 n3691 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_20_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3696 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~3 \
 n3701 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_20_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3706 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~4 \
 n3711 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_20_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3716 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~5 \
 n3721 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_20_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3726 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~6 \
 n3731 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_20_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3736 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~0 \
 n3741 
01 1 


.names matrix_multiplication^c_addr_20_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3746 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~1 \
 n3751 
01 1 


.names matrix_multiplication^c_addr_20_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3756 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~2 \
 n3761 
01 1 


.names matrix_multiplication^c_addr_20_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3766 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~3 \
 n3771 
01 1 


.names matrix_multiplication^c_addr_20_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3776 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~4 \
 n3781 
01 1 


.names matrix_multiplication^c_addr_20_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3786 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~5 \
 n3791 
01 1 


.names matrix_multiplication^c_addr_20_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3796 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~6 \
 n3801 
01 1 


.names matrix_multiplication^c_addr_20_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3806 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 n3811 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_10_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3816 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 n3821 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_10_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3826 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 n3831 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_10_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3836 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 n3841 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_10_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3846 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 n3851 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_10_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3856 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 n3861 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_10_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3866 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 n3871 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_10_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3876 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 n3881 
01 1 


.names matrix_multiplication^c_addr_10_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3886 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 n3891 
01 1 


.names matrix_multiplication^c_addr_10_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3896 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 n3901 
01 1 


.names matrix_multiplication^c_addr_10_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3906 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 n3911 
01 1 


.names matrix_multiplication^c_addr_10_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3916 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 n3921 
01 1 


.names matrix_multiplication^c_addr_10_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3926 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 n3931 
01 1 


.names matrix_multiplication^c_addr_10_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3936 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 \
 n3941 
01 1 


.names matrix_multiplication^c_addr_10_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3946 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 n3951 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_00_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3956 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 n3961 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_00_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3966 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 n3971 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_00_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3976 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 n3981 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_00_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3986 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 n3991 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_00_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3996 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 n4001 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_00_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4006 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 n4011 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_00_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4016 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 n4021 
01 1 


.names matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_00_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4026 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 n4031 
01 1 


.names matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_00_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4036 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 n4041 
01 1 


.names matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_00_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4046 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 n4051 
01 1 


.names matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_00_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4056 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 n4061 
01 1 


.names matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_00_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4066 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 n4071 
01 1 


.names matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_00_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4076 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 n4081 
01 1 


.names matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_00_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n4086 
-100 1 
1-01 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 n4091 
01 1 


.names matrix_multiplication^c_addr_00_reg~0_FF_NODE matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4096 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 n4101 
01 1 


.names matrix_multiplication^c_addr_00_reg~1_FF_NODE matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4106 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 n4111 
01 1 


.names matrix_multiplication^c_addr_00_reg~2_FF_NODE matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4116 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 n4121 
01 1 


.names matrix_multiplication^c_addr_00_reg~3_FF_NODE matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4126 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 n4131 
01 1 


.names matrix_multiplication^c_addr_00_reg~4_FF_NODE matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4136 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 n4141 
01 1 


.names matrix_multiplication^c_addr_00_reg~5_FF_NODE matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4146 
-101 1 
1-00 1 


.names matrix_multiplication^reset \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 \
 n4151 
01 1 


.names matrix_multiplication^c_addr_00_reg~6_FF_NODE matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n4156 
-101 1 
1-00 1 


.names matrix_multiplication^reset matrix_multiplication^enable_writing_to_mem n4161 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~0 n4166 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~1 n4171 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~2 n4176 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~3 n4181 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~4 n4186 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~5 n4191 
01 1 


.names matrix_multiplication^reset matrix_multiplication^addr_pi~6 n4196 
01 1 


.names matrix_multiplication^done_mat_mul 
0 


.names gnd 
0 


.names vcc 
1 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 
0 


.names unconn 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 
0 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 
0 



.end 




.model single_port_ram 


.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] \
 addr[13] addr[14] we 


.outputs out 


.blackbox 



.end 




.model matmul_4x4_systolic 


.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] \
 b_data_in[9] b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] b_data_in[15] b_data_in[16] b_data_in[17] \
 b_data_in[18] b_data_in[19] b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] b_data_in[25] b_data_in[26] \
 b_data_in[27] b_data_in[28] b_data_in[29] b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] b_data_in[35] \
 b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] \
 b_data_in[54] b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] b_data_in[60] b_data_in[61] b_data_in[62] \
 b_data_in[63] a_data_in[0] a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] a_data_in[6] a_data_in[7] \
 a_data_in[8] a_data_in[9] a_data_in[10] a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] a_data_in[16] \
 a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] \
 a_data_in[35] a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] a_data_in[41] a_data_in[42] a_data_in[43] \
 a_data_in[44] a_data_in[45] a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] a_data_in[51] a_data_in[52] \
 a_data_in[53] a_data_in[54] a_data_in[55] a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] a_data_in[61] \
 a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] \
 b_data[1] b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] b_data[12] \
 b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] \
 b_data[35] b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] b_data[45] \
 b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] \
 a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] \
 a_data[27] a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] a_data[36] a_data[37] \
 a_data[38] a_data[39] a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] a_data[48] \
 a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk 


.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] \
 b_addr[4] b_addr[5] b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] a_addr[6] b_data_out[0] \
 b_data_out[1] b_data_out[2] b_data_out[3] b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] b_data_out[9] \
 b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] \
 b_data_out[18] b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] b_data_out[25] \
 b_data_out[26] b_data_out[27] b_data_out[28] b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] b_data_out[41] \
 b_data_out[42] b_data_out[43] b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] b_data_out[49] \
 b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] \
 b_data_out[58] b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] a_data_out[16] a_data_out[17] \
 a_data_out[18] a_data_out[19] a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] a_data_out[25] \
 a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] \
 a_data_out[34] a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] a_data_out[40] a_data_out[41] \
 a_data_out[42] a_data_out[43] a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] a_data_out[56] a_data_out[57] \
 a_data_out[58] a_data_out[59] a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] c_data[1] c_data[2] \
 c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] \
 c_data[37] c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] c_data[45] c_data[46] c_data[47] \
 c_data[48] c_data[49] c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] c_data[57] c_data[58] \
 c_data[59] c_data[60] c_data[61] c_data[62] c_data[63] done_mat_mul 


.blackbox 



.end 




