// Seed: 3010581981
module module_0;
  bit id_1, id_2;
  assign id_2 = !id_1;
  bit id_3;
  initial begin : LABEL_0
    id_3 = new;
    id_2 <= id_2;
    id_2 = 1;
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[id_5] = -1 | id_6;
  wire id_8;
  ;
endmodule
