--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fullTop.twx fullTop.ncd -o fullTop.twr fullTop.pcf

Design file:              fullTop.ncd
Physical constraint file: fullTop.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pbl         |    0.563(R)|      FAST  |    1.939(R)|      SLOW  |clk_BUFGP         |   0.000|
pbr         |    0.436(R)|      FAST  |    1.756(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    0.718(R)|      FAST  |    1.856(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds_out<0> |         9.051(R)|      SLOW  |         3.711(R)|      FAST  |clk_BUFGP         |   0.000|
leds_out<1> |         8.978(R)|      SLOW  |         3.670(R)|      FAST  |clk_BUFGP         |   0.000|
leds_out<2> |         8.832(R)|      SLOW  |         3.613(R)|      FAST  |clk_BUFGP         |   0.000|
leds_out<3> |         8.893(R)|      SLOW  |         3.681(R)|      FAST  |clk_BUFGP         |   0.000|
leds_out<4> |         9.418(R)|      SLOW  |         3.788(R)|      FAST  |clk_BUFGP         |   0.000|
leds_out<5> |         9.256(R)|      SLOW  |         3.739(R)|      FAST  |clk_BUFGP         |   0.000|
leds_out<6> |         9.673(R)|      SLOW  |         3.721(R)|      FAST  |clk_BUFGP         |   0.000|
score<0>    |         9.051(R)|      SLOW  |         3.739(R)|      FAST  |clk_BUFGP         |   0.000|
score<1>    |         8.785(R)|      SLOW  |         3.618(R)|      FAST  |clk_BUFGP         |   0.000|
score<2>    |         8.834(R)|      SLOW  |         3.665(R)|      FAST  |clk_BUFGP         |   0.000|
score<3>    |         8.558(R)|      SLOW  |         3.534(R)|      FAST  |clk_BUFGP         |   0.000|
score<4>    |         8.566(R)|      SLOW  |         3.596(R)|      FAST  |clk_BUFGP         |   0.000|
score<5>    |         8.697(R)|      SLOW  |         3.638(R)|      FAST  |clk_BUFGP         |   0.000|
score<6>    |         8.798(R)|      SLOW  |         3.707(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.066|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 30 21:29:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



