timestamp 1769412267
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_g5v0d10v5 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_20v0 l=l w=w a1=as a2=ad p1=ps p2=pd
parameters sky130_fd_pr__nfet_g5v0d16v0 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_1203_n781#" 3520 758.927 1203 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_895_n781#" 3520 269.155 895 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_587_n781#" 3520 269.155 587 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_279_n781#" 3520 269.155 279 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_n29_n781#" 3520 269.155 -29 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_n337_n781#" 3520 269.155 -337 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_n645_n781#" 3520 269.155 -645 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_n953_n781#" 3520 269.155 -953 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_n1261_n781#" 3520 758.927 -1261 -781 mvndif 0 0 0 0 0 0 0 0 0 0 0 0 87000 3116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51272 3084 69000 3092 0 0 0 0 0 0 0 0 0 0
node "a_953_n807#" 346 442.291 953 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_645_n807#" 346 414.638 645 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_337_n807#" 346 414.638 337 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_29_n807#" 346 414.638 29 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_n279_n807#" 346 414.638 -279 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_n587_n807#" 346 414.638 -587 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_n895_n807#" 346 414.638 -895 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
node "a_n1203_n807#" 346 442.291 -1203 -807 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397758 3728 0 0 2584 220 3128 228 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_645_n807#" "a_953_n807#" 37.7098
cap "a_279_n781#" "a_337_n807#" 190.318
cap "a_n29_n781#" "a_279_n781#" 343.766
cap "a_29_n807#" "a_337_n807#" 37.7098
cap "a_29_n807#" "a_n29_n781#" 190.318
cap "a_n1203_n807#" "a_n953_n781#" 190.318
cap "a_n1203_n807#" "a_n895_n807#" 37.7098
cap "a_645_n807#" "a_895_n781#" 190.318
cap "a_n953_n781#" "a_n1261_n781#" 343.766
cap "a_n587_n807#" "a_n645_n781#" 190.318
cap "a_n337_n781#" "a_n587_n807#" 190.318
cap "a_n337_n781#" "a_n29_n781#" 343.766
cap "a_279_n781#" "a_587_n781#" 343.766
cap "a_29_n807#" "a_n279_n807#" 37.7098
cap "a_n953_n781#" "a_n645_n781#" 343.766
cap "a_n895_n807#" "a_n645_n781#" 190.318
cap "a_645_n807#" "a_337_n807#" 37.7098
cap "a_n1203_n807#" "a_n1261_n781#" 190.318
cap "a_29_n807#" "a_279_n781#" 190.318
cap "a_895_n781#" "a_587_n781#" 343.766
cap "a_n279_n807#" "a_n337_n781#" 190.318
cap "a_n895_n807#" "a_n587_n807#" 37.7098
cap "a_1203_n781#" "a_953_n807#" 190.318
cap "a_645_n807#" "a_587_n781#" 190.318
cap "a_895_n781#" "a_1203_n781#" 343.766
cap "a_n895_n807#" "a_n953_n781#" 190.318
cap "a_n279_n807#" "a_n587_n807#" 37.7098
cap "a_895_n781#" "a_953_n807#" 190.318
cap "a_587_n781#" "a_337_n807#" 190.318
cap "a_n279_n807#" "a_n29_n781#" 190.318
cap "a_n337_n781#" "a_n645_n781#" 343.766
device msubckt sky130_fd_pr__nfet_g5v0d10v5 953 -781 954 -780 l=250 w=1500 "VSUBS" "a_953_n807#" 500 0 "a_895_n781#" 1500 43500,1558 "a_1203_n781#" 1500 87000,3116
device msubckt sky130_fd_pr__nfet_g5v0d10v5 645 -781 646 -780 l=250 w=1500 "VSUBS" "a_645_n807#" 500 0 "a_587_n781#" 1500 43500,1558 "a_895_n781#" 1500 43500,1558
device msubckt sky130_fd_pr__nfet_g5v0d10v5 337 -781 338 -780 l=250 w=1500 "VSUBS" "a_337_n807#" 500 0 "a_279_n781#" 1500 43500,1558 "a_587_n781#" 1500 43500,1558
device msubckt sky130_fd_pr__nfet_g5v0d10v5 29 -781 30 -780 l=250 w=1500 "VSUBS" "a_29_n807#" 500 0 "a_n29_n781#" 1500 43500,1558 "a_279_n781#" 1500 43500,1558
device msubckt sky130_fd_pr__nfet_g5v0d10v5 -279 -781 -278 -780 l=250 w=1500 "VSUBS" "a_n279_n807#" 500 0 "a_n337_n781#" 1500 43500,1558 "a_n29_n781#" 1500 43500,1558
device msubckt sky130_fd_pr__nfet_g5v0d10v5 -587 -781 -586 -780 l=250 w=1500 "VSUBS" "a_n587_n807#" 500 0 "a_n645_n781#" 1500 43500,1558 "a_n337_n781#" 1500 43500,1558
device msubckt sky130_fd_pr__nfet_g5v0d10v5 -895 -781 -894 -780 l=250 w=1500 "VSUBS" "a_n895_n807#" 500 0 "a_n953_n781#" 1500 43500,1558 "a_n645_n781#" 1500 43500,1558
device msubckt sky130_fd_pr__nfet_g5v0d10v5 -1203 -781 -1202 -780 l=250 w=1500 "VSUBS" "a_n1203_n807#" 500 0 "a_n1261_n781#" 1500 87000,3116 "a_n953_n781#" 1500 43500,1558
