-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Feb 11 19:01:33 2019
-- Host        : Jannes-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Uni/git/ABP/Vivado/FFT/FFT.srcs/sources_1/bd/fourier_bram/ip/fourier_bram_DFTStageWrapper_1_0/fourier_bram_DFTStageWrapper_1_0_sim_netlist.vhdl
-- Design      : fourier_bram_DFTStageWrapper_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => din(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => din(6 downto 0),
      DIBDI(15 downto 14) => B"00",
      DIBDI(13 downto 8) => din(24 downto 19),
      DIBDI(7 downto 6) => B"00",
      DIBDI(5 downto 0) => din(18 downto 13),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13 downto 8) => D(12 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13 downto 8) => D(24 downto 19),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5 downto 0) => D(18 downto 13),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ram_rd_en_i,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_36\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_44\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_52\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 30) => B"00",
      DIADI(29 downto 24) => dina(24 downto 19),
      DIADI(23 downto 22) => B"00",
      DIADI(21 downto 16) => dina(18 downto 13),
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => dina(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 30) => B"00",
      DIBDI(29 downto 24) => dina(49 downto 44),
      DIBDI(23 downto 22) => B"00",
      DIBDI(21 downto 16) => dina(43 downto 38),
      DIBDI(15 downto 14) => B"00",
      DIBDI(13 downto 8) => dina(37 downto 32),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => dina(31 downto 25),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_4\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_5\,
      DOADO(29 downto 24) => doutb(24 downto 19),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_12\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_13\,
      DOADO(21 downto 16) => doutb(18 downto 13),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_20\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_21\,
      DOADO(13 downto 8) => doutb(12 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => doutb(6 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_36\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_37\,
      DOBDO(29 downto 24) => doutb(49 downto 44),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_44\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_45\,
      DOBDO(21 downto 16) => doutb(43 downto 38),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_52\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_53\,
      DOBDO(13 downto 8) => doutb(37 downto 32),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_60\,
      DOBDO(6 downto 0) => doutb(31 downto 25),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_68\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_69\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_71\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"031F080E031F0A0E031F0C04031F0D11031F0E13031F0F0C031F0F1B04000000",
      INIT_01 => X"031D0D0C031E011B031E051F031E091A031E0D0B031F0013031F0310031F0604",
      INIT_02 => X"031A0E1E031B051A031B0C0B031C0213031C0812031C0E07031D0313031D0814",
      INIT_03 => X"03160D120317061803170F15031808090319001303190814031A000B031A071A",
      INIT_04 => X"0311091C0312050A0313000F03130B0B0314051F0315000903150A0B03160403",
      INIT_05 => X"030B0415030C0208030C0F12030D0C14030E090D030F051E0310020603100E05",
      INIT_06 => X"03030E1E03040E1103050D1B03060C1F03070B1A03080A0D03090818030A061B",
      INIT_07 => X"021B091A021C0B08021D0C0F021E0D0E021F0E0703000E1803010F0203020F04",
      INIT_08 => X"021206120213091602140C1402150F0B0217011B0218040502190608021A0804",
      INIT_09 => X"0208061302090B08020A0F16020C031F020D0802020E0B1F020F0F1602110307",
      INIT_0A => X"011D0B10011F010E0200070702010C1C0203020B0204071502050C1A02070119",
      INIT_0B => X"0112061C01130D1D0115041B01160B140118020901190819011A0F05011C050D",
      INIT_0C => X"01060A100108020D01090A07010B011E010C0911010E0102010F080E01100F17",
      INIT_0D => X"001A0805001C0017001D0906001F01130100091E0102020701030A0D01050210",
      INIT_0E => X"000E0117000F0A160011031300120C100014050A00150E040017061B00180F11",
      INIT_0F => X"000109040003020800040B0C0006040F00070D1200090615000A0F16000C0817",
      INIT_10 => X"0F15000A0F16090B0F18020E0F190B110F1B04140F1C0D180F1E061C00000000",
      INIT_11 => X"0F0809050F0A011C0F0B0A160F0D03100F0E0C0D0F10050A0F110E090F130709",
      INIT_12 => X"0E1C05130E1D0D190E1F06020F000E0D0F02061A0F030F090F05071B0F07000F",
      INIT_13 => X"0E1007120E110E1E0E13060F0E140E020E1605190E170D130E1905100E1A0D10",
      INIT_14 => X"0E05001B0E0607070E070D170E09040C0E0A0B050E0C02030E0D09040E0F0009",
      INIT_15 => X"0D1A03060D1B080B0D1C0D150D1E03040D1F08190E000E120E0204100E030A13",
      INIT_16 => X"0D10000A0D1104010D12071E0D130C010D15000A0D1604180D17090D0D180E07",
      INIT_17 => X"0D0609180D070B1B0D080E050D0A00150D0B030C0D0C060A0D0D090E0D0E0C19",
      INIT_18 => X"0C1E001E0C1F01080D0001190D0102120D0203110D0304180D0406060D05071C",
      INIT_19 => X"0C1607080C1705130C1804060C1903010C1A02050C1B010F0C1C01020C1D001C",
      INIT_1A => X"0C0F0D1A0C100A020C1106130C12030C0C13000E0C130D180C140B0B0C150905",
      INIT_1B => X"0C0A05150C0A0F170C0B0A010C0C04150C0C0F110C0D0A160C0E06040C0F011B",
      INIT_1C => X"0C050F150C06070C0C060F0D0C0707170C08000B0C0809080C09020E0C090B1D",
      INIT_1D => X"0C020C0D0C0301190C03070E0C030D0D0C0403150C040A060C0501020C050806",
      INIT_1E => X"0C000C100C000F0D0C0102150C0106060C010A010C010E050C0202140C02070C",
      INIT_1F => X"0C0000050C0000140C00010D0C00020F0C00031C0C0005120C0007120C00091C",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => douta(8 downto 5),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => douta(17 downto 14),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4 downto 0) => douta(13 downto 9),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0F15000A0F16090B0F18020E0F190B110F1B04140F1C0D180F1E061C00000000",
      INIT_01 => X"0F0809050F0A011C0F0B0A160F0D03100F0E0C0D0F10050A0F110E090F130709",
      INIT_02 => X"0E1C05130E1D0D190E1F06020F000E0D0F02061A0F030F090F05071B0F07000F",
      INIT_03 => X"0E1007120E110E1E0E13060F0E140E020E1605190E170D130E1905100E1A0D10",
      INIT_04 => X"0E05001B0E0607070E070D170E09040C0E0A0B050E0C02030E0D09040E0F0009",
      INIT_05 => X"0D1A03060D1B080B0D1C0D150D1E03040D1F08190E000E120E0204100E030A13",
      INIT_06 => X"0D10000A0D1104010D12071E0D130C010D15000A0D1604180D17090D0D180E07",
      INIT_07 => X"0D0609180D070B1B0D080E050D0A00150D0B030C0D0C060A0D0D090E0D0E0C19",
      INIT_08 => X"0C1E001E0C1F01080D0001190D0102120D0203110D0304180D0406060D05071C",
      INIT_09 => X"0C1607080C1705130C1804060C1903010C1A02050C1B010F0C1C01020C1D001C",
      INIT_0A => X"0C0F0D1A0C100A020C1106130C12030C0C13000E0C130D180C140B0B0C150905",
      INIT_0B => X"0C0A05150C0A0F170C0B0A010C0C04150C0C0F110C0D0A160C0E06040C0F011B",
      INIT_0C => X"0C050F150C06070C0C060F0D0C0707170C08000B0C0809080C09020E0C090B1D",
      INIT_0D => X"0C020C0D0C0301190C03070E0C030D0D0C0403150C040A060C0501020C050806",
      INIT_0E => X"0C000C100C000F0D0C0102150C0106060C010A010C010E050C0202140C02070C",
      INIT_0F => X"0C0000050C0000140C00010D0C00020F0C00031C0C0005120C0007120C00091C",
      INIT_10 => X"0C0007120C0005120C00031C0C00020F0C00010D0C0000140C0000050C000000",
      INIT_11 => X"0C0202140C010E050C010A010C0106060C0102150C000F0D0C000C100C00091C",
      INIT_12 => X"0C0501020C040A060C0403150C030D0D0C03070E0C0301190C020C0D0C02070C",
      INIT_13 => X"0C09020E0C0809080C08000B0C0707170C060F0D0C06070C0C050F150C050806",
      INIT_14 => X"0C0E06040C0D0A160C0C0F110C0C04150C0B0A010C0A0F170C0A05150C090B1D",
      INIT_15 => X"0C140B0B0C130D180C13000E0C12030C0C1106130C100A020C0F0D1A0C0F011B",
      INIT_16 => X"0C1C01020C1B010F0C1A02050C1903010C1804060C1705130C1607080C150905",
      INIT_17 => X"0D0406060D0304180D0203110D0102120D0001190C1F01080C1E001E0C1D001C",
      INIT_18 => X"0D0D090E0D0C060A0D0B030C0D0A00150D080E050D070B1B0D0609180D05071C",
      INIT_19 => X"0D17090D0D1604180D15000A0D130C010D12071E0D1104010D10000A0D0E0C19",
      INIT_1A => X"0E0204100E000E120D1F08190D1E03040D1C0D150D1B080B0D1A03060D180E07",
      INIT_1B => X"0E0D09040E0C02030E0A0B050E09040C0E070D170E0607070E05001B0E030A13",
      INIT_1C => X"0E1905100E170D130E1605190E140E020E13060F0E110E1E0E1007120E0F0009",
      INIT_1D => X"0F05071B0F030F090F02061A0F000E0D0E1F06020E1D0D190E1C05130E1A0D10",
      INIT_1E => X"0F110E090F10050A0F0E0C0D0F0D03100F0B0A160F0A011C0F0809050F07000F",
      INIT_1F => X"0F1E061C0F1C0D180F1B04140F190B110F18020E0F16090B0F15000A0F130709",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addra(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => douta(8 downto 5),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4 downto 0) => douta(4 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11 downto 8) => douta(17 downto 14),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4 downto 0) => douta(13 downto 9),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_compare is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_compare : entity is "compare";
end fourier_bram_DFTStageWrapper_1_0_compare;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_compare_0 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_compare_0 : entity is "compare";
end fourier_bram_DFTStageWrapper_1_0_compare_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => E(0),
      I4 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_compare_1 : entity is "compare";
end fourier_bram_DFTStageWrapper_1_0_compare_1;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_compare_2 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_compare_2 : entity is "compare";
end fourier_bram_DFTStageWrapper_1_0_compare_2;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_rd_bin_cntr : entity is "rd_bin_cntr";
end fourier_bram_DFTStageWrapper_1_0_rd_bin_cntr;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair9";
begin
  Q(0) <= \^q\(0);
  \gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gc0.count_d1_reg[8]_0\(8 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gc0.count_d1_reg[8]_0\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gc0.count_d1_reg[8]_0\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gc0.count_d1_reg[8]_0\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gc0.count_d1_reg[8]_0\(3),
      R => '0'
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gc0.count_d1_reg[8]_0\(4),
      R => '0'
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gc0.count_d1_reg[8]_0\(5),
      R => '0'
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^gc0.count_d1_reg[8]_0\(6),
      R => '0'
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^gc0.count_d1_reg[8]_0\(7),
      R => '0'
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gc0.count_d1_reg[8]_0\(8),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => '0'
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => '0'
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => '0'
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => '0'
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => '0'
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^q\(0),
      R => '0'
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^gc0.count_d1_reg[8]_0\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^gc0.count_d1_reg[8]_0\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^gc0.count_d1_reg[8]_0\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gc0.count_d1_reg[8]_0\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^gc0.count_d1_reg[8]_0\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_rd_fwft : entity is "rd_fwft";
end fourier_bram_DFTStageWrapper_1_0_rd_fwft;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i_reg0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i_reg0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => ram_rd_en_i
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i_reg0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i_reg0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i_reg0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      R => '0'
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i_reg0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_bm.dout_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => '0'
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_2\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_wr_bin_cntr : entity is "wr_bin_cntr";
end fourier_bram_DFTStageWrapper_1_0_wr_bin_cntr;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair12";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      R => '0'
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => '0'
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => '0'
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => '0'
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => '0'
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => '0'
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => '0'
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => '0'
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => '0'
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => '0'
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[8]_1\(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[8]_2\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
mPx7gcQWvUiXAIlptcS0ga/HwxoglSwZPSAvh1Lja87QFX6EO1tvAtW3BEg2Vp3HivYkp2SQvnX/
wf5IwSVugg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
u4kYBbKWjVmoqUxGQIVLXWFveYVGjS8KXANLcMWW+aY7ihS2tZxXnk3ijjHseANEw/GD5bURIhkJ
wHNHgMafDMxk4PoyqdLtqxy3iP9j1MeEpH9OoyR56v6qcdr3P1DRazxtJ2ZaXaFvkJSsMWBDAVQb
EAvsPUwG/uWyf8K9wIc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rcZYcqDcW2nDRCEfMQVN/Fk1OfFW875uC6ei3MlaCqhRnkhzT3xNk2eZbf+e+AP9hFcz4gOesi0n
ZoKrSwPNM4QWWQUwJVjaO8mmjT0knl5bHqmrP5PtUa8Ymb8JvpM2TW4eZK2Uprb6QEt4vqyh7TOP
vhbgM0gvOVsfurZr85pM+sdQTj4K2NKqCt95to1VCJH/hGDMuK47cP1uzcMQplSPzUkPukYqc5u1
65JQDYRjOTqX4AbM+yyfDWw+pb5SzcyHehsXCJH0dv97fYVSVVRFHixh5JYVGcKStfxKGzXXKQhy
T709LnMhsbkT9A3rMvt5la92JFzNANaCQ4q3CQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g2wR7vfvAF0uDhoyjP4PFNh7OLccqK1GsJSoBjOisux//jU2ZxVmLxA1YJAl8lw4jONkagbbp+bD
DeKzRS2ZhyX8p2HqWKvZmJlJpU91NNfgEUeagxdfB5g/ozhVOyy8QGxIiIMb6WrYXhYmtrxZNloB
n9TcaPYLMM7L3bin109TK04mlunQYKeEo5HzUOQf5KJ/sqzhE+gaF5v9vGZc+iE5PyzEZmTRiFkB
DIKvHD3bWL6nrSBv4kJGEMbH66PqN/cEKc8g6Vp6Q1KwRoVPABYLyvfgScY5ycPGYtzU/pyN140X
1iUlGE8ESrGXM/xbywed16jF2DlyQ3LUN34B7Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QhX3pm1tgaFGdr2rg1UW3M/brT66TBguCgts2VP6sg+tkLIps/ZujQpBhLiiUBuZpY7LYUF6Ttcq
FSLxzJjaRAKHhwz8QfNP1LvV8beGlrmElSBg4WQ1vh7an1NBCIV9vJQ12Jb8lKj8kV4h1jtFHmSH
K9jxpumxvGxg8OkyiZFRMV7wxy5Vgb+iLbXznLPN1sO5bxy9oPYkEE6q3W2XOv/+6RQT7jrgsgij
Ryn6WmRS1JEb//SBh2n6mIErQ3VXcu4P5ctFXtDE8hGFBRyM1uhm92HrFtwOxkQS4cyQYHYO9iFQ
G1fTJnB7JigyDvGKfvwHOOMtLjFExIGVquRFGA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qAV9ax+P5GkwGl6RgX4q3QljQNwnp3qvuISp2RvaZBQjaPrHqbafHxa35DhyBrgca2jSUOtBUvJv
KqsgFgfZn9V1QbQ0RhuZfQ0A9iTYX/dan3GdDTQqO9dUx+ctLSRf+zGO6pzzUXyKS+BdkWX0VK7T
nlxUO8Eglcs41Aow9Bc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ersNAxW2yyOqkd9D0cu/x1eK3Xnna2vZ+/lR7+n72DdUl9LOW14owvbVJOgkJzjQh9R7373dUheU
TJqG2Bj8ZCYCqOfOaa5QxsPGyvnovZkK5DNfXSZyOo52a3W+1/UREYKNJQXMoI7o0buPSR9vjzfT
VP6gcUF2vI61llqn4hGlzHjw/Hxc7DZ2qNeQE9EkKFRPZZAg3UFlr5FCYYM50n1xKXOPz1GiYZ1m
fQ6rbSyWQGBnCD37asaeCyMWyupLe9e2+ig34/lXawgR9PYogJ8Af3Xu1/jMBPPEu+9fRFMGdl/y
WGXnDPxDcFs1W3SQMXNmK4XHz49a94IR6/sTyg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AfMq4edFEQfG+G49xuG3mjNrzqlkxqYcfcZiXLDA853lPXe/nLSmGqexTW44Vn2ZxaqLZRo2+fGY
1YOWkV5I3xAUch3KViNnE2BPUOoVIj27K/nL9W52khDG1rv7JajINooYqB1iGtu4CwSDVXLbsy01
ihGoLgNchqgEVQ5cjmVw82bLj4e8F0Jd4DERHAnjCYnXilDuXLovKj8hLAgWcckVm1p251+k7i3S
5m5KjVbktq16iAroKOUw+ifAl7Ab0J97pSphc7RoTHTWfvmx3qfctyHKPitEzpUca0FE8pjKaAPh
hcwRu8KwC9roT+Kg18as2OKEt4nk4c3IBDXT7w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hn7qzfj/5KXxFz1FfbYkYldi0a3c5jvZI3l4jGElCgv3WdRDYvW05mY7OlfEsD0U3+7dLVwumOoe
dGd1oYl16j9cElSeWAKGIwR0N2GpKydGoZqHFx1BRnKGy3jeSZcdx6UCCQFTrvl0i+Km4K4AhkKf
A+b6F6f1axpjrl+tIC20TCfo8UtLclsP0NDiuuMSt0brVflKeBelA4AxWwT/TZ+3Ny/BWXYm6tOm
1+kkLIfHWvgqUXDxbeQYW3A+b0QKLR85pvzdMIMKdOXXcJHrnJSusTvVyIDYoaYHAntwDEVEeWAb
Y1wLuaxeu7lBr9vmKJwOywRYg7IcdoV4vlHhbg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 32880)
`protect data_block
IEIvXOw/NROvNUJ35DE5jgX6dtjiMY9zg3uvmDr4q3Wrdg7zQK8d0Lt+PX3Sb6KydfD85wu6G2LL
cXEOqfTHcRsuA3sqXqutSVHMY3nzw9ZRDueyiVMZjSAhSOrvD5JT0YaVM8SWk+OPW5qhentJbQ+A
X2MSeR4HZ6HeI6hdZmQeaTIBixfwfRiYYwHX3L864/8lMVT+ZjfZ/A2KfkNM3qdw8jzC+VJlY9ei
LMgEy41ChBojl/sgdnN7oRZjMf7Xr5pGh2oF6apNkGsECxXGJRXH1CV4zQ4GEC96bZOGbJJA0/mo
P8ILr1T0YAbWMNsZXLbbC58xfMlWDEU3zZaRjaFm6kv/X2P6LyHUdBFhX4omllGQ2qrnGb73NUSl
mmlhCql9RxJ3yehezumXmmpVL9QzcYNodCsj/XDy6ks5e5JUzGNngi5Gu1ri+RmcHTaza0XZM+l9
jBiOBi8WLL1S8op20Skv7zLH9c21qDUzPLvJc3m29eUInBHSX5LcSEQRj3JUwcQ/lb+uugo2SXy9
D53LSz50XUGrEXpXBYTkf4O4IA6v5L/Q/Aj6KB+QhCLrcJj9ir3sUnI2+Yh3+G17nFCHJb/XLdOj
XElrwlVyXTXPc3gVf+gfKRbMNzMbubA+NLqPGL5rFPImaH8EMp88EEGdaTzYZCDfAlJ2eFl5ryS/
YW33p9TVJdGZlb7cnfYN2GmMJtsxldWbwAVAhUUjkEoUOaBO+KEDSWZ3RyL6Lzx81+sdtfctKiTZ
7oHBota8KfPLxuC7mgjWCjTdYzuLM1yakuHk5UHutRXTkcdUE33d/jc9qm5zkdWx/+8qlPvPBEUr
UpB8ZeY8ijQq4x8vRCF5jbpC62k40SG5KtjrGt84qwtwKUoBAuEjzxZBAuoGwDJCp4iakTLZvJuZ
4M/lRxzjuWTpkddn1VvL7IrjEtGnKV2epDV4FE59VkqdyeAc2De4PjhsLRmo/KKSgz1xUCgcqF9a
A/ao3r/GbXdnFDBjawmoI6YatVeC8wf0bVsZjoc52eOZH6Sjw+x5lhG6shZ/NX/dI5m3TTRHt5Dp
syt/9WmwVKX3Xg+vdmpf7S1jl7btOhZV1MInoA3B/EqnQiMUyPp5mfEGS6oqAnp1s1O5phIDQEP/
8r67eSyAioD3pucYB6OLa5RvYB+a5h3Sr6LbLPTktIoeNGNNTMcezUTGDnjxcFFp0lV+f3UPrpco
3z1MEkspBa99FeXNBbyUrAwJoU5Fx1RBpsNVT+dSw7r/7zp67+bzlMFCs1CwljqJ7rBzInGMPBHr
0srn3JDBAgH3aemssKFNzMGhI57y2U5O+sK6zRV4DcL+m3d3iNK6ImRi727OWi8NRyyzMS2OtOZc
U+gBkh3Pvwx3RZZWJwsXhyMw8JDAglOkyR9uH1CLKAKDOtXH/undVo2LhE9ZrMB4hmj3kNUNLaa+
0LWs4TEM7NESFehO5NHrRel4rb0ap9IAJA4ydPrZeu/24gbL06xH5ZHGOmW2t90QFItU8c0Qu2iI
1bZIx0ApopD59QgIIqjrjrKhr9aIS02sM/9EciiHra4/hPXxwFIRXE6hKvqtm2kDjV+DfAlcHtVz
psIJrMk8TJnGElLijpyjhSHvEd9qZnksa2oC1wUEAzvq3Nmb7Y2QcOMsZIZMcLLjNtDWIhdIxt73
z09DzgyBc9NsyYChN66krT3rLJYBil+yxzoyC9jRmcQbLFqJMInvf/uyeo/eNyKJaTfu/T2e6L30
Qj6Pf+GozZCuinSTHEumK6cieMUEWb5/TK3NiqXYPVImViSTQy43C0py1OiLUYwRv6DdLNFVbrcc
cK/UpICqkVkblicxbj/1scufoEIa+4upXkTgbQ+9zdYrrkXWiD4PBs33WXdhM2WFLepPg/hffKiq
iGF90qBjicL4/sxMmkULKciUgOJC69twnr81BXkwvaoVziJOFz6x0gdlS6fjcbFksRZN3HYE6yZu
L+TtRLBnE5boZbusafP37eSSHnqoyFJT3+9aZ7T3VX5WAyo3wa+a06BZyukuxae10OjVqG7622q8
B8VQzcyIF/jSbVW2nf0enI5qYrIALsclXB3vXLPmVQ3T6bDqKKMOA18nWZiQlSjPg/Jyl+EpwwR0
yQOs0mF5X+v8VcydfKwqwReiR/FaijnyIB8i+HDAfJ5wgC+fZuoz+Q3y1iCZAWjIFZmRHVRCA1Pe
wg8qnmbY76s8ZBRY1izLQmm7kTqNG8WVOhbbAW++pZXfOCLLObsHq4KPUCsf16y6CrQaBb5twNQl
DDYMBTD1gHCVtaifLN7OM4PRDhsZvk/byEQfwO3s466Y1UrSv8CfJR8FddB6KK6pZCKPLeR4WGqH
j9/BTzXjGOBhvr5O/mjbaC4u7BDjxsEapqG/bxnjsvqLrbhUjQDc/qH1N1iy/cihWs20uziKUczF
I0RdQkHqA1rGzHsiBc0FjoIaaH672IaavQfqSrdRo7qCA7SM1Ui4PEoFXLlSC0oL1g/7szhglez4
ZVfoR3kc0s++K0rnUwUduEc2jvHBmdWhYBe7GJWe9JW/VUCNKDrt42II5w4aQzUZ4ggrdpN/2+NE
81BuzOG9LjabXFMs+RdPLgAlHtUUgcfqhiVhcjPnYt1eAORgdUaka7Ke8WZLOGYrldzveXjZRd8P
QdOJsM73YP0KmtVUdmc2g33CFSydAKbyhyR/DSf+PW+yffCJVSmeaur9E7nlGGE8mK1gdOm05PWF
XSlk/yTEP7xt5PNM84ozGMvagRk1SUwMTxifV+NDCIMC8JAuauuO9aZdJ8YgQwD3O/5r3Du6esr2
UfeZD/lDqAmLMnkCnrWPROOMpHuKSgsIH/uQG2NY1t9u2X1dK4t61qTb0rDY9gXISX0kbSSQmLG/
kr5L7qwZBIG6yw+myb1I+Bb+Rwd3X2LwMeNS/7JDE2g/zZ0Wobl7qkKrqhOjztpFyYgN9vP708pn
bwCDNyscnq+1/EUwbloXvfxU8W6e5HqvKb9nlUhe1E0HpFE/w29t1ao0JsxABNdKxP2nQnX6pocB
AWAMwDPwzNyUgx33iSbA5AbpxDJXegiMkvkZei/X24kUQh7HYY1hVwLsF8sqsUy6W1KX9cA8D769
UmWbF7zQIvjStQA8FVVtYCez+uTEFv6XWgNBaOfFg/SEaexr/xB4VD2/Il7biIaMDTBQhNIVbQve
+UBIn19iQfUe1Wpa1TKEw3MmaM/7IwGrHfe4lD6HStol/w1NhwD3hKoqE2xcaZkcF4N/awjfa0n4
L/topXvskQeaeC/SNC/WFo5RezAYj1huV3MOaXZ9OIVR0ztyd//EG25lbeoFzH8MH43QydZzEm/H
lgs6w2hipd5g/3qg+p68eQXztswZxU9yTGwHMlfCHDGYxqU8Z6Y8gZcnoBN6zgCuwWqcH7Dnl2eR
Hx2nUIR8MIiImZx6qsYjDbCFYE2nmH3XKp6npU5KfQ5DJ1HcmifxwqpcuGoMxYafUP1BZEscfk+7
iTKCGOFy6JXagjqWxwID+8UimB8lzmtes5MkGJJDc1iP0QH3fAe1J90+piSMAu1EvMO8cxe/JCFq
3RiD8rZ8ajDr1zr2ONE+4ayVqYXfzgfdzI8QqQxR3wGG5OduFaJY97jAF7Oiz9aJms34vmzgwYSG
3jQLz8WkgJz5ynSSWKNxAtS9e+eYqLrO4aKgT65dG7dCk7aNleIYTLmb7iVtVzuyzgYen0o2eWcE
IxtadR/odBpg5OlcYjws2osramAlqYZ9a2npd/e8CDMvdX2egaRoD9KA6jFvlIWDE5cxfO3uOfny
R5m9lpEey+eXvUNUbnLmnEDYxDI9VBbKsP2c5zSh+NQOmLLd/cgidg2T7uNfrvpUBEMWEK/rJUZ0
ZHcLlCWB4mz+nZQk6eoCHgTmwpeZb70bh8ICQhwcAwRGDfH/bjygiKfiTgooDcLBX1AcmaXlNMqB
DKGnYee6rflBe13uOIudv32N9Uvs+R0/f7G/Aw6OT6qX3ILUOg/EGabRUdm7rja1u5l+QSYY9TlY
Q5SN/vPMhkZzemKYc+L/x+CnNLNeeB1LhvkuACwQq1nHTIZ8JDVfnxEjwiUv0fKm1y6FepEfKp70
F1aphTikWvzdSLDOpUzx2J1Fwt0WfshMBNo9DLwUG++x3WxQRTExTcLn2tLo/Hbpwi4VpU4KHW9B
0y/0ZhTDRCdB+k1z14wkNAY3/0vNm1IS4Sgs8ArMM08e+PeeFoNLDDAXr4Pmmx+VYerJ38QPUVYr
qk83PIkPaaQegu44JozUfN4a0XpDXhD8sF58SHdtDc74ktQZF4SqbtEbW4tSmrncE1Zt+MuZlUcI
KCLW+cG+7sE5gNnrRev2jWaPDKE3MccLHPwMOMHXMJ7jWyhGKuc2jY1vEomZpYqqdPrzlD68wTWP
S7uDH7ysbdRGNZspfkm28bSaUARmK90XD6j/D1iilHmMsuK3JrEQX7SuT7nNsUdsJPvX2l1gSBAI
0kLoxRxVZR7b7JgBIB/yRHevlN306L6tzHm7smdpTZkC/jVTOK3DgIKK2fwwbk8mAji/NIZbWeHD
ghW3Oza4CCDFf+MR7HWEN1bU2buj9WxlTuNz4sX/mTphcaXC3mp339NpoYPPfg46581p937Rzdti
NooaT4WOyRpZlgaBoRSL8RQu6stDHDd2ORyUm1shPw+nCU6VlVWQzYdXo8WhB+xvjb4uKAZm8mLy
IWKRHXMbvh408QKsGC/F5kT4Q28G9aTKwe/taK7rV+GvG8rycTzfIJMEKRI8N1DkahLs4mt35IAe
cUfAwMuTQe9s77NVdzixKTQzm41bsQLnHb9fE+U39WFjZbmcxOmCth3YkLw3w5YiRK0jEAhexuNn
UAng5Xcqtj3BtWP+sABawi/yH1kGkZ5Wvg+g0c7RlRNp1d2BGxcyEBJXSL+RgRQMZCqn/dwrP3Zg
LcAAyOdvS1gcVRPLf2ExBNX5U4yRA8bWg6rkU1J+EhOr7Vd6gpcvXwizB8zMpt19nN3YZtNQitzW
mQyqSWm7i41qL1ok4em7cUFiXDRLqQO2wAumVKP6iS6UA5LmB6qrmuFXAtRNOQqFHHQsbCZ2PlO9
fMd3PWCGVtoeBvNKiGmir+yOCTKF74UcNd9yEz74746Q1YUqRpLguPsh/I3h8PfzmkvsY7FN6BL+
3g9JEcTez9iYmnf1eRCG8YGOpeWJl0etEVEs/bi/ohvXOkYkQF7Opmn/OwyXBXc6NkvM5oUBNiw5
8jQxDadr3Ll43kgsTZY999wy1LGfdEYtLKHLHLGixwWKi4Cad7Q+4kO2q8KhpcsxrpBVW/8AOvue
XyzJDZ1JyFLB8vVIc4tq/1cid9gAiQbQjyhw9r8FGMHpGdk0ZayRIBJ/XsEMhV4WZbRGB9ZB/qIk
GPWebHuzodlVsZPnGni+sdEPhuFib6CiF25cNJjOFybXc3XNaTA4ceuvZ2whBaIw9melgrHG1D/z
Uv8Gdrd2HP2Hkxn7JsZGz0AucugH/hF9jATbtTX0nvQpeL4CDtTCo8v7x25TLC8xdUWqxCdZwUSl
F1/t61kP07pvxCwavHbu57d9bvT7Lt6z2BBxscgMyAGyYYfLKY7WBAdqS59tHWY9I4zeTnsH7eOO
X02iyuPVhD0EIyizn/HGzOdUa4bOF45lV86vplxGuc3wKLPrPnoGr8B1R9+Q9+yt9uqQX94ijUOu
Tw/vEscTIFbnm/HJ0KfY3+sc+gLuYeQVn2iF0jB1xbMVE8kbQas7hs21owY33WEZSucPLxXMgZ1L
oBwsefC0n53AIhqG78hobD7PVwzj+OKXlUB61vu/C1AH0nJ7noLSIwBKkNrmiX0NpANJ/sBu9xHn
Hxv66cWCMPbIXLYOnog2lmAJEU92AAi0iNXYSBLWge6JGHTWHCtI2II7vhDNjvMnvc3I0MFDJP0C
/PYkDbMKa9zbwKOdaMvwXzNhHSVS6hbntp/NCN9vdFKFOjLmJokNMfmEZ4kOi8/G8sCYCfprLzJB
/hlsk1LeyRMboY/li4jMI2Q+oPlpjBiASUBTpTum7HPjGu9V6G1+CXvF8+nmAqnFGiq2UFEZqSaL
wNMQUl3qITQHD6xjH2cZwYdJENr5/FVjgrGOaBeGzLR29SgPypfqfvulQsAF+aZFc1DA9dFj1NYw
ovF1VVEa11X+ubOVenR2CFAManEHFF8UTxB+KPqxDLcx4JNccs9Pu08OEPTnuqzDuRfGq6Znz1MG
XEuN/GHYOocTYbKAPMut6cIMw7gupd+Af/PAk99J2j0K4Kk/muM9RxFsRsvmPsT3o6fH2hpGV+mC
Wpx500MigC1LDJV1s2HzK1PROyKjYZ5dVOi8Sbl4JsTtx7RWEGKgq65WCEChD62gTivfPLz0ftOo
8QFZEcd7wyxrRzltYoJ4XKwLnYDq6qlvnBNu0n0vNfUmp+0j4KEROwuNBdtwVHuFEzT8aqaAcPAs
HoBYcp4+ioMllXevYM0kK1de/YWvlwO7KEU8v6EmK0Xd2oHY47I/1FydGeIHsSzYIwygxGW1nqHf
vUGtHbsg+q9+e+GXARvZgKqESkTwbviQNnljOSiHioc2oLZRmpL+hll3/e9o92mh7egNvm4f5Hp1
M2nCL4eNDfOJM/ORNwdkY0Cze6tOSLJw4EyZ0G/sjzsLmKCyIr82GUoBwN55PW3YavgkD92bu1yI
9NvvmQqXBJr/XFeBSMSEEFYetL6jD5SCPBoOU01G+fikT/s1yCC1RhupFDmhEBnKd3Ne1eL7Ga+S
RhFTHpAE5mMvQ4m8GaYV8E5Bl6QACGNr720cKFkHU12ROVZvoRhDfhXAhompilrPrOW22Ey68FU8
LYMZVqS2mFicQPAUTNc/72BUusI7EbN96kEwv/3whhe0kgLIl1tmGufSzYAZG2D64qWsnU7dIgWU
QyFy2opuue28WjdnnKFdSUq2U35XdVo08x2ivCuKL0gY786EuuMYYlVn24vS6VEGd2z5hKCSeP+l
C8vlpzCZPVPe1iUOxGstcMKz7E2ptakuZh1LP0AvmbXdxJCr0sLPCSF73504GByET4QpwvCNyC8Q
26Ek7+9143XafEFJilqUeYexSHscyzlUTNx3ftrSRoGzSIzPzoPwtv2yTnMGQyoYOlL8YZkD6xHj
zYLc1alxdMD/Tb8k8afNkApf0/TGYKcmbHRdiOVfgiWouOdEop7eqPtHMubz9QjolTcpSyh38dg1
K3KNn2yi1byAXPHGr/nUnMJWjNI1ejgISiGdIPEBzoNFtdO6ecI7onfm6Vl8P9pt21y390D5kLBW
QkvnyGr9/qVUJvCRm6Uf+RTnsJTraqe8dMi4yJhnUyEGrh5pnvsFbk4d8rCoSXHyxEAd+CTLQqdq
SGT0rYt4lqBc6Ttuk7XhTPiD1prmoqsy/SXXMUzQTqy8jF1xttkICvjIvXb71C/qXHmRDSWk8xnc
/Go1DIylbGEbkD6aLMB2XHA5YG8KHgBVxCwiUYqMPfYx+Ersm2at7/zP8rshCjOs78dKH0uwY+vG
1Q4ORsHxAfPEEQIY3m4JQ166GHyf+pmyXBqyFneWIxDVlNCOe9D3D0F9/WqyXOOWLLI38jivzeDY
o6E6TTtTvqKTAegKZ8QH3pznNZNLcxZZY0vbwKTD7hSMsLQI0g1xpeftn103t8itqmU8jyEXorMX
cG7ymCMnnek2ObsjYyyls+LdfixxUEtttlC/2ZvHq91ZREpnTZaeGJV0ShSz4S/+4rur8bcqdDkx
Oi8Iu8U66ECqg7NjRQ1wFobjzeCkQ1vHc4paG7d/o9+VHAwaKLYfOfEo6jzyGNv+DxKzOlhf1XSB
4OD4Tt8pEJey9hZ3Qg2Fd4vsoT7o8qJ6UWllBx+A0TET06ao3qHOTTDkhGSHgPdbyB6FVigxX7ut
TmHIszozt8GHycoLGFFuWewafLgLMKcBtNckD+ZG9YmDRLYOH6UpvhyRfVk5b2NlKCzMcmORJZ/N
MtXnDOduKMhEBIJCH9z9c+g/pjG2dcSvUU69v1jbmtZwpdKAOwI12oD9TmrIqlZA6uOt5Pngj1kb
ElTzgVrpB4CdgZjBMqrPpfPDg8ngBoJPrCgWfvj8rJzxsdsCNlum2/VhDakAbqTbOq7EBJL9z8Nl
MtfxMZ1AJjrN+pil6j1LQ+vgMPcoepEgIfe7ivIESyIH501E7Y8TD2q3oIeB06uxG8MlTdESEp65
uwGk9PdQCBGl2fL729VG2/WPvypHF9nJScQP7Dd3QLuONMAbgTjotlF/rYj8EPgIKr+d6t+Tv8Eb
WL6e3mwx8sqLARg0k7FuaWM7edTMdilCOY1ri3Hq+BDBKk4Y4q+twnbkeKRJgIuCWRoAUkQiU9vC
mGyTc+YaVFWV8L/KE7M0eKcCuW8dfVA1uBpZIbGU4iSGZ2Pt2Ex7GKzSIzn/FAF7tz6u/+R4JWc4
Irn5Kq9yaJSA/BXCXUYuokCXqxIJzXTl3DQPyGzdcUfSCboXo2aD/1a+6E74f4jgC9I+kwS//Tlr
szfIADWzc9k3M4a0Jskh+qeDX0p16pNro2NoMbcEmOu2QoQuZMF04VsIIuM0TRzqFZIl9uMz+MXM
FPoncxnmQRNYd1h827pdIOTkfs8ulcqYf6zA9tvQfIiIKXgzKSo3S2mohKjEGWORlDhWr6pmkS/5
/L/wkpnEPx01GZtwOKBGxM1aUQEvQ+TBFn3mD109x34LwPS+lFZ3Ore0WRsl4V8cxOo3A6ATP60Z
DA6Lm4l89K91r8YWu5OFJiBUMdYdVTZZU/bF+tAnGAj5UmIvrPG1nAurKMEM5hTMrN5Cc5RQr7yf
wJg9/XkVDzMQBtAnEMQ53OpILi/M84xwyysYmKmIc2BJ9WL8XjqbID9Fsk8Czz5xnBwK6n+90e2l
SShbRJmxRjnuCTjbDipcQ9jxwF3c3lXpdzWRp9CHbHvlBf5jlnfBiQpF18N9X4ovjj7A0or3H2N6
tGqJSf/VkFENYRVsfLHlBCMqof6QErPEIub1BtcskFejAEtBr0hTQRyKwECpHLxv81EC+PvBvvir
l4yFqWPusVR6/WfdK995rt6PH33kfHuk3Dww0RNPt1TQ0OzqdkyFE/VmKisW9SG5daL/Y3xPNqtL
WHaUUjPNqEvdKg+Ws8fJBPL5+Jv3cY6ZF+a0fxsuMCjBwwOd+/12FLnrxeDejcG7YoctCYxbTzlN
hiYbqI368h4xxS5ScO/A4OYEG22txIdcTemdksRFgv9j2YXan0Pog8Izus7xIpiXG9Vx8JjUU6E6
2wOw7KYw+3TdcGx5aFrECLZLvqo/dfmsFmS7V0T88Ox4UKm7sYLqamvZWf+YgOU+R+zuav7QCxRR
I3rBQz6SHHcaIggKDoQO2YCMnWKoRfsPkCXMog3hY4P/pL3iax3Kjoo60ipUIFrudumT/3mgTQde
5KOREVQHwiiHaLJ7oUA1W2HmAz18PcuSY74Bc7sjN4m5TxYgS3/QkcjtBLfcZPU7+pmpSuij50MJ
odHKBfzhFFmLxnpg5EioEWwPIHtdENyDlC4RBQB/lrOrzipxOBH563AYvX1NXw3opoyaUrUZ1eOz
ViiLz7l/wh/QHc1aetJsbx4pc7joJMt7TvNIhIEIL82m2tR7RfiS0TFyJzvysuKcxlUhQnZeEGkL
Upz59k31/m6Bzr0HejzRJcm+nQGiKozalicc96afx+4m5gZ5zygY0w9LNl8X2J/Hss4yBWiuCRR2
1aDiXoxr5O6GlRRKTmB7Oay4oJcscwf+tjj9CJQbUY6mWC2ddxjU+Y9A68tuIg+O9G4kvzQTI6tO
OvqZJSRSnXuRH/wGM/Ycd680rg7W2ealtY/yUaeMHALqTyfSt8XwiQ1JOIGTkGE9piA0p32sUJ8y
iURUcYlMVTTAsDfp1ycPwvaSNYwtngZkezhDtVf/wqruHDxPJuXaBns6atiUt1hXMl4HrOrttd/9
RzV2cuaBk4Fvm3FTxB+BxJeUdd/GbnopJNglJPxBKTy+sCWu7bYzEWIWMO+wumb9im/nnpci2Uit
o1t0LkLOeh8aIBn2BTsWdR59bpcZ2goT/2TFulVSGsevUc3zApbBP8YBdlcRkuQFlRzLHYpZ838r
J0q6BMlntPAZx0RnvoZsjYqfned6Wkyjb0B0te2RA/ncAYyXvE3QpSAtVZJI1Avng+UWNdhUBPHg
gseRmFJmaIaU3V/ffvmlgs/dgyTMh6ck3P08/H7j16MW2SHvOKEUizRcdRxLxjab5etoSo4ChP21
GNVhSj0KaesU7ckulQgPVRAbkeKIdQdMVN/QILC3IAMJTZge9scUVTFxwRy/9z3ybeahJm14obKs
t+anYYuFQA8AVrZ6DIpDPsnxEBUVw+e6hlRnvW1EMmoYaDQkKbFwvmYURqIPA7v+iZ280WgumvG5
H80lBgCAT3uF2bb2i5i0w7peUJsHhbpIk1M1L4cSwmkJGpjeT1A0YRMNdBjUr/SQepuQLTEFVgJ5
vyWpnhRgtFrvRH24h+ZL6iFhvTo5OUGwKiICjxANKLUQ7WKWYdvM8IxZcwASfUW1S3o4XLXNv6xP
gGaVBk7P608tqMEGVVjd7lYAJsskAMR75FPFVSaaL1ktzjTwLw3e0BcgznNEg8xgCWRHUI//rvNL
mSfapeok2npMay4kfLLAampXaQTc9Ec8TtLEoc4+4beC1AzeqmJguy1ylw79FYU9Pkoo+JcVDVTr
dIayBAkMoqbOrw1B2sIGtBHNVU+9+gP3qXpodTyJ8NHHnPc2ABruUQpUWF8bvxQUDQed7LAGHfHS
1/GlMMNxxDqCTq2m/or2FEimyCFrBwGhjlq1c7VmptAd8aTgiQb1eHPSt6Mnm3ZQaQCmGRxJSYnp
OlaEto5N0UYNdg/EZFZyQzW/Utni3q+6E16JgXtsjhlVFJkDmQh9wyybN2kwBH/tQJVuXocVnElS
M5Jho1ep1mfWQdOYWCp1tDHJr04ybi+DA7TAvzkWgoI/yUzxF/e+YeLMrmzErsUqeiC9Z+hS6AQN
zhwz5cSr4yDmIaNoBhpoclgDyCvIMKK1WUM71HuKv8blVqjXnhnciypIBIgrsmIBkXXGGnJUHwqp
W+cLuzO9IB7pqOnc/WgdkN32Xi2ZomCHJqHjDq94A6poV9N4CgwMcmp40K91VOaNt2zfgDsWkkdF
tcFKc4iiO2l3nHSIxY+wjDxqW4aNOXeN+iakU5eoY/VUj0oBmXijiuo+OUoGKHtQ2RyVWxCodTlD
GtIFHYFQ4/fGIe7G0/NMTpDeqGW0LXhygX1U+oGs2mypzm2feWh3ft9pKURhdkivQj6oNknQDAw8
YosDJcnW2Be8cjqdZ19SyWGkR0paAhV8VHggagipUX1arJCDrAvb1Tar+Z4WbdkZ4QYlfceul0lM
hvUDw7Hw8+RU2wwtf0xQxPzs3jM/kmio10HtnTpbeu2YVgH2Ja0rH4aBdukljwrO6S5uYXDTLACI
Y5WeeOliZV/JcJDgIYg2+VMKH/7UbNWQZ+wE4AnKRzfppLmyp82I3BVcB5Cb2YYVOCwuSMt98Ngq
4YjxaMTQ82BjLgLCcUqrlT4dEYwJ2+84pc54UwOCUz6tQfq1xe3gX5w6KKDrhEHhyAwvJ9rxqlWd
X7x8FdoNjH0Z/D+nDErSL29Uw4PvxlwDs3+UPtzXPlGx0V3ue7Aok8Dv/WOJM1gnMibONxqlDq+g
kxSBaLno1NO1mYhMttlmJT58fyGsz6xHDOqg7vwFmOd8KOB3qW6kzAarU62Guotz6wsUSQG0ZtXw
jdeKp4uXsd2Ah/5OcnPmCQkEcDgOMQbtqCNXDGsnrPtfoRYFEkkoHGttUlf0N4PM9jrEuKXPT3YJ
pXRWIc1ECTs876a3+FVGsoMKG3SnklSBKbH4Yx0txT8uBrg1IwS277bsV3bEW3zSG1dpgtJa+S1d
PSDnJCdeAHfSfzmsT7ZetVD8nbzI/zVqLZLF0YvCqaKeu1nrw5W4sNWb0oHlZS5Hekkf7AfAt0qO
gDNTR/mAKzAmXAgnTTs453KeztjSdV2RxveSPm4DeP5YblO7cDcn4jBOx+KJ9Zllr0lpBqX5fp/v
5LMRSBFPeKCYM6e4N1xzPKKetQDazKwbEKFbd5GB3Jl/ivF8PrMZLejB6UPH6OaJy7lTfAL2x7fD
K6CjMQQkgcW8G6OdBxl2xS8W8uQH8BZ6qq/AHcsL6w6+hmsoz7/VyGCbxJVBIU7fJPsXXR14I1s5
PKTFhJwBocJaMXytzFNY1x98xO5rNaN59Fgt3Hu/sGlrU/iJF8UE+9VRov5JA2u0kyuzKZ3IztlT
0ZIcC1xEKd72R1vWgtcw04Rc27HTSVRs4M8AU+DdDXoTMgylVCwWnzKIkIlONCYYGbt9zmsQ4OP7
8cyriGFNQ6EdyA/2c9uVQXTdmH9oETJgxaIGA3zIXk1RXatgqcYUaEQzMv0k6yctPHzPSkmFJY4F
3ohzTA5ZJBViEuboCMk9lH/YPMtElabMO8mN5u2VpuR4bmpOB6uyBIU5bBJGbaSM7wvuDK7XfBjE
Vhh4LVh3bUg/AaqUe6yiWJZGI0Fq5HRhsP2q4yoTq+o0dJtqY95Dg1vPDNDFoMj3sLHwQ0M7OcFE
tr/MhuS31UW1QO4bGpG1J2GBlhUDzMyvH0M3HOPWdcfUnoBhioeH2/wusbcWllbfDp/45t5Xzr9k
YwoVkWez2aDQ6fITbjtRHsQUdr5bdtNQaH0Y/g9k1UyryBVjWVDm5tnGBkZpFCS5ZGayBetnaqJV
XZULN0tsEjZm3ypbZdRw1zHp46kk1ekhYOnq80B9dC9Eq+SQgVydjz52hWYD+ttQ1ieIxJDCStpd
wtzyH+ax3fDCz7Q3wVh9PPPTYfKf80zsUZr7v7e5955Sjz4XEb7iOl/JOCXyP/AJjrs1zUyfy1eD
SLl6AFV55vMJjare/DN7BdXBdviWSuB4Uq9c5CTzuG5eZcTHbXAvY9ArzwabDgkPKyUwJ8hZxhFm
9s2OUi3+XqIxVcctMYHbv5V+C4Gip8rIaDuLXfxT+OSPVl+f5ZTwKgyz2FTGAxlj0fZnGb0cgRGE
kjBOZdLF/QzuLF1fGkau0NG60QFcRluSehk1zZbP7rzt8zMLds3mMwQcbhzIKDonKpd4sQR+4nV3
rRaAGPxQa4jgMJVmeEDGmKhzjQU1aPU5plpRxx1ZO3/OWGi3SfAFJOQf2n+pN7DK/eJn1dk10mxw
hLnSq4jWUqKgenU7L3joTgtuUy8OKxBHgXw2BUp3p+al4r98/u3+QeMlBQtAJMhf5GSrCVtaOEW7
G2NAvuVU25czj7z96l9C7UNGJKOSmJTPk+N+rVobQ7HJ/KZzig4Oul+h2njn5rjxu1KSqtrSaD4L
HomJV5Nb22JwqT6JfxAHT45ZojeVlKjyPxivMOnU5MyVPCsugUziFmFIvkdWqV7LIZng1CrI9066
jZx2KuTBrWL1rV4gR7rcQUuJ89IQjCdHxGdRaqFU+JsWWBAEmC3bNQBp/vb4n3eFGxOf7WdMxy44
+4J8nWMsdLl4wGRLdAg50H37lS/UXu8PCO7Hik0tuG9xzzXIw9rtH7yHutuqd4ZiPaH8zL6lwdIF
fz0A44uXRmPbPK1m2uWyZBfBgPOjWRSsKQ7pU7chcNHSHa9UJYtKv3j2yghCuV/mcIARP2Koq+Jv
F4xIqIS27dsaQ14eeI02rqOa5CqbgFYK2UgeV2ccQG5o43kRk07vUO4isqRBJYTEjB8P1cZlC6ej
LCnfQnwVXUZ2Fw2VOny1O4QH6+TQCMbKpYLZ4Xbr9J5LJxLhCqTDER98UlSqZ3fV3k19O5UUpZTv
Y4NbAL0597Y2QEyAEYlEH66MT+/MnUJeBQLvZJ6PuBX51lQEpCjLtjbfaWsEv/KlUr+L6q8gQAp4
Hnuf0vSPiWVMaFG17ndbAk9+z1F6QMF8bBkJ5nysnnvzdbWh/wE7bGeSTc7hX/rpSh8t0q2om4Zl
pEA8gIO0DkIm4JWmnU4ImrebSkHQQ87PJL7ot/1isoXCbbLq0ZmtDSB6X5vWIXJ310YKtiAUDufA
fc0TDHh2UDgNg7MOznBgcLzM7NOHCuBbtNB5koT0q+KP+8gCWLweQVeKzcdm2HqbGo0YtQ16SKMg
rVXcwJN8bxkzmhIt4GlozO4FgEIfZ+mrm0IFnIe+5I3WZgeQt95sEFnh5JszQ1YQpAnqgua4zrSG
hpbBsLqUXs8JIT7pDuVMTmiG1IWcahaVy+pxVD2FhS3m+exblkYPeZFGT2L5Kaylw3V0hE/I4fjR
JTQB/z2NpWREE/WtmhNQWGaBV4pXsThYcXkEqDU7JVAFKI9uWJ2hU7jJI7bXVxSNlLP8SbGI3en/
JoWZob6rPmwpbpz1fihCkQu6fM5wy/WicgBa3YKAt9pnyikpp0D0Ld4kDqqV2zB/gSmSL8VJ2SDL
uTTujaItf61XdL/G/9r7pFPyy55w/Kgbciv6/MVHZGl2VPgTTh1cPv5DBFBd1Lyu5u68mjSrIeSw
jJBXURlCF8owIfMxBicXZxSC0WSu+8KxmOyFunWv1Zl/+11Hmeai7Uqwwz3JVPb+VHP9VH6Nc1nT
IWSMQttjxLx3V0NDYb91oI0Abfzr8Lf2G1fdsMZ5zgg9i7yKoMT0QlKzzWNKWZSUzF3hdscr5sbd
qZnTvLaI0R1ow9wkeff/DEWJ33GYjt9e1Pqiz2l7ed2FepE2RhnlO1PeET8p5vjURf2od+9B2qxx
FXggHLZJIqvH6x/CS68QJYGqePatcFeeqKsEO1csh0r0M7LIht4KsEXsbMZk21Usm8YnrBUC/tyh
Nu66zS0keFI8czWKbr/QMG8cALIQ+AfKB2cQcXu8tCO5mUMd5a3KdgjrIrLeBcFRVo85UxjA2FLk
2pT1h91p4T0+cOUixzJ1P4ImZAEfwir8FnMUweI3lrkkE6ljEApcsmyyksiOHNi7gmxh1EHvIul9
pPuSFzVqd1TXIDKewWZh6ztJLLL2PjojT/PCk6xbJlguEQP9JBGn+6mVZn2v0MwUXvy2oy+n13c+
atVZRLShq1yogFID9TC22FZ9BsBzZDKWFRRrA0rAsKZK6U/G4kQpsaxgNhRKyiCnmI5ssysVsOnC
2smS6Lu+ggDbgR7L3noCU+fOKuV4z7vDrmT6IfbpATz5yGvgD3BLnbbL6aasrvmIcWUo0Q2pDO2i
xiJdMKB3sT97/pS35I9VGXEPBaNa1lc4DTBNrc1ocJy/TFH+Tgo60DW6twlEsKdrJsyy2ug1Kpqp
IazloeMA5LM14vsHCSc6gk7Rg585SQsRl9PmlnqJqgWDqWZy+StEIJ97w9F5+GU5Mred8cze6JjW
9MfWj5FrQ+PHAsPKK5hC/lVuREsynDkRfkcktYiXESpQxs8ZHMVo/kukUBSvSWVnVUDraBCftPMu
iOeNsx9KPX7qZ8LEpduKYB8VdNI7WNPos3aAM87RJrAsqCTlX/0Wy4Y13rcHL8A3xADRa/Pka11z
rWThjc1mK2DJeaJ0Decedn5RjobmiYZXL1Bdq+VOnlNlaB26tZq3qMFQP4G2u3r6VVA1XsQfzQBs
mv7g2Td9GNQhHH9pLtJK894fWv+ghfUPTY/G9T/DLOtNnoE8MZewiDJoktG8lH/EMdFc+cEx+HUR
tTcNmpq2ubTEH/VbEaMfoobsqPMIxBze+LR0WUu7AoDN0r8doBAHzNDk24f3EfzM5HrBdtPSqoIW
Z/IYijN2ruHPWoiXDL2+ADCYlxB1OJCVa4Ev9bBXbvRIHAcUob3FQGJIzZOXzdyVm6NEQHkOHdTl
uVFExXJ8oeRfjNY7iO0yi6nK4Prm35vlVirqwFQpwUfb+NP0OvaN9LuERjzF82m9PVnYjP9nDw0s
e3aconGu4KsEkM+B0BegWxN8cPnb3SVgYKrzRbPFsIfEpTJQDbDdaFYbUb1kM9yB/S/75O62djl9
gTc9HTWlXFaH07bJgmRww6OIjt266+w/ZEtuAfCJJ7iIvl7KRGYCnnXrCeYYNa8TugKb0ZAEPJyl
jKLId2MSlpV1qpZtwr4zaiHj/Kh1Q3WPqnkmco7AfgX5cICh2QmM/YtESJIPAaSpDeqjET1Sr7iU
4/HI4189yziI70/eOJCRHncJH6E5q7sgyG8AiMTiIhYnDK/P/eESETV5vdTiESD5rnWteD/0HWPG
MXC0mxiTBFh9sw1WHdi/qZ5cBC1F0BetER2AmQjBEeDfPVkaL6UIr8NgOgVHeUf9d7/9L/UjQQKi
Z1XSGvzB1PNZKfw6isZwQBWavsHwH3zIm9R6sl4ARel59rAd4LuHZc5J2kUGh+4NQVG7Fw2a35lK
I/IwRZNzkyYC5pcj+/Lm/xNr51s73Dk0jwd0g7HPZL8jabGPZF31xOymBvQwl+lihYIt4IqiKipw
ks2/WzbDAIFqdOOMsg71R6NIuBCN3PWGdtqaMDxaOyV8RdASLn6iqOHXAeTTVunuLD47kLL+3Uly
cMGP/g0Ncz4gChnYae6bQo5b8Mwi3Wwls+CQo5NW1KvcHrXKqDgEWy3hhlN7hamrwSSpp6nnMHuQ
9u5I9DzpjOg5gtbmB/G9eiPIN8zQRWKaLmUPhtzpaW8+9ouPL7FKoBKgONTcfXuWm8WtXSwigKRo
nGv1BLlXBnXiZaG5Ay3q6904jlaCt/IdHlzHrhxELe7uQn8PBp89O/rd/kHB01DUuhM59ngT8lqT
up7IhZfVXNOiQE8mulkGZZQ6p4jFzTOuHS29fhS7K1GmvO18e1gARoe88IdmRJkd4K8m/dSimP4l
7RfcWyErnAtBcU97ZyPR4HtOz96TpNUPIIp4hShW8ZHCQk2xfHGreBj8/BjbdRVGIeFU9HxonQzP
v7Trd0FKoFz9U9k/hpVbPgAPPlBhqcpcXJrlEUS02myF05QdlefjW6q67EGzIz1MhM2DJP9nYTyp
dJ6YJe01xofv7HwhfQvhqHDTkRWL0RK7C+dvH+YifgRkVQ7a262hfLEpsRijshxwbqfnYLh9Y100
3KGpw1bNPCD1ofSD2+uSKjXn8a3/gEENH3xBRLKwKdN4cZps5NjX03kBGduj5rVTCIZrRDOqoxga
1KDpwx0nANvHWuMLM9AMukZr9+mJKMU7+8rTry6gzvnq6boGY1SGfUGiaaG+CPyY9gA6Kirg75eU
X0ttsEibdC8hUR8SVpUcBgOBJG/iOGJoFt8VK2MErOPdQhzOqtXbz5P6RP283HP+ZcZ1ZCRxUuxp
aRBfyAhw8tlrwd4OgFKXa911ykateU9A/ZM27Un3capyzkZ2nAD51uSXZoHlnfeHlL2prend+YFd
4311+4FGE+HMt90rKYDNrLC1R6up+h1HPD4IkDS56DUeo2YXqW1Qm6RBY4ub9RyvNHsWKn0zShUG
Mm6cHLtPfvXRi7egmpYlf0Q77uOmCe/ojQP0tIgf3oDqGp4MKeEYBWBU2n46RSkoo98prXfgh8oz
U7iDkXymU6RUNBZxDRgef/1SU1syV6C/ihm1B+MZzJxlkJGpoBWkmZs+2IRCHXZMY+xOrgiFZEKk
fB0t2Wws3wVZN2GsrV4gS7Jyd7me73CVRjcYkXBzMRoeJRpjCh+DeyHmORo/dOVRNeYmTCxVPpv/
WrF6Rh+Dq+yfwnHJS/Xnq8Ala1HPtOcsjkpKqgNBkoK3ekNVqhBylCTHM/jvLl0M46tkvFTopUvc
Coq7qRdWfWNvH+mPpmoP1LjkvHUj8ZCLv0ONZYeE1yyoPpE8+mjWmMoPmc3j5Na4/XXHHtWND+b+
Xh8auGA+Z+X15OVlZfNfLJbXIIu84EuI/OqDRcMel/p9wTZbZ73k0wT213Q5zGNBw1CLgDLwHlK7
misJA5phFimJenPcxbUSWNZpiJBBQsjUZI7NJHCUg/wvjIPb0UDZoRx4ps9O3sqs7/MpH5O503P5
X1RvjR6qaLzitWUdyKTp3xiA/8MbHC6D4efGWR8vKFkCwVeCFin3eQQBi20JdBg23HkBbWtPlWoX
IjE3rO0REWCfAEkRxDO5i5R9Vk/y4GKKB0rYlgwhV3QcZ03Mj12ktKzYYZrdpsRh/K+YHDuvQuQN
UNM+xxw3sKVwKhkVJbKgqUsWYUbf8sF8en3HWUTFxtvSXve0LWa2mIsCo75jLaOoBNWpJeCpkCmq
IsvEPJcmCuYdPAGThwU0/TaDwcBTw0eCeSj4EtXpQHbvZHbEHEdInyTd9S9PERsjbPkHa3/410Xx
2eHuGZWl373hAui8UpgZrzJjq/xpFv/0+DsW7X6bpo9Mu+TmIrqmDQQW5btN0gox63ifx8NdV0Ds
Bu9Jzg/SL0f+WM5Xm2WuI1WpE0vtyReZ94Wmt62t7uT6ujcfU4F/JpRbAPOOhsqMk+kDO7SLNHzr
/0UuXFwlMm2tM3wlCHwqA4zDcMoaaJz5ppS1V/bEB+3xuyc9DsAds97SBU55MICyLmlx4GcuFTOM
mICsJAJjT9nYEME2z0JtOeTr1S9lJ+aVechYhNqkRhd5i2jVMOAu7FxGTtvTtKdiC25RnKK+i87e
vZwxpcB2yaOAgjftMCrQAMQO+4EM6A+ELfDbAi2ifuAe91nTtmTk/nMCH3AiziJHEju/8RZK613h
3A35jwfvUDLjTCWFgc4P3OHg/jFeXXY9ZaPI/aXUZcZ1N8cxCqiZl+qmPoLuoEErsABBtR7KkRuW
ordNiqDt/PMN0CiLimpnExkyRC41+9G6oKPGCspXSNslfaxlEkg9yX5J0eap2eL3ipIqoD8VzzgJ
/jqtGqCBGXwjc1mSKWC+ZkcnuMeBVcfMj6BpiBGgRJfHWtzU6d566SULgCyGzfL/75tIuiATavwd
jzHCbt+CHFn0S0HvQ0h1zghTV2Oinzcy0ZVdSfFWBtNUznfsmUqILq4x958HsGzjLJPT26hGp+/8
2RXN0TEOz5CHyvMdQM0+Z/zEX6BGi1Y6rgcFr+hUoeFcpOgV8iBhr5YOGJDrNqSDwVZ7pPasmOFm
IIXKaviQQEV/RtSpcWanDwqntaEdKOP5vHk2CEa86jGqxU2IYK5NNbbADoHpHyn3yE1k3kaP6sDQ
ys0snbKyq3SNEXZKjXDXWTIxuX466lU/LOc4M9X/7MGc+ChPi63eJbsC4P/aeIg6usO4yMfmiN/k
yUleB12GnUVEjJ22ST/GmVRtUgSpSbqkgvwkUKWSrfMsu5zuFIS4qYtLCGKSAxftu4JnKn1Hh0CS
WPYEG/IOzrcYL7+k425+LLoVxlMkUV8WYHFikxtZ0GMFpaF/7MLOXo6CAe4VHRD9INIYZ9Jmq79F
yrQ4MEZcBtsQZrqMpmdV2XbNw5AI4JGm/6afM+f3oqLUeztgr5FHBx4cRnLscZYzoQqo/eJE89d8
vNgslR6hWfVXkEC9ab98RH53yL98Swo6jQaOPUaeMt1erxGJeL8WR27I3Q7zKJ+1b28pMOltKpBq
SV6tvJXnavQEF61JYxlMDL3dm7J9ODTqsZlDSradbaOLQFM4R9BUF5iItR2HnjKFdV7VKYZAs3fw
XIxa7Se8x5kMhRFq+Daat8oADhU1e7gAoyh81qx96FSvFeduhOJAYaLrZTiRESpY//JV1A9UOfdb
AVZ4FrmYdSQc3XIsT8J+rdaMJGMeRp2DjwpQrooeKWUk8BymTvxR0OokWjEw9WNXLS/EW4kuushp
pfRJk9TtpHsSpr/RQ5VfWGauNeTKpm+N+f6DpDnOXWMXJYk+FS0gy6vDFgqsVQKyC1ppmx7zzNDK
K5jOs6b7VGJDhDWP+1Xf3Szj/pqxV3Dwp0S83QUN7bCF/4O4k1O7/UISDonrvNzMB+2+XLHiGPqe
nS3t4zbNpJ7xPB0PebRr57pkzpV0iIuD8+qOy0+Jd9jt4hONo+OsFmMn42V0nO+TBMGr/iRhfZp1
o5Q0PyAUb0S/E6E6tnoMzCCUP6zejKngEwncpE/vS7LS3nWi4TTjcWxlkQfoDDMitOOA8Sm0mO/O
DP7Ju5PRfnvoYISYGHKwRv/LGPNsCBE2rTob+mQtgNmk1pBrmPRdm/ZWRFXKMai/hjlmsb2MSX9q
CogjH5o3Y1x/qPVP47lGRB8QOKVDosgcUnz7K+hWmNMFOcBfS0Cvr0cmHEI6n00dewNtbD7jsV09
2KRg1Rgv82aWN8nFkopDzuHLcn/j5Xk3RuJBwGUrgJgE1vLdVxi8o05NTtVEiz/LvJuodAqUybQ2
v2RqsMffN1w0J2s+MX2/eDoIqaaPtuAMnSzZXgOU6soCnLICFcy0H6kabNZOu26NQ6VPoflzeEky
p2/8n/mgOIdxtETC70xoP9NfUpmS6BPpvfzZK/JrEyB/rH3p3cmytyZmVWZ7yv79uNzVyvhKGgkI
DTrrq4P2ZXuE1RpUxvhfq3nvNTLJ+NS3DfVYmNFYmxKV0T7Myt73zb1h+4rqmONvCgBzlSOnEibe
VH6mxmT5CAGUSZCAukvJ/XqPNqf6JsEWq5EHY36OC3oe7WR6CZo/npLFG1o6O4zpw0ZGlKtAPSmU
xYOoqpJ874/Pa0A1M14wzLMVozEIma6C6yAg4Gmcc8C4Y4jVRWbJiZQZ5VuKk4RstTdFnTbpdiWJ
WkiQv8P+hIfzNr28OfsWcTT/IVrN4NRhG9pqR2+ypxRGEsfTJMRpFmtPnTOxkNl94GBRZ0bc5Lb8
9lSNO48Z3T1JLapkzzXgNRgh5zdptGHq/dDJppIkflC2s9QS76nqLyA9qXVSDPSFnlqFPXOh5ypg
NhX/h4Bow6D8IxYN37yHRNZF7XrUknPU6CZs+i6A4HlGGjpcftdLsHWclF73btwsXc8tgB0ILUvd
cZQ5H31gY0YAV29KFXwMxx+18p0yAO405+dUZWomU+3dTzffNpYeKVSVkW9tj//LV3JzcFVzLbLG
luwO119jergfxSiaqmCVDkLmaaUXtBpRpee8nwYieeIrNIPAcniHTAuXnfB98wLXWy+WZpJwoBM5
EKrvtxsmUvSv+3j+100xud2yrsCUXisX5U/OJFJp9CZs0vNNGK9ZNC7A360eR+npW9EDqU2whlHp
+i69K1Vnhv4HiB2z3I0F95ebtO6RUZZnsNLHqrsItYaU+r3iH9dGXxilOV9VHZMVZj1iHal4T5oI
6f18ZSzIaDt/d0N+4GwrnmqQsyIWFfh1to+ZRufrQmUzrWqeq7jldvWwcswGOm17AJpEMjumfaph
sBxMURrvTIKufGWLT6z5tNKoKeaI1QVlKKjV0Ew62qIMszBF7CviHmZRoT+JsGpBDfmZs3zFFrxz
6r8t9dgr9Iecr4L/TXg+Y6dfRiLGD9/zkMDaHWP0Oh0P5qCh4l5vt7F/WPTe0xPknpnLTNOXR9Fn
tScVoz4bO2h4hhCTF776Byw+MWYRrdopGvtemOzF8JBggHgeH1ITjspwEnnP8GJxywTF+lO9ThlP
rwWuIagAXcZcebruUx4qgHkIvsx33xzu6006+jbMN0DtitptUukDo+DuYDG0GyjvF+WTge4kG7t2
Hj8pkI2qWOFZcIXE7c5nNa6zde7UYx/LjJEaS14mgqgZ8hs0Nf7+8NDF/LXjrLXWm7SU8q5DeSDm
hMHgm3OOaJwkPIC8lt+2g5gcYXf/ERiqsXV3luLiWLbek3ATBL+WUs5mQH6dn8iTDDPntxRYa3ot
bs7ehfyfeR+397dAzHjmphK3DHTLZ0Bg/LXRv+I1c8+Vcce8qKYlsiLUUWfatz5S12F81hrCdApg
Bi0nqfJhm2+fkBSngQj7p0XVB77dAQ1BylAAfDBqlqvBto/RNC0Jbsw8UK7fZgLvCMf1Shw1rri+
g+M/xOh9ths8gJevGVa2lD99Fl9CYCfd1ovyOnraedNCfPWXgK+5O2y+aiUhrlA+ozxOdeatcwz0
L0o8crZ0awhF3h+EmihodlTOctU7/raDqduMCG9pUnKI0jjn+mgv6l/ijZ6E7GKd3lOq+1fQ0rJx
OMpgDmmmbZwC0lSDumKfUNNta4ZNIzZh4tgTSJtjRScGxZQ72+dmy2RM3xiB0EgaHohJwRtM1L3C
1dXJCR4xv1hEYsv4kOHZEFnm1r2UT710OnNDIWmCcuVW/jAsQr6ToHi/FmHeAQ7Y2EOxAvsqqg8D
gmb1kLR0wSp8aNoK1usrJa7apLjp1mt3inXi4A1BRUD6FMM4WpUj5JYontdqO+xMg1jv8EySMERd
5Xg/xze374+sbsuy7Ljdl9GhM3ZzMduROukiXMAhd5Ls7dWvYoyQo62X8gjhDC23uDIsqxHNehWg
uyZh36u+cMyyDtuSqZA/R+70IrSax9puoNBoSH8iEZMLE43g1NL773qle30rsZDmoA2OPP8yH81n
UgWpQo5MlIYlrhawsAyVpcfCLuIFaR+LeU2cWvwJ3zbCSsQsYrBdQx73slVddRkigbd/YmXhbKgG
NcCP9Wa2Vga8+iVf29arAqNG8pyGP0GDeoC+S8l48EiFcOT7EMW8g73qa+lYTsjIh3Ltpku7Qvds
IOMe3K5xEQwK1M2KM9EHeMGqxwBa7zxzzTk8p2Qj4JGHb/1Y3hWyBXU9rV4maem1yxqOGQ821v6e
mDUpDdDRPAXMC4MVDKwexZ79HUBaW/GqzMjISWsIRqN1+RwhX6/etXsRwFJc4KXG+VeZHKhq/x5R
DibbiGu+NQWySOnCwDwZLWEjJDUY6OuIW2lJBTBT84tx/3hSzxLP2vi1WXHWpZO5g6xKGMnGLrjG
FchszXL9SpoOrHA5T8VuOWhl0UHnq0KRpNpvR7s4rZUYW6/6CqLitMH3mBRIZxJjfx8pILbXpTjj
sxXM8TEEYbhisB4F+okqXX3qszEO7F34t7rfeQvmMOk63RwqMtpRBHcMiJBD3ZOvheSjE5/PGMom
YjZVI2dspRCa5T8LrFpo4LYOlHOqAMKqNOtUKyUGVLUyGBeOBEgBlc0fLMkWAcVUfJRkerxRbIPz
HVHca+HbdsjqTYCwPCt+PRn+68MuNp8u731es0LfXkDufnc/nidCPc5lapa/P4KEKnB3mHfIqlFm
ji5lBzpP230gHjYlHncZSV5078nsWoUI+sKwQZMseI9RVRV8FgRXv/E+AhZo/kogORAD6oN9pNXE
yHmvBgPnG+c1XkJm0FoZabR4xVgS2a0A/si3J9zZrWCADL8H7fex8IVL9El4i3upjMAjBxa4mgvp
36SzP6ptYZ+H3X3GatT9NdPkHvb4XYiFXhaylSyr0SCIre3dKUfAQiTmfdOgauSwQKK5LVtODVxW
omnKTrZ3SBH9Z4u7HkdB404GzCs3Uwy3lGGJNfjg80YK8Z1tkw+jJJFyMrYk00LctMnfqYCTqmom
OJ8W/58RVAKHEisBbSOxFH30P3bp1bsRF6NQSsvDM8GMXiSbB7FS1E+DHCZ4yMtHVlBorlxRYKx9
LLoTTzxthmzgYIrvkHvtGd4hKq/S028iJPXZpSoqLcXxiV49vGAMeWbMEN9xrT/VSaR2m2GPmn1T
8Z0erZcKJod8rrM8V5D6RcarcIZ3MApUlC2itJmIY19JCH/whjyKWikltaPoJKy2CVnXDK8esbEH
UHrLb6nS9l3EsmyZOp7eySzqjzZX+8di4wdRJ0yCdbLIfOZqclchs7q2lT9gBJurduT9LCgfH5hl
61Iu+t3t6Rz2A3X/kIuFfJnNtN0k07hfMevTbpB8c0FHF2dV5HXtz57TAJc9zDXKzkygX7stUMJA
To6BHVukTLVESn6Blr/IL4ZTWK28AmszEiuVFrfm8+hR1E1oDbqRXOg9ZJCBMkoZ9BL5xoWSCwgS
dextYGxpZsNPXCSjac+J+mqUXwea5ua07W82EX9AntG1F3SA8usbxWNR+/RQid14ho/KSu1xgSjf
DIvrC3e5onwz9d0REvc6/BYxtneDlogqq/R/1IpBxDNK3l4WPv2imjs9rNE/Ae1Of5N7oOQnItVG
Y58DxWJJOfyI0zCziyVJwb5di8hGOoiE6Qr4OdrBMQwvm9Rx/K/YPXvRp/k6rpTySmviqa+7Xpmf
TgeRFYRb7vCHjZd43j4nWbE3UeOM5ltuHaA2i+EUePuCkec655egWQYQl3YhsDHRPVgoWJis//Ai
pE2ACw0xIhmSFULdcXTi61FxQqSHYDf3S0brMFPIscergHmjaYGoXEhswWBcfLbUSN0uVMGgdU6t
BeDaHpeGPT6y8QkmAEqTnE6UrgNrRI8mZYRVJMkQrQZcIqSx3ASdv6mfuMwgmduu+7KBpTIpXnA8
fDWa/0ikVcTs7H/to++WIiryEg64m/afOlFY2no5UNMNnYHQoanLcmhDdJPslXrvMPYaHI0ums7w
s2avcomTjzaEzAGOk0eAUVzLVEOc8Yx+oBeFMrJa20sFj8n1neIyAYBl1jp6zFprx6xwxBeVgJgm
xz4yvxkecjBbbJie6pUdurn2mvJXCQJ2onJkaNTdz+WAfQ1W9yxS3i14umkdAPG4s62KRMl7g2Gl
QbifrzGxfW/pPCmVASoueVy5D3m6qOI0C3vGzRA/wm6QslrPyZWbetPYs7WJsW8nEMmJZb4xZp+w
dUmDJq3SFfxaJp2yeOBnSg/CqYoyusPvY2eOxgAqxxUpl7jWqeDDBcoMmFtdHMq1zpTyWsK/2Sw3
LdKo8IZllHJVGjfeUgqVvfCmjgsB4g2Z+o3vdDxmpJtkzoAY79WbBVou5uSzW6SO16d7jzypHuHe
jbAnvPQCNOmZ69qHWmUvQAM3IugIL5bu2O0E/sAb2Ccc2hfAGJFozusmvoQ2Re/ep6ao3mBPlWE2
65aUWb5UjKcKjUVV+BHJ8G413zsBqcxDWzTqA7ztf9jIWaR3xGnrqag6j0gJZHtb9AKp9Nznm5Ac
yRaHWRX3yo4hq3akM84lpZWlt5GOvgt+Il0CoOD3Me1hBvJIreqQXavinE8c9iFtqf31UGsdtI6b
8Hmfxv686mfnm08RaO0oxfm9o0X7r4nZDeHzTNFHAorbKhhyFCOnl6i10C2xBUloaPFwia9kGHHt
UecVX79xZOZBKJoDqwFMdMstKMcv/XLf7XAaoCbMLdZT+H72w+vIN+FtUA9PFmbgXnCzbWOibwtt
yQ0vxeqpBbsK1T40h8Sy4jfH19zesNSjT7Hmd8XW4pN+ilPvowtlc3Nh0qCrf+cUcpilF4N5Szbe
bMGqQn993EvzyuDdEmYK1oHJvD/vgHysExEjahUBf1EK8JOdEqdz/VUhKCzKluxuo2buKgJVclIR
XeqdipHUOi/c11CQUMRGSQ1dZ7OpE/1Ea9059LfTddz3z4kPtn1CKDXkbAw35tmP5zoZlr9biESC
bw2Zw+JePYNg4+eJkL/n7RROLBExGJ9XV0fGllrsUh6Nb8rjdgZSvWVfmCuEyYWYbKn6uP1Jy1iF
Mqv3LldnjutqC4IkreT/z3mvR523oIFtPxOjNdHzeCSxYG9nC4o+P+SvbSZyogj20JyCDFT6yTkv
ylHWO3gXU4y3G+2uAtAXCNHN9yDAGgyLhxzHWsE0rean8HJHKPKXHTC/lJADNLonU37EUqyJkIy1
Ejao+wjWcE4QS0/Vy+QcpVdyXYLiBncKyedU38QsbYxGJOOBExmYwloX1ZZnYHQL19rbFlDsMRf3
QgpdUcFedwQqdpk73WAoxTkhup1epWVY05zcKNq88jwhbC57VWiMucD10FQcUpb/AQnwlJ3GeV0K
XSROAVekLgIbPA31ESycDVGcpq52bgtcSrtTnyGsNs2l8rLQL0SAZrX1Urx/v72s3Bt6XVkkmWhs
JH5gMtMoQM2po+saiQjnq5zbjwzjTaRyL6rMOSljA1Elnw5DT7QWUIgJTfi8vDK5Bop4o113hMzg
KDwEyzsquxbErYJ0n6vzz9qInhVD9NuYuiF0VTWrhRArOzpUw150U7PAzCxHPGcN5qMUDwbwNmmE
+FPCFGK+0kvwBY3kOT8sHRocMMcz+6VYhcPf7uW1KoXpYqqbev1LUXA+0Y+p9Sv1gZCuNGN23oH+
I8H/TyHipMbdccoQF6CiWevV2AJ3M1ur4M/IhEfq0QK2MwKpJITVrg+j2TsR+mbecxJa9l/v0YS5
mH/1+4sT9MIWgiXo/3Mo/K3H94wl+kDqN3nY2jQv4RJX6oVIZItatzCXLyzoUX2v1a2l5NMqsnjX
APCrmxRsvlXoczCIVXuILGN9X4AMjies0l6vHy0WFcE3HGJiC/FeRqziDJD5Tli7VTHLJZFBdGpV
FcmJd+UwMcIL0WRcKhstkNBVACyejLMykB34bZM4St1UTKzJRLfJ4vcaWGilVaGxul5zIXVMRXk2
+DFDU0tkgOpCWqvEpz+dnL4M8JH+8Dbva+R27dAw7d1NfSGNmkCaMMJHrTCXx18eU1nj+0DdPmA2
yo6Mdnu85+gjDrHASXmDLYghZQ0507MdkZKqBsS9AhAdX7qGMOi8uK47Fb8PkqVcFl3PDOzAaoaG
skp6BhK7KXswAFxk8LZ+bfb6kt5r4EbDqI/uIB/zcB0pAyJJMIL1J3og172A89FOBKciPWoEFAEO
GB414qI2cR12zrSOf0BcpmxC0bdNylVjWVVaO9dRZgVoz1X0j1+d/RiTqgWD22mYRPkC+QMW2RgK
pWpywsZwKW6MZ3OpViiMSWXcWxGyuXJBxZNyXhHMMVmD3WZv9fXlonlQTsiZcKV5UzZkt1V0TdJu
2pbu84fks7NvVKNz0DadzV1NPJGUePStQYpY+utGZxYp8rpbRCBMO3WVTcWjW8goj2ILhg3O8dKd
bToWKqQlz33iLBG90Xmsb66Qqy9m4WQEDVJ9W+0ALZ1qaH8pg41qI0uRNkoq46dH7DmznbGj1DLX
4GeA/bskTnVfY7tblBQFcjR8S2i1dkJ3wV09eNt99cVGHAzFNWu3vWYVoIHSUUWnZnboHQp+sHzG
gwY6+lfweBX+Z+dsJHcRawoefJ1vEcjvlJwDSQcy/mVygbjBiCnm+FR+Kedp0CMTKiUk7NyxwIXh
xhyx8iuGhaybYiSLwif0Bu/S6504DWUTHm6BpzmT0qLy0wXYUuHwD9y50IGB/OiZOd5rnUr2Bae4
w/JsrRShhqPkf6cGxwdVRPDfS9kkWL0tiStjvYVlFIHYtXk8vyPP5oYVnyAZBOr/wX8lJLlWpoC8
zaLMwyzl0sejf0lHuF/J6YsX0qOBm8VsG/EGM1QgXBzINlj7qocxqA+txTvfLbXjOnOF6oLq2zpL
1qUNlRsspblvt97cnOUPFkYt7X3ONj1YwGRVutaUp0LScAgA3ddLC2Pr4EtdTz78jBfxg3E5Iv8J
VApP74sTeT4KisjltSFLjCWtrH2RWs5Vp5RATiuh2xhiN7/hsDJE5KANlYJkh5wwyVQqz3DQCE52
Oq7eemHYnwHiVB5nNWOHgazww+VDNfZkQEAfKpJqMfW5StGWamUf9AmmFFP/O5n7E3Ag/6lEgf4+
ofmNMqgiqx5RGjLlpMrCK5qKQzw0+gppPSYxfELag/LgRvjOhHvL6QT4I2yZy9YYRT5P1IUiE7iS
33XfWOio8Hw8lhE4EJvIN3AwTtyj2ul/UX5wltczYgVEkmb7BKJJ5YTNZAgaq35+vBebHmt+I12T
Geswq4awlcid6ben52T0vVPVoKQ1RajyvE9BfFvQuSstDXjYBW2T+GgJcQfFKN2jWlJ5VKveR2+w
Btn6r21cpZXyEUxyeU922RNvH7K/uTCWI6psEegf5JkBGwlqfSPGFAY3bxMh+no5WMk2xcmXw5Kv
+69pvrWwm1SXqnk53n8eR+8MOQv1Mm9HJ+Na/Z45a15aXfDY/Mm8MHLFgXhB4H5DeRmk2SBCyY9P
e4HXxp1t4vkbhNl47U4ZXY2Hikfb0L4lE63c+Vy+w+hDMUZNfo3TcWdsoCuLGAOkdH5uhNUfobF3
6aNVEKa+rJf2t92+hjwF5YeO4/tNatnN7iAkR/nYTz+jQmA5JFiYHStwOWe+XpFtD31yzLA0gZ07
XCU23daDc1QKjZJUXAEQuSfQ+b/IV23FAjwer0V+nxL/erdJrXF0oFMeGB2ccaEwpkAPWDcb358g
T0tYXj8wjqIDZon0dYSnUnA8E7uUecLJy4Y0/S/4kTtWPfD8TVBiuBLPEKLLUs02onhuUdUv3EUX
wnlX+ovNCLdqjhUwJF1LLkU5P9Q4HX5XtLxLuVPS4vs0nwcV/lZm/DFkGOau4tNT9lq0a+C3VbZQ
sPN/V2TxEAmLsh3DqGWMVi0OZfHReQPalmDPDRBQ8OEgKjgCTvrudWRZjowAARbRK89KVnay67qt
DpLx3FpotmGENvUPUx+m0/t72Ek4GMZ0Ob2B4UPxvctwrginRJ0M30zHnOmeQGDpEYSLZQyqmJ1m
EwAMBgsdAdKUcFbxJfeSy45vTpB1tLatbjgA/bSgNBVKwBLqSVdIfBdNLXypoOp7LY1rRCHpANsO
fu3RQNJvd73LM3sVcRwdqH63+0rnEmlMwYK8ZAlf60q7MOB3+LnDPnjow2KV4YCV4L4EZJ5BQTZ8
4VMWx/4msDJv2aflu8bihdW5kJFygu0yecTR71G6v2BO2qhz6jmj28bFI66Na8+WacrMuc0JYZpN
VkOZUjTNZ7HWrPGZ32NV8paaDPeqP+SgIMlLTiTWsd93cjg6TYhWhmHXFfetgTVj/mfY8jJUhVKl
ZtlW/AuXfjSt18jKO2+8aPaTBYjweHQ8J3mM9s6M/dgBaRqSUVSxZbX1AlgglQQcdkzRCRHD41qq
MYeCEFeE+Bcz74567hoRugJPlwBB3R9VnD/O6o1dAKiRT3elJBXlq1RikEbk0x33rtrb8f6brUPm
DiOtd9DDCjXF0xj6uxmNpCwX1hTnseKVHD5duKsyrM01o0wQ6xXj3QimOwgwsHd3/Eev9XmC5DiE
3eMnolf9ltfsbo8tpezHQBunb4mcY0QTsP8NVq5Ki0da8NQr4jkAYKR9gskIIh9Cqwq7pCgljCnG
jVELBZJuwaeJTd3AjT8F+5lxrdMRXFa+3UJSAjrKOFjPoSMRRu4KoDsHypPOolHba+kuTHQHBztM
OeZ6wSRET/Ew3nayERL6GWLU20INHKqSMvtrUN7aNv2vJZfo8aLYl/eIeBWjRO6ZTqPrpC5d1ny/
1LqSBPnZBurE+1OA5TnY4ZmF8z6zyEg3RgOlsrajHHoaAq4PCpFL5dazuHwJ4J0AeC0Xlt0CvdRO
s4zk6SUUxOEeTW2q7ePqvvRVElFKhl+V4VIZnwIMmL098dgGEZi3N/APL3IM0tS1TO6KPWsdsSdj
ACbvODJGSBiNXnbpF8//oSKMV7EoWKjjIa++8vXIZnQlySdQT1eFjTqX8NSGLf+vMOamgoWJbtne
euk4dYw5DEY/ZtN+OxzQ9/ANz0k2pLcUmbf+V0xrDQPu0wOJP1jTTvdQxpDWROdf+nxka2w2Cpf2
k1KVpJjDTEQjvBNev4SFbr94mUbkwHLMZkGXO1Q9TR+DZGYPXKf055w5Lla2MzUbLnftKLXvU71n
WZnWBALGYToJM6S92xDuDL3njN8tZnaA4yruYPIJuYb87rBNIvi0z9n2Q6SYnJRARLKLQkOWJwlU
77KJNoHKA3iY4Ezg3L83qjwfIGJ8sJ+Hd3+46VXD++d4cmufLfRIjS++EOwdE1m9QTYgwOpBOJNe
l3DAaSw5mkmb0q63SNycbNhoBIHti1nG5dGMGW0VEX7tBPMwGhFeTJN2EoSEn6R8enJndnKoP9d4
IEEn7wiig6aneor5HRzH057EoaQyaacw+/iI4Q5QvtLKQ9gLG1bwV9ZcPzX7UIEgXymLAU5Pss7A
kZ83siS73C1nV8la2f1vqysbritx5j+mkaISMhJmNSGSjtGaEr7FksAuAxwXPLh5aI+tc+E6ci7U
x5doPcgaNRALkHf5l75TvhbvepASytvrmrXMgbtokle8xq1cj7yL+pz/mikPiAMGTmDCOH+zbfz2
himTVErmHjEjhVSd7gmnQNOnDpTnmn9I0EL4m8qe/kIjb2TfRSwItBEeoaadWT2hOXxwt/DcSMLw
pfNPUC02voOJKkTi1QndKkk7NDJsdqYwWRxrTsMNc8apoN6V0KEYQ0OQsGQvWI+MeFmI5UT6ruVM
YlZXpXUX9xM+JjH4Y+PrKZwUr2/smwqN/ItRtnTpzsmqmmZLKdHLgWem1IfrBzt0tTdc369OP9vc
VoysXtVQeg0joh5D8Kv1KDwPo1Bg8jmWMa68mtVTp4SFVc9T2pwSaWvWLObfXkMqBvj995TY7QDE
LuaMPd9gLcPM+rJ2YPetF4ynvlaewquieLvSJl2AQp2IrWQS2T1PACBfqhQPCOTRR4TzAtmF9bOb
+C3fOTDTLFocihk4jNW0ZhEO8NUlBnQd3bJgDcSfORZ39rXVBj/sJvf3bmqJ3BVN+f8wldSrJTNX
t1YbMTA8IC2sbRVnNJt8TzBf4XHf//SrFc91XLLaNMV9GbodwjHb58e5XrZGqbxQVnkJsa+nTL1m
prdZOaeUcxpK1EXeT3ca1SP8ZXtR1blg9xtyuyXxdL9SVUahrQ55hV6N55pRacJe+C8XPsHg6/AO
KepXQmpSV2u0X9IAqAAF+sQD6tGPeCXEIBnuhgWhdhpthvfxw5+S4yz2aoCfuz0wablY9ksRQwYw
oTj5uW6ozwGtfFW4KPwxah8l+HWKup9OJ8LSf/b811rbJcrct7l2wklpZJwPuiTq+Ua4QoX1975M
aLPbyBpALtlzbVN4lKXqrmyptzHEBDP8YRx7M5/ySqLxshIhvPgOLQQf3R7xzwYS2jBjmtijozwN
v1hcZMKfim2m/tW/NDUWDqB8nkbG4IB8LoqgKL0Dazxmskozl1mrJwAEuTvD9hZcY189YDK1nYA3
2q8UdgYXYj4I1CxzOGy3bN2qxP/1dUCqUwonbRgwzurjdf4QGV6RHV6Wl8PNpDdnhBnRyIb9yOa2
U1wdmyTVfvoGbw5pBMP/eY8p8/Xb0vzKLNbd2hPH7u/5RooEhTjyuJnLKrCJHjrLOCdNb1q4eXZj
8Q7RXp2SqX31Q6VpViMnPGz4okjYXCcTdLGSRRKBRD7Ee60k2TjUt3naAhuds3j8jOrWJ3Xc68x2
BOZB8c7tEFSiaatxATg1DchwVTvendKXTGQRU+FtLE8BPpkYwJsSlaV59bHdB9IOIZ8NbdkCU5ZK
x1A0sMFK2/fDPlfw1ra2tgwhX8Fh2dVRRs/4VQxnEooUAQThckHoNbkMa0pcnZTJGhWfY8EW+Ulz
AdmdcoB/RYLAOKj+owO/1jDh3NMkE2MDoujOylGIj5UteCkg0MGe83qvKaTRv6TmK2tRepILClnb
rkmRGbwg9yxtyH3sCCVXoPn1DZQa643q0SMIYhtsKvZU7BbQ87U12p9xWQ4Dg1+E8e6bvljBx8bl
eslZGTWzvkV4E+BLi+L6dgGT6AY6g/QTyJsMMVh7KJpeEyTLjDBvf1SoEFbQMpEeuQ/BogfZMMCA
2zx59si4IbXadoD/w8fqan+9z5mAE055gafdZKuCIQeLiQ7MoEhRqmX+KwMeIt+/fQmC1jscGqLy
n0O5/n9I9U1CfCuiRCT13oWtx5qcUy6EOYHwz4kiovN5JPQ0rakOT7icwUh1HtckNBnXbJJ4vjdk
eL6pqQAeuvGniXAwiTuTYJvc6f/6KN6lMVOUIWOoiMETg3gmANK+pz2vr6t/FdKbHyr8jWHpD5XS
5dGS5rkscUOiW6bA2r9wL7cVDCDXBroZMRmYcaqNZ4f/jL0zQExCPjFBhUk4+PfVfmHcwsfswl0B
irnvovGlB2S/BqlT52pw9ovO1x4i4Ql5g0seXE6/huJhahUYSCF40oEywdase16Q0pOHWuKL5WlY
TDU9eWDktIzOHygK5UlvaA9sN2jnU1CjAolXQ7+9txeNBL5BqKaSLaSqQZgPTjZtf9Rw6oQEn+KK
RWQzz8vdfOIla8v/OIda0YLotuzbiVdZwvxgSCmzadDnjhcM1ICFerXdz221W/mVIszd33EEZ4Fy
lRjmOUAC9XvpygRqxgPAxL7LNYYoz/PdWY/toGLBFfk5MEPdKrp1+fvin1y/QWR0RmgspA8iFAmI
dHA8uokezFR2Ss6cqgXW/1AqJgCT4t3o4EbPH/zlxIFnqXzvEYEim10pjCC7GkjuMt5xMUEeTXNB
aJimYgpuEML80O/A8DgHDqsnC1q3Os4eqxIgisIIUZSLJtUmqNreS4CSQ0sZj2vpdxaSK8H8L6mw
GUm7IblSIvhP9EoqWQR0er+0/l/gBY0QGjqK7dKYCtiBcEKiJYV6RUCOut2JJfpH1WQxGhZgB13b
CNAgwoIZ6PWXDLdHdStN7i6DIm2ZdzKCEE58s+3AM+Kmxxt+Vjlk5fFhyFgNGW3VwP7rCXIqRwyN
XESPH1fD20PmDe2re6R5mrQBc3FUKmAhbpMC1K1KuXyrCUjkxRWQ4vMwbNm6U3qclDGKR5BFwBmU
uz/41D2ZdaaEg4zq4YZXW/HGDZFcgkNzKRFl+Jo3yTynuXKz5/cd+ltzITaOktvZvHw1jekC0d1O
nKEnbB9z8m2BhD1mzxCWhQNAVZTBeuZE2FWvWNR4uXsBOWaAywH2o32krqkw0zdUTDvmLsZqsGep
A9txe/fOtqgNybxBG9NMM85HszJQcWqCrfPeC0NRFpUK9aFAJiuxEIpjzXVpn4cuh0eN+by2p/kP
caRc9CEkJCAVHHOPf4O0mkiGTOP88BN88fn73p1gOFslEUCwjIVm837Ol2qrwQbLDJK34j8RtBKC
rVGBswYkfc/gNYfWjmDw6GJ/9OreXaDQ1NdmDCXwyZWYdHJl4tvJUrSScE0GILuRUkqA+tsy8bDV
cGTZ8X4h6OpLzf5yjRacYLaclrOXD9AFTpWr0orRtwPb5yblkDHKptGRMPUXI4XECVFHuj96om9D
Lmes+3YgfjhjiOLKf0OI1eXzttCw/Jugei2l81oIE+kruH5xrKteSpeQYTNzhwjugo6EZ0PTf03Y
IgPBwAQcPP7Xlco5kkZWykzinnvCFml/d6Dl9zaLXCPcB1Qe5bPPNPXtMSPOyAUoI7EGfO6+2Cog
t1n/SH9ASoGniCn+aSSC8u2iXjLH28IB/1kBtb3Z84YgZI+0sW5x3juhQeQV+Zj92nnrhhb8l6PY
TBykFAKLJuHdZk23erqm5SoauqCahboo6QPGB8Zz/FhENZ8BX4Oosff7mINpPCLsSxkVT6Wfnx5B
ytYPffScvGerO5jMK+SVeEaAMwbYQSLL6dpR/XrwuDV5NFc5jxnBbO7E41L845qS4I7ju55I2q2d
QloySvpZyEjMCNNTETpHlAbpbkV/kouFFlbXfQnP83uNfOoaqhaKGBhyRQTU4pKqCnl8l0hKDkQT
a74OZNLD46tquw/WyGraccYAaTCS2NVBJSneaX+2CSHkg6zZVzuc0zpe+Nhse8iJrGxUpp6gB9Jd
6VB5i1MdoCddqylSnXYYZntU0W4Qrj4U0KUed8xb/Mj9AmKSpy7YkJy9sMo4K8/FOsD/Pws5thG5
orf9EUnpZnpog63fFppjgZulsJ0xdTB5ih2zxFbVDRwQUAzOTgQk4BmTCBEm/DD97+JSa4T76FzB
RhHGM+9ySK2Ir9yeJRbU5R91Kq7FOzqygqlLcsS6+LVISCP0csIVEOF/+s8YR2b5tTEoYUXRtti+
IU+NdJfYyevGwUHEYZCcvxIwKLS9x2PtuUncL8vxg5+A1fOjx1U3BtynhbcHqCkEn2wBQ43tkx67
XlT+Fr6E4Zb4ytzsp+q7YRor3S/AV/Xx7RGnOeMbuD+d9+RBbLwfgEJh42pXX8vkCeZy+zzBBfDK
/0iqEZSJDcI6MABX2wg6z26+nsKuyYjsziX0EAvVJxRjz8+IgRcU0Kel2ztFLbacZz5UDBKD++8u
v/6qyBYZ0TFT6jpMbenSyn78Pu8rOEcFNWvxQP8+6J60kowKPdI7SYGKitaPtNM2Qwurs8idgb5Z
91nAkg/nI8cjAQJe5ctTpUPf36b3lhkTgGP4o6S6TFDVTZF9duTuwB0kJbAHtmJUumg4GXKA4OXD
d3j4C2lOHn/HcpsJSLiSH0ECKFK5DX2wUq2I3DqjUSAyuK9StumPlqkLGEL2ivoreclXLNi5vcpD
4Flpv6KZZmaCZKAg+TvYcrik5KytoEsMu2WQv0GrXO+4UWT+psCQXJhdPXefPruIcvvix2hPF/6C
6jQp77EwEBBBp+YS3JFW8qVJ23vcWZTrgX6+bk725sxXkZ4YD712bT1oNLbRO0fenvs9XwuOwTrg
qDSYvYHcwjXMJ0FzQpoKvrUoVZzulVOejs2H9JCbhnhAzbIO66vp6AsnW8OyP8MDSarhuLgwlIRy
3eGSg92fC2MfiOBxgtX2afvHcOBlzj2sMgozd8G8CQ6iWOFZoyg9O2UtwAU8PV5sCNP5AZldBj/2
YPkwMJPLQkKV9v/TpamIM1b4NHhEoI/SOBb7h5kn0YEbdTsiAc8JiJ7bsiXIdXivgPdVLdRjkgtB
OOS7obvcWKdDg1XMN3MEVBkKkNeHPmq/Xt7aiMNO6zzrDyd6/Uu+bdWp2WDt2szDbm1aR0gYzc+y
fjV2QOVhmhEOi27kR6ihGeilTS/UxeDbSLLsYLYqGHNGZ3VJCatQIKXRN5rz+LuaCs56xBgP7fwn
aY/kqB6tr5vvi44/+TzbShSr0mNRvMNHAbMUbvzQ9vYqwMftY4fOLcp3Ck6YXzbstk98tZtIZ4ay
xYRXCaoAywEV+i5/dIb6rxF7GRSvrsSQCQxKZetjeuvmz0wX9iJ36pGuHgFAdyVkGNVS182vFcEo
XOQFBtNpavazQiSYDOIcd1tbJWRfzdeKXe6YXhaHwjRhDT7FeSMfq5GR7gdaaMn9jLEWv0WZaW0q
U7XV6TR1yqt83bU0u2trotzd8CysJ66ou66Il7KP5BNdSbIoVCrWe4P9JHFRSWjW91WHJhm8XEUW
K6P48BNSJ+82mbrwywHVZe7Bhl5HglKe3JUB/OiuzyGeAXVuoVdpHV1vhZ1ixcY0SlYFQwouGLFQ
agXa3kwaCBmzRF6WbZMrlBaTbVaqbdc0mZrCaudifMuNOLTMZxdbdrnEDkWBWwlT7dY/zPKD8E0B
T1EoOzHjEoCo/wyoHqvwKzgBE+I5kx2cY8o0L0snc/ckVCvdnkkjq7WaE3GrNPMC/40agmNI243e
SeunsEyt32/CO2uJUx7Akam6j2g9WBzJYK4wzxkxpvE3fzPO8pubz6pkos9kw+IeK8WlWtevEX5U
XJ3MvUr7z5Bfyjvn1xk9t5/sTJCK2K7zG+IYCJ3SahPyqP8VPgVxHDXawwz2Gpzr7UNtmQQ4Xset
19kKuriqmZkZoSEtyk1SDcaNysBso1l6ZBGuO6w3KYyGMIw77fT8xYfBz6cDZr1dOVdkxj+3D+cc
hhiFsRaNf9NHJ+Jzdbdmqe0K27iSDVkwMx6trteA5xAsHYgDy3qVTEtzwHDVFE+gk7yIV8GzXYaj
Eq9NyOVriRg0ZoH6gxyoFUJkw2QXdT7Un6ojSxZF/nv/VaRPD8QdsVWurITw+ywnpyda8x4ojH85
kMMhfkAO78vCm5XEg+na7vqGMv8K2rGEMaQNuLPlfJzl8zAq43MTMaX63obmzmnhFsvnvDJM/3mH
yW5yqHXxk6zbP/JT9QGmxmtQPJrC+ApNTJLHY86S+8l8evaSPJ+qHsFjhaReI0Nxwmt+cmDRoY3y
6wWSQqOlge+rmFCkNDTTsDQtFBvFDIdU3ZSRyxHyVXwtRud6Hc97lWcrQrXsn2TKkoI+N/mepPUn
uB7KKQ3kY/W6bGNtIL8ZzuYVR6pVGrvViVwXZowCcXXgx1HRUH3uM6LMzaYlWwG82GuIfPwQplCw
JfNxNbHVnjY9Dq/SYx6//qmgax6WzkI3ki6R8JIXeE4pkiaXZnwlvHX///TCqLpxvCzJKG0ZVvem
wxHE+R3AezhsEWiHcPIglcCLNDxAh6ttG6SBkcdJE1LDqRDIJUOL3wVUaPrK9nSVL8cuMaKK9ZRS
qMu/+9Ez5UzV0izlPDsPP+KQU3yQRhnpAihejwRlEo1LbsmUE7h7qqL7uYK650YjkfZE0tPki/Df
TGTIhYXjCv+OS/GVRrFuesmGu3bba9hy7vayaM9rADb9j/cpkLOZFV73XbmKQNlhp48iapucSMIM
5mQNi3+I6nbG0vw/OuR+vyTD/85nWVtnO21RGU5bGLMsShE6zNQSkOwy6YWAdJcSF3n4eywkjJFO
Ab8YsfAGfuok8/n5CrdotzE79oeZGtWiA+sKjSMEl5Ewf2zJWPFFJ6JCkqMgACqXnvpMRks6ijy4
7JLeJOulZmy3s6HlwpYfUxkILPj0nkTC5A4ki9SxUqfBx+IWQJywpcrhxsEYKfDs0wKBpBi0pZFh
q+UqrPzNhulOE+ZsIn8iBlZDTuHPBI/pY0iYX88CEPtOpa8rezntRw1UFkK96JHKml2DAGLxgint
A2LfaMDVr7hmd10QGx2w+tc7UWmR1+fXf3sD1JEY0tYdxvDettR5FFTyMsy7AMpnMB602Mvl8ytY
mIVSdT+m1f4LVpGP+QqPmXDIfz5mIJkUR0AVDhvixsTd5z9fLU/ceNvACdTXdS+8ZCy4L6hEkguq
Gt9Q9lbPpDppKXkRpRzdjR/3ms9HhDFTth4Z1vu6wBG3EQJgkMbZe0LMkVKzRLJkF0WXUvf9Dfz0
lBVNpbvhtq3WHZ5Rzq22ZIJ2G2pK79vWrYB4nHYdjY3nJ/fysdVOHdvNaxhiGlSryOvH1Ezbz5kw
gcpxXsLHHaZxa+HulzDG7zvIWT+8TyfZONBqrSr3o9TQTdzgzys6fcvetQwd2eTevnw7orpijXpP
PcpUXhjiAtY39/3ZiQs7+m/8RT7eqJTQvkoBmujnZMnXczNsbtnzYCHJOBPepJFlKaq0JM9felD5
Dq1WhyPhAwZY/80meAf0Kk4lsn7pz4EqqTRpiJyN36t8uzh+64yPXDD2NMhJWlHwkOdu0kal61ut
X+GGVH7e0uzCtkewYNyv/0PQLdUB7yHsIpCzIJnWLxi39XQDcxxUA/AJr2twKFMoJ559/DQHG+zg
KavLX9sZEf8O/jJ8DW6Gncto19IJWo6smeYXhemJ7FfpxVZgkKqoOJHQ+YYPH8Vp7yvsOujApOyI
F4+N9o86bOB8ZzrDYsL4VA7rza2f6uAyIfQChPNNdoWitFsHWaS6CASQmIEvym0q6JMgdqQhGQYl
suWG4lmGSRPRHmDLapnim1E5tKoo0y91/BuW6QkS5B3ykejBxtvT2mTJYHDXLWLxSulPLizf1F4I
N61XV0dMhdJnG90p+vRnf19ZDbktC4g3uIry68YeABf3FxOH6TKoJPwTDDDrvIHb9qCPDAA8gexN
KBdwsRJsAvTIhMo1EnbToVx6ZgPh3uLu3Jj7rlPkUCvdCUTv6XbNGDMvVW2qqjcyGGFYrImgromq
FeMioMnGeLge62zhJ/X1L7nRtiFG5fPBCwDroAob58BfE5qbyq5YKoer6dtpsJQi18F/9BoPqNsD
6OKeMq+gzmyhuXf+58lY8XkfkogsPZqqVCYg/pHUpod2qCD73jBw928IojwNVZtBsovarefHGbpO
ei7ccEPrb1oRIA3BHxgRhA0cyOTBZapLwpe5ihGlmYQTfOP4EaobriQhvQrKLE6ggzP74pntSF1Z
Yh5yq3+xMqpl+RePwXq9eZkwMW/+nViscb22aizwNHjEmvDv7wUvhty9E4EwkfzUfYABg7N9/FZ/
4F6vth3zzJJM/YGvfi17u71BuWdL5ZcFTcq2hUGWuxI6Mf3PSdEwSid8VHR4as4CkGOWIq8yy4gi
pNNVisKa0CinGguS+G8HaL6UxMct+zL2+bJJ1MBqgT9yUq4tkZRGCp7+KziJ48cx7aUg+qKKIjaz
7AhQSiIRvtar0EwR9WVdhiYnTgVhswcGYV1fPEypCSrgOkM13myUyB3GRvbNQdc/jeInaIuqiblv
DEs01eh2mYd1Oq4eNiKcQZ02jSgOjAdZ5W/yxHedDIPJThzI4R0eszHQITI4b4ws+7lY0QkLOW6n
U4wcH3Z2lWhc5SQQDjCGco5L3jWehF2x2ge7POeKCnY9YXsWI0R+i1pbJQgkO7A228tLw5YY/Q/C
lxXDbUWlTkQdslxlbD0ya9EJ06BNTSfau0elRI0GWktJlUpvO6DUppxAf89LY773Gahp/38vYK6p
bxtgYaIVn2VvcNXZgnwF8BSvxRCB29nLGOlHuaLN92IXIJUOOxBNShML2MynvNK5CXkQwP9+QFmo
2WSdyWBtGLVn4sqRTJmSZ87TacAZJqy/2/EZ0chNmbcWF9r6kGBXOfL4yzXiB7Iu+cY4wByuUWP2
XGnDeFMC1njqYKCl/psAv94oTqOj6nuR05tIHX2xC4SPc2VaSppC2iTsH7fTEGidN1mS06s/h5+g
XmlvL2zzxcD+PmSqYpEtCmIMKRWW/KVlye9nFVzfsw2urcXp2+ZoXsqeEYpboOxc3Tc3YNmfe/Fq
wNQq/lnPI0CSGhHb9sfWLvXmeAyNXPfQtfJOdsk4Ah5sS7zY9xnVXqsYl50lwINyYFjGo6y3bG4e
mrT/brEpmnn+FMPn2lUJWcRUi925O0XEwAf1Gdy25Uf6cxgBEhOubts9EbaXQ1ebgsp7j1zJDNmb
ZwtNywIwBqasWyuVAnd48R+DF+B8vFljtrFBgpnPkRnU1xwnWBaQJAcmjCGhAZHABm+VuAD3qY6R
IwJG5gCZlVAVFPd5GvrCyQcjRFxGUxrHbbj82UxpbIM14Zk6oPYDKFc9XwGfHV1rezNPNTCZLx0u
c0AaDa9TnwM/8NEclqW3cG+fNQJCAwAl4qBkKbViiHfu5kMf0fmQvG3CCS4+pSK+AC/ssrROdKky
GkyaLeXtW2uuIF3XWTnK8bMddwMEnhF8IRVCuqifzcQahVDutJ7Aq21V4VgjWVf07/tUyGb8Hbev
T9n5wBREpHcRlz3LkawBHX1J6DipWtfBwprKMfKKWE41ARg/Joyt2WYFv3mJv+Aq8Vowx2P0jJFO
SrnZaXboqHT81niJRk1BCaPTAmvygnE61yaT/P4/vmyx9PIlN/h7NEpaZj1vraVNmm2QwppM4lwD
BAEjyDgBcFxntv9lRJ3I/33AYXCvv+zH3ddC9cGWEy0hCxCUKs5CpMgEVlIq94fuyHci+cwEGqei
hx7hm8DZyy/8qombGcRPXN24gmj9XkrhM4kcPdmCiMHiW25uQjl+NnauvQaJN6WAICmk6K4PHcyv
8iyaTMasbDiYFKM1hoOZtZbec3Rs/mlFz9UEoRHKdWP3R6AzuVUmiDZIwjqBAegZkNP5eYfUxomB
kFFUGwh9VPgMcsenThy4dnFediCGeKInhk4pw7R9OEabyk3unYTsQSPQ4xaHMHIhxRA5qrDSVu29
fc1WeijvJcbHlWMt5Tt1IMUOxIDxI3EN8ujXzodPJzqO2QHzz2wLB9JP5KJsWFN1WRLYSI5LhXqg
Iv6xYS/LDMbCZZl7vzMqE6HwxHBxRQmrjYyxSdGFlM62cDdQ3zjBTB01XAV+bov+ui+kb8NqI7LJ
TkShosAvmW7S78f+iquW/zcKTFJLsfZXjPPKVmcmLL21Y64fs91Vv7xz2I6Z9crhFCqLrAgb3IBu
P94+kb3cyO2iQGl+3bh5dLBq5oc1fEuneB+ZcyzOGx3AL7sB0Wpf+0nnOnb8QR4rpYFIF/r7Blkx
gH1QVIQiZTnAGiO2J2a+zTc+QafJpAI90OrBj6VPsvFeFHcmZs53aYXv53wqTqh+ivhmJyIMJaNd
LcThRlxliN7z4Ox1NVsvh6yIbxVynXPC0g0+cxJc2q4AB4OpJdEoCAcPbf4ioYRBw6LlJqOnJKCB
DOLdfYrcOockBF71KgDACNHN+D+7WLBKhQdTCANZdADNligIao/SH29zaWPCPXuR9piWtt2HfOli
gNhp1gXS8cX2l+nvPhT2OEe9TctPSWhd1g3K5dUDDbDIsVYk0juPqK28C3oPwyBQKwR/U9R+P1gL
bpJpJfds8L290/DEtYygt2wSyibHe5K+hJI5y+jgWl3fjZyYPhvLHipe6Z8lnULRqN8C80eokKM3
HyzqhI5mbd4wOfcM2OCHh6bBPQTmDge5FnlnzYyP6XKJOB9eMsU4wWnxC8p7jmcws0BIcOSz5/Gf
9zsgiPFsuTpu5waz2LyTR6EjOd0dQzCQOiTlqB7mDjHZ+pioh9c8xRgMbIjoxAIVI6o7+VqCx/Ju
1ye33WIyjPgojM2vVAjdKxf46vCIX4RccZ2/rKBLP/R9gbVMexIdRKmwg9s0MA8w6kAXpT839wp3
uzvCTxag9AB4E/Gpy8V8fU28zorcZ8DO9nQd9Eev54TIeCwJU0LI5m2ZZzKoS8CX/fxbZ0xP/fCx
jmXcZG5G4mi+sUl5hGYGl8Wu6WE8IpXSrfe77/QjNHptQnEbn/I+Qgv5fuiWru24SxhNA+ZyRyWl
pQ4/72QWrKu23aalWAXoW/kyfVDy/YnvKG51OT6YP8ysDUmmz4vw3knLV+Of980CQF64lyRWVHY1
BM84iDTCWOcjOZ0pNgemrXJGdf3uLcqkI6IygW7gPcs3Epx1QzAqKBNaF2B/0s75BlXaNX7kLCWC
xqsQpiopWLQZLwNMvgiCEcuaL0a2EqnyXSTzwzm4TovJYYMg73lvajHeiXWOGAq45oPiMlzdOzfs
J+mQq7m5oyBE015wWbqQS1ZDjF4DMkyxvHRNDCwMwTiSWCRgw8qaA3Mm3GzP/25c0mCmTIxyc07O
jyVRx4vVA/zKGYeyHWCFmWlNDHhSCh8g9iqdsDCscXRq/BvTrHx2sYz8ZrQFyXO48+CZrzUJoMSQ
H1EvuC+LaSdtDHzbizT6BTsDxc776xtJNMT9WTzRuWNHazVQHXXnM+f+3lcKnbe717222tpKkR+w
Yl8iBAqYZ66fiy0Fuly8pH+maoHFRu9jP7h5wYIEnrUXcH9xhrAneOYqoD3jn6UKicRt+oJFfIao
RMn94+WA/NUXe82CHKrQESGABIva4WZ1v/WYKdtdHRPtLDZxoU5XEum+EI7w/JiLkPZkul+Z2hs5
sJnPtzd1oVsAajr6O0Whi8zZLVzlZDYgTqgawf9IZdW0c38pnyRVDHjigix41aCjbjVJ0rhFHU/+
SJ4Chk29J3rbKHrJjm2uqQkkfOtjz0FS1EvrcmWVzjTbH+EZndhbcKT8nugUJDr+xPfcKfkoBk1A
yr+Q0Z9g4NuTEXoBoGSBx5QYxYE9wCZAscKCPRnf/7rUMI2V5WuGlP+vIV0JvE3L3cLoAwCUDJox
YwJvU/2zAfZdKrAD5iHWlHmtLVAf5qQsLudkY/qMAGcXGVZ8H9ag91+GL/LWAyE4BL9AgxRJxAOi
BnTIcNa+0K4e+qdaY+Kn7yqaIR2Sc1RwxLmUmEFdSncmEG0bY1Ucd+FWTaOXL2DkqdpcWI4QroMM
8mx1tovDNG6ZUMaaNtwpAQlLm8dfeSO7842FJzZpkklixGofb/yhSyRqqglWO3dyve4pF72fDuQJ
EGY9zEJBEIX6B/eyatOlq5l90YXqWC1oyvWvyZm+xZh9Kk0FcPdhK1DRt9aVYQWcbG1oSty3JdPe
OtjEhNcC9em7Nn6Fg/aVu1vayEf18F6W19w0VVh0BIG8P2YBcFUuqz74+LWdc0IWAvhxjZAmFgYi
7fbevizaoLtjXvrgPFwyT9HG9vOkx4O0jt1Jfuwl1/NK86KLSBJ4KPDE8Uh/KsGB3+DHXUKkWTz/
kvQtvLxT+sluSds8ZJIIl/azlM+Ezj8BTV38taWCYHQe0EufklJZ1umVyEYhGZXm+0pXqUIhGX+Q
YqJ5Wf4D5h7tXnIsGFqnpUK6YYsJLDIul4J0Gg6Mlyy/CVfr/BcHrOI2rKZS2SoNYG1IWRjoxwvm
+kq59FuQkXHe1/ocKGJrnJb2aOnrUS/6EJafF0aTA/1cs9hcdthXBrOg5P1yD3qvwdE5qGPezM2k
jjD143IAClYerOtrhpAmHUo2BzFdjYOB+EJcnebQMlo+ZJlMjph7S75Xpn5mnRcvkBSwhhi+dN57
JUtuduo1muBtGhynu/ihwZ0hWcXBx/dzpJ9u94U43BBXh4tK8szp9+Bw0BHyaaPDjVoHJwIhPFJD
B/V/6B3BB4xd21hgOg7iGC5dGIzKUQi3yERskqNEqq/5T68Ss6nDMwNXfhl5sNIP9NuchM5wLBaw
TBC2AzbnK+DydyNtdPnNrNeq1bB0+yCUjGY9X/fy1T/enrfqrFWoLCDgMw8HmCFQkPaUyMGuEvll
b4SGxDPbQvEIK02o9S3efN7djNdKdal6xxpRRW7kgjpby4qVuQBJ95WjMWMl+TZrzPggHqHHZwFH
Q3BDfTljVbfhkOm8YE3cszOvstt5jY3aRC+VSo1+6+ow94O3SHXjM3H3woN0KJWRVi0MPvLrS69t
RbliDeE9NGJPs77bPVmMkyU0Mm9XaIHD7R52RUupc6OHCBZUqqAwrwK3d5FMKnmYb+0qz+t/uvBW
DJvE7iihZxWDu0uq7GVmMThjPKJQTfNL6AF0MeIvRhRV1P+V4gMMMNplr0Wm9bwbgmja4apRijyO
wxaWYIUrVSeDpv0w/yJrCrXK3oslxpRrhO7EIHlHZnmRzYaTWcF6REO1hqT+dc8h2IIEIbXvACqB
jGXA78KFFcAYryBTTVqVXdATKVqco+bm4r0ym+gv74PQCx5ncZbH+1UM/MuZc5XzuAMEcf2Etkbk
Oj7fBMJsDOJpAE0S4HYdHLoaus492Pd4fy59sa4sbD2UYWojt4JxARXqffOREEpNCT69WByrHUAR
5w1EsUL6+1syOUZgRadCiaU+3+4DJTXG8rJLutJM8Y0sQf+dQoNKZL81OAtfruFHuY+42jTYsWIg
1Wv1B/huDlYFFx6fK7Zv6ub5UrPIH0Gk1aBDVJH6owL9Xbr0HgvE4eZHazpHwxNoKhV0e7tQmfBo
02y0DUFbcHDmmGbvhJaLBtIW9vv0IaGtO/9e7jGsp9k383CO4Mru+iI2ZPhRATtpa/1tXI69sgtz
8fH4lNVV61buxl1yTFZ0OsyDkDxFkumGU3Bs5X6bIlN+24FwQdNnf8flXhIkmoERHY816ahqRc0c
K42WutQszjwaSgt1cqhL3Q500/TbL2lByrwFgGp4qV5umzaOBFXhCjpLEo1LkVPqzsNSV2OHVLLo
D4Cy3TI6RJ4yEU98LAQj2t4/Zh+JBiiOPkzHcnfcA3cEGHnQSdzFWqnwJetEu4wK3T3Oxt7PWHLd
AMKCixYWI0gp4SKRLHZZ1F9AjRC/2NCwgE56gGOjf3p3tIxXwtBXZSsA2d35HYTnbUL9lAcF3CKA
tEd00Dr226IMLlw2YMemq+ReSKUKixxge6hTO4zRMnR3vEtcIx7ppThJBjEWMFxwoh8Wr2CCq3VU
nhe+L7kPgTBHrsvMS/dB6FvkfbvTH8RqXIBXj2cGKsjbq4ps3hAzZNPBgEHUejqIFB2VPSNCvaw5
syQO/vMjw8RYK7o2R9UG6Gp3EX0MUg1zcla0qy2aKSKd8JQ1764niyv3oe4isxsIjEIYJk231IS4
kX/NsarRoVEZZXo08cC5j3j+yLyZpC8g9XBAIsLmMs7rRQzuia5x9sDfuLyBLePM0QsAtTBOrsB7
ihwcax3xzqcclsFqNOpvKcXQL1Ck2dYPKnhwYUv9pxjwrfPMAO/rS9RM82zTWagFknFTWlmHhqpW
y70zL95QngJOTacq6mdfmsjmZwqfO9AxUY0RzaM8Kks5ey4qXksjRzlBV3APQ/Hx
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end fourier_bram_DFTStageWrapper_1_0_rd_status_flags_ss;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.fourier_bram_DFTStageWrapper_1_0_compare_1
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.fourier_bram_DFTStageWrapper_1_0_compare_2
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end fourier_bram_DFTStageWrapper_1_0_wr_status_flags_ss;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_wr_status_flags_ss is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => ram_full_fb_i_reg_0(0)
    );
c0: entity work.fourier_bram_DFTStageWrapper_1_0_compare
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.fourier_bram_DFTStageWrapper_1_0_compare_0
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_comb => ram_full_comb,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
OiQdtWTtR9UcO9P1itIuuwRl/QoCGJL59kbpJjiIH0R99OzTaBleFbU+NNejUoe719ezG39EaF6C
JkelkZJrEg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
tfleOA5bEHRzyGZ1riApUseGRDF8C1zZETQ741VupG3H1r8eMsPvtNL8RVx5xP3cpYj8LXvKwLw5
0+FkmYCUB0nf19ebE4jV3pLqaaDpF6wA+Zh746oYvr13fHfYOjYKSPThx6QPXM5mV/5MBTR2MknE
Of/5cut58kXv4WQDH5k=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
M6POsiNEQZUn8XpTzMUCVGZB3e4ppfCgsG9hiDQGif/W3u0k4dytULI+lkZzjwHgQak4GLxA9w9X
+UREx0EDd+SxWtFp22m0gypzAghoXKW7P8opjx47NLYnHrDCY6w5HhrJLdY8cJkwcBOz4OXprbw+
caQwLjRjMb5sTYBoAyuK3zPnh6dpAbq0pWjtz3eyNudpI42NkcRssLb1Iqdb05+7l/AK33vRTHaw
XOllspFzaXdakF+38oN+8uq0beSkI5kXfqakCLCmwvmPi7wKl8k8LNEJY+47fDj8vix49HTWOZS8
9ljmlXJYCiJT2O5pIOrUP1VlAIm6pcCn3HWB5w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqO2wykDkPguKpl12j3EgkbUb61bN6zLFf7dCzJVoYaYvtcFi6H8lLOOzyjGJ3qdIdffHQNPTuiG
ssXPqvDurIxX36GKTwAwQW3ldInzY/1TXQ+o3jsy4hMPzM3ffkNtoljIy/lhMbFhiwTFJb163fD+
4HTzhQTM1GXIvyBGNJaq8GQSAYJXW6kOtUbM81zG9f+sBv5twJU9Jn7Jo0yRFodQlCHyKUDtTdPp
1nZf/pVhQQADfjVNYSJeV0pKP5dJ+UdXnjRL477weKhAFIaa8xVeLTYMW+zPqUGpiFO3sfAObidt
or9GredwqDJCvRcqeQI6xM+dIuFbHr2Dfm68nA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WU4nsMZg4YtntAgV6QkvPFMxWj4dZrhqRFX/kJKqJN7TNkPXDNA7Rhqx1+/6uFwuSaI0AQrdxFXP
EVraYBkDO0RHDESoD4kwhhn8GN9o/NL3N139r3nkl/uXc1mgsluDRE/5xRkuEs1iqhdeReBjBBh8
nZAR8dpdZ8jyt+ArMP09QeO8SiHiHRaKjEhJj1pok7j24ZZjJYvbmJsepiHVEa/aBvCK3h3JK2Fk
A6kyTBcSUgAB5RxbX38w7XuR3X/tG5FaP2RdqxrwN86cSZgpDAs4Hqvh5h+F3Oe2i6NVVxBeRsu9
PpDzdIZDOqiKVW1xv8K1oGmvMF5aObJ2ctzmVA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FyB17WZbhJVBrhgthXdKrkqOlqvFFDagDfs3WivMvudkE/iPtXeE0qdpXYAwxYqNoWDs+ElK0mAO
2kolOuBbx0X98agvv5awOMlh4eRz02zql+1KckZ2kLYv8NccdLWfYupLFCW/JSgJoAncjrm9qrw+
UCKXIVlXucr5POaBUpY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
s3atYiAAjOvqgT9M5QG6BW4Pgy2gbkhbIa7BRi47fe15EzjIBPGwNinWEHGfCCH3/mBvgHwXQe5O
Vvj3hSf/mN4mHhJQVwCuMPhKJzTBztkeAjcRZaphRf66A0TNfWY+Xt2x17GEgNN331eisXF7v9C4
5ZUgJDe3v1TWAa8ZmTjbDhgfQXsPeZ4NuAcomX0zRSBCeuwXWUcDJR66TOhpbpdKVRa1oO4j7xpC
SqtGZEjqFbQ5kCXxI6375ZpmuyI1lmIA4tSGuRlC5HehcCC7zoasyR9u96M17hdwFJF6dOu8QR7L
J7FP8imei0wQr7KAis6WAmXyD6+ZwQApEKEcMA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TaL+V/1fqxcV1b+WmUCpTYfxVEr3+dVsh2tEMyvZuc5QGaq10HUak+bNRwBxjkZjg3NEorpLgjXK
dnrmuLiX6PyZaSV7nDUSCYAeYJ4B2spfKb1tf6bAlv/2nNNW5OwuGCjyJeViCz/RKiTmG/dTQWhb
Qczfz7htY4UVShbrprQ85rbRuphVa34TDnH3gm7wYaiSoNhKmRRQ/c7r2XmyP+qmcDXDbd7OE2NA
8eP+BdgrL8lst/jLct/ljJ6R0xpWZl1nQh9GEL2PGYBF1VfuWOvhc6nbWrXbYkPamtx5LnULKbYl
TrW1zwbelr752vQD8EnJQO6WmdDy63YAnzaX5Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
soTjnz3gS/iGwS7FvBNLG9cyUTj3dduR3nKbjHXknF18htlWK0Wzq4K9ODCIVJWLetqyO5ptZ5sg
6sIQ11Uo1Dr2DQSGtlcLrOax2v2nDendR0UXGvV3LCLoJXYRgcAuSsJJSng07kny3kYlVI7sKOO8
X0ua253JDhtohuMaqP4bwVFbE45nacnp22Pt+qRqOiMP8ipsSz727Y4bROIiuRv9zKUywiZk4GRl
h52Sz3ly3BXzezVQNRzi+pGgD6hbXvf3EL9uQk+nSUlTCHvG0W6yd1YNgWKPSnnKS1dRh3BfPy43
kvn+GRybj2hLWmF02uWR0PIq2T4sVXv+kSLAEg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5024)
`protect data_block
kxI3PTP2jfdDFx4tv6XMZbfptfZpso+HwoxSH5i5Wz/gfdmXvqBMte8OIXBo8vP/xmkrvOZ5+CQz
cnQuZl5+Ba+csgcytojjq5Jcw8yTxuKf+BMQnkknBw3rYoWDn5JOlHOzJSj58+0jS5aSXFsim0Zn
5u+6+JKfCYrKtdcTud2WOn0ADNZZPuZjwWNGJKtyxgPOTptp/L1A6wXzbl/W31lTJCpydv3/Ihom
VIWAAtjJ6JULvS4YCUUWLaB0V+sgbj3ybYxtsxZEs7o8kbyknMG6q2TbePrpaqHvAonbJSL0gyUS
3J//BMyQlMZdfnNtZV+/ubSWpH2ufu0k4tZM99LC7hXufRacFHCv8HCtPFJVwup766E94ofpja3z
4W0hSH9hCenECz1JAlnIvdjLiU6kQFhXSct7K5PyaJh9MXtkDJ/4cHjzOo9qFmMJvhpKBstOTwba
aM8P/uUamjAIixeiHO0YT/hHTZpz/9cAI/0SQOxV7X2tEkMY+YYVmVAD76P0JA00BdSqd54H/Fkb
GDnJ4XV3U+USV0VkPPDHwNWCnoUHuuG+mQKAqYOgevXiwCRGuSWsspZ8FKR5c4wUYAjvQQL+kpbQ
exu7/O1att87/TZ/yXVd4xX2nzle7eLPUHI4G8/8dHJfyawKh0AksD7qocw0EHKRVsgA4KSP10EJ
m0xWezQVM9UE8FZCMHY4KuLedVkDr5EDpoWXGgt7aUa2zynEDN7AlbXgg4O9UzALGoaK1olS9ktO
cJJHO3eVmzA5Y8BET0SbWh3S8Cxli56ZhwU6O0L0/Kce560iuRo1F5XgvU437fohs8Xh2afwM1XE
JTpS+cYJ7FApMIZFEfs1lcObkOsJskPCnjsJcSab02rn3fVF3tpNi2sc21Tsp+wYIAtbm0DIg5ww
RRilL/RsriAhvlkzxPaEFkSBohL4Pni5bklXGgGZOxdwQbhHxQwdPB3S6fttINUh95hMN/+3BN50
fZ6kmJj3fSkaicFG8jSHQhlByrLxNhNeopm9dcsFIpFBOItVC6wOlUo2ptYUe3y+AAxqRZKbsomP
sGDDQo0Om5dYOJzmTF5Vy9BcQ782A2ID5pO5RP4O8Qe42KmJcBpCMbFbF55wqE/5+JUneAhLcT3B
q5ahS1HfJxmac64gjLIGCkpT/6MJFefj7lzOXB83QMQnihupD4b6qH52wlNhPzEaEImjfFeSE2B0
REnRICUJlB48viGub4/oCCY/RH327+MU9etf3+BTrW12ArFutGG2ucyjXwmdahWjUNz5ApPPG/tu
kGLGJl2iA8ZC4h8A2BqyX6N8+nIouVGKB6DJzu/CuzE2bxXTA9ULm2F0f6Cf0FKLx5k38diYIrbq
6vmP+qBi1nfR0ughwxVxgGjFeL/Zd+HKhIRAc09Ucil79HCEwE68ydXeZcuvD2wVNmlFOKezMJQw
5fQHHmH0Ow6T+gKYjOreO4i6fN7+F4W6CUVwMan8p2dcci6TPIbH/EJldctwpvUzvKgPQ49CNI2U
dOnWq2/H5FBA+9+q4S+VoR+e7QZ11yrwJUcUS21rFd0xY+J8mtgEK3A2H2JtK8LJTlTCkvAR6e6z
oZnzlrj9d1HXPxwD1jozlCRzb2o2X4uJxJLBsJiz5PP0LXyUekoKvEwD7ukYSdv8EMvvccOivOaU
8O3RYtHQdPVulohzwszWfgPimi58GXT6mQTCjMglflwOcaU/XMclydR3eg3peghh1JBQUjHNsKny
ygmkB4xrv1qKVm17k7IU/S7J3N5TvGjgbcWI1C1RdBHyK/lomzxHm/HWVqY2ZeM3Y4mW/6zxZxV6
XXUQYpeCP1FaYW406/OvrH7l3llBUm0rFGv29gmNCzHiZGeEBZKkcFAj7rjIWqM/MSbXS/8n3Vrx
CWW2u27DFLW8DO8nR7ZEI4Ds52XzwDuaYTVwkHZdotO8XBQyse/FjeAOJemghS2cSa2MsqY3XNrm
nPxQMVCIm/oXEIcaKgvQuEyyyi5LGabIxp5kcEhXtLLWcsmzuge1DlbPwd2V2a07yCpXDarKliTM
ignwCcucxvNjs7sAPaU+AME3lHSNgcJurCc53JuLu6VLiTrI3Ow2aG9oa/3Y85HlKR0An4YZxkCR
McMxGbaxB+WWjVpXoxD7DEn5BJ45gXQCShlMozzgv/43LDsizt6szTp/Vgksxehqk+QpVdh93ED3
yIUoSoxPNWcpVYLNAVwtOK3Hxiy4ICPjjV6JCAzwgWD4rlXBzdDO34lu6OeJqQ7H6cRAV/Pbjym+
E+1VPsh7vYyz/cV2rGg3LHEMrW7dyfvZEXJDk4PDxm0CejH4BHMg6+7Xz4O1049si0omWSn3PDKw
xf6r2PDYc4OEwfzfe8UwAbKX7GsItHlb077GIUzj4qpR+dDx+qYM9WylfQqscfmYllN2SKI1lbC3
5zQVibv1NAZ61csakd56DlGCmssbonRAF+lNvtCACWiReWQQyknByHH0phV6P/srF0g5SDbSlBxu
7V0Q13J0R/t+Hj8uoOqA139gaG6ORurmd6GhiIflhjGilgMQrogqWOKIjjf3rURRQksTcWKPQJ5w
HXB4lR83KbHh58P31LG+hd3rslwXEpiwP1iqwhtcaEQKcolbbzP6atMz2iQrQ9HwcMPIMT4HtKhb
qTBbFyGW1+D2lsWhFZara2rXOfaO7sg8V8GZIlF2vGBqe8Z87y0GNWXDvM7zcbgpeIP8oNjnG5sA
rT2ivzrFb3N2/cdeeyLZIz6JovQvmTwVhyxeO+BR+q3ay4GCRmkNEusls1uTZjw5H3COZFvB9tmU
OaMSvljAujcOppP3blnfk5gIAtQsQ6On1pIle3+LlT5bhDDFOfm6ohV+MW4U3TncoKp1HgSqcWsV
3y4OMCHdj3Z1OxgBH9mQ9rQTmFmgYnHkgq8cF4Lb0r1E2R0z9sZ07vRZHIf7gO1vlKzC1pkX9/at
fBq7azQj8nfG7SzHW4OY2jwHoa6JJtdONDTfcAvOLC6nDVxpCeME9q5VZwqlUb5R8TvYfcRrxj9Q
Pkd2VuUbE/HTJNWFw60/y86jnHHoMfNEh4dpwD55QNBRoTago4tqmV/9jjiiGmdfMqJX3a+9wEN3
A1aJE49V3F1MaulhZjAqKjiBPM7mWsVDJduhdZRN1Z6gODF3f/EqFQ0I/ZZEfGHaVB5vKkxgCyWn
6LnVDqeK0k20Rt7CipnPokqfuUHaIUJWAMekoQUZeByoUu023R2nWC3js+/bfbRBPklpmXK11YeR
Ko+BdEq7fZEPB+uw8aJfvpJHKHyQHJjVQw+L3wckthsyB3kHnLOVF8/p99hwEvUT8N9xY5diZMsV
x07kIeXYAfcBq8k6kNhBocgtO9SaXFgil4wY+lDNU7BN+Hczss8dWi1G7nUVtR9TD/LXZcyltopP
3tSs4B+M6wHE8oMEyqCM09YCZRHCy+M4tqI1JsTv1OdUr9mBYJc8KMiHwRyrOHMVyzMDXG7Yt3Hh
vFhwoPOA+Pi1287DjWqsRUcjqrLnWotqL40g+Ml95pGh07ANGqwWx568pb4rV97rn+7ssgGR+Mnv
C8dNrukJs71qww1RtG9hD8UhSUTax3zP/fklBO1iuTZOxJae8aPW2yg+2Mw9Bh5LOYZiXkfHo0Zi
mO7kQZ0QcAr6etf6X5BtBdm27nmBPLtRDbJPZsay02QtjXugP+nVhoTkOrEWyfimMgtA7hU0I5D9
EtNvCC5/k325rcHmDdtCfiQWtP40LCfYJ5E4MRG5PNQHlVx54Eq5TtcL4VpAumsKmcY9tufxvTpP
sQi1yzoEKPYshRQwLxQ/bSdbgMm0DgqfA4a8YUhZiSdEGLyNar5x3dv8IVpAO8QmNDeGCbd0k/CD
eCmC27EMcsfRwGwYvGIFTjYPA68h1DWDVB3F8i4D9RSevG7Jv/saQtLuUPGbfPFWlZSzM1winbRJ
pCcSDjFUKkT034PbwtkCAH+beg64N5NnETpxwLVSF1neCbkIXAGM5tWGT7xnnWQRHJqb+2U8nt3Z
RYNl3BnA7CyMRG9Yob+XTfkFaN2C5x7wSG1Ac/hKX0vlRmMkwzMl0L1B5O8Er9wQcww8VNEaLlwE
DmGmahlCteDDg16gGzAdgBEfZdHc+AUBR6QPeYrBtawnodKci986HcBMR1qoYOkngsGwgTIiBXK7
6czrKArIdeQJGqTAzLX+WywU02Km3IAZJ+vy8sGXPZyVP0ik0o+9wxF8nRjTl9J2mnEgwMlDGe/U
GBznoqIe+Z7Rw2xT4gNNhR4ylhtLkeotxY/oB3YxTq2pahd2kjtJjr8P4/t5N1DDg1G/2sGnDyl6
hzDcYGBr+yDXtoaIUe3cThNc2uZY66zCGlmS69JcfE4dFfCwEzeziOZgKD9clraFpWxtF68Va1Mv
iUv8YVlsWARt1pUiqFfu5owWWcbfJEh1objKemHDABni2MDbnXw07OMPgjYDwBQy4g9xjLmwhgZg
Ypnl9K/odIiEaoym/WxTLJhz5hrpbPu5EQES+mQlGm7SZaue1i/L96IESPxNQhJAoe2DYakfzBs7
dCOWXAvTj6DJJoIYaE9SzuZ3Jtygkar+aLJHFEF1oO9fDcuND01Gj1yoQmCkI+Dft0RKxQO4LuUG
szwqoIXCizx3hn5klJCndoMzWrrc8KZTGTpJz1KrzC+2gjUjmkwP2+m54uHk3lzNxmULStuusgZW
M2CjqADH1Bi7BqvZffLQI6WmKqwQP1w1mODc3fCGqUTnpk4fnekGZHtq4zPtXZUt9FkW3xiF0aip
+RgHshfovFnDFRj51bQmET7EaHAOWeAEiVxIwdoIWzpztFENEFDmjZmIcTGpWtw2OF8k6GQ3NYVM
oyCr8jxSuyDiumudwElKppL7zOBr61A69xBmBy5+XaWN01TaNEEFYL3W1f7mcmP3wPlI1hG3N38S
th9LOFDTLPBqmog4N1AumZr8NdjvCgObzb2nD5cqi+cP4dyxTraCZyq9hGM6+LVg9srA5NcLqLc9
/3IC4fVGQTpRQfnfEmCCjRY72QjJU2xfh1MA7o0w8VZaNgXkV0TqqoKV2MGN7LJBgTB0sK7OuM9Q
YySFlpauTU21UwrFSIqZRWUr9hEHJIcu/2mYVYePj7FidoYROgnMWlpcH5hTlhO31J4zqsF80Gc/
C0Q3mgsscPQxavMLNUw0+pj+cgSA+sbIdNgraqWvV/v6Ar2KBpSGqZoaelDDxjtb5iRctpQTA0ga
j62u/bkFvIQkCxSSHt3g/4x/450TM/JSk/V+MV+vgIGx6vk+dGJU9Pg4O8SyFGGVuP3bQe1BWYyD
1Bd90jZbCGxOk4QBDy7R7aM8osChwuHyLoRBmm6fNaavXj636HkVdqRq0XYXwMRl55I2fCCBwWv7
d2tl3Vax1ceRttTi1ExtNc2uEwrQ7uqcYJrlKLHU7EakqOyzOdWPCy2YhpvLjsUPRRlMNWYoj1VN
E028HsdujpkVA4YW2TS7nLkhJxv/5XXg7hvaQ1BcfaL/vFNrUP5BSjPVr79/MpvrZVYmZD2XAeeb
d7xVFYsyjUYpx47DOwpfDjmLujDQMrLdnO8zs7/X4V8ya6GpCZiRFzEADTGFwBNILu+gO6reZGuT
FnBI8mF4tYlSMau4q/o6BJ6kxAv0Yb2choVXFJeO86sxjgKgkHdQGl3E2cjukJL5xcPOgKkqnYYI
wowTvkXCTFFZZ8rP/WNjNUyfDQzQGiJfDIh9uBywU5MkyssOqh5TEUtBCkdTAuJovuYz/misCxgU
6U9SDAoh9eYlqkHJuHh+qJKC9o/r8GQ04YdHAxcd4pTii/ZMxknHMuB2oSTVdmVChtsWRcn92sze
qCWY91Xc6UtqPF+DjBb3GGqi2mjwlBwQyjJVzLIRRa6Ik6icrFNe1TtcDLKiB4088v0z9ulOgJ/8
cF3Gi5xIZv1mGR6QHk9FWqm4KDhwHtFQjGnIGxyRhPHhPY3DoN1FGBKW5vnDILzBtTpU7EJQNlQH
gsxZn8awY4zFqQa3/YnNu9HCeCsQknoE5YemVtlVvkpCCoLHOsB7mbfNsWC4sAF6uC9cl/4SynP0
Xq1/uFpms2lXHVEt4YK0MbObnkXa4frlpMULch4xIiU7K/q4xyaNpj+oOAllilOceO303uVNBdEI
znWhGR0D/QJs2t1R9/AXDevpy2w6AAhJ+Ojvhr0CzOaKOq7hobBxTA+JQyM8ce4DZGYPBaIMq+pV
rp0t+P5VYrgxvXihTdw77wUnZxJO/GlCyhN3Jl1UbzeYzLYvalSbV0DnQOl5yXg9jursdujsO0jb
WF7GVroYvlXqFXLLBGkQlDVJGWRf3ZL9w4KEdOicEJ3F8dyqLRsmriSuzAX4cxMbv4zhwz4CTTxZ
4sIu4QeyaZvT2vl2mzdx2CA2fT6KuPyWoWtXdupx1j+s0vJ/MA9nM2m57Fe3Oajp/A5jEvF1wCtJ
iSg+kAvG/W8e5NY0SDkwolzbpRlSZzOFm0pHagxKPh0qfmyyzp9LTfwzk/X9Qsgszs9Akism6M1x
I7F1PVzirqrhlcqlqJrRMC9DNpizzs7uOMndpRwwjKmgfJ3P4tWn67IHVdELYb4XURSv/HDmV2gL
OfqGkgIGw4KxsEAGFma5dyYARWuC+iq+cSgApwCEjzWuKnnX/fVZ+EzXOE1zbNDwJ2pA0Br4ogUN
3aQu8ZwTNAE=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_rd_logic is
  port (
    empty : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_rd_logic : entity is "rd_logic";
end fourier_bram_DFTStageWrapper_1_0_rd_logic;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
  signal rpntr_n_24 : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.fourier_bram_DFTStageWrapper_1_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      clk => clk,
      empty => empty,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => \gpregsm1.curr_fwft_state_reg[1]\(0),
      \out\ => p_2_out,
      ram_rd_en_i => ram_rd_en_i,
      rd_en => rd_en
    );
\grss.rsts\: entity work.fourier_bram_DFTStageWrapper_1_0_rd_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      \gmux.gm[1].gms.ms\ => rpntr_n_22,
      \gmux.gm[2].gms.ms\ => rpntr_n_23,
      \gmux.gm[3].gms.ms\ => rpntr_n_24,
      \gmux.gm[4].gms.ms\ => rpntr_n_25,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => \out\,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.fourier_bram_DFTStageWrapper_1_0_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(0) => Q(0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_22,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_23,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_24,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_25,
      \gc0.count_d1_reg[8]_0\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => \gmux.gm[3].gms.ms_0\(7 downto 0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_wr_logic : entity is "wr_logic";
end fourier_bram_DFTStageWrapper_1_0_wr_logic;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_wr_logic is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^ram_full_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ram_full_fb_i_reg(0) <= \^ram_full_fb_i_reg\(0);
\gwss.wsts\: entity work.fourier_bram_DFTStageWrapper_1_0_wr_status_flags_ss
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \out\,
      ram_full_fb_i_reg_0(0) => \^ram_full_fb_i_reg\(0),
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      wr_en => wr_en
    );
wpntr: entity work.fourier_bram_DFTStageWrapper_1_0_wr_bin_cntr
     port map (
      E(0) => \^ram_full_fb_i_reg\(0),
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_1\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      \gcc0.gc0.count_d1_reg[8]_2\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_1\(0),
      \gmux.gm[4].gms.ms_0\(0) => \gmux.gm[4].gms.ms_2\(0),
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
OiQdtWTtR9UcO9P1itIuuwRl/QoCGJL59kbpJjiIH0R99OzTaBleFbU+NNejUoe719ezG39EaF6C
JkelkZJrEg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
tfleOA5bEHRzyGZ1riApUseGRDF8C1zZETQ741VupG3H1r8eMsPvtNL8RVx5xP3cpYj8LXvKwLw5
0+FkmYCUB0nf19ebE4jV3pLqaaDpF6wA+Zh746oYvr13fHfYOjYKSPThx6QPXM5mV/5MBTR2MknE
Of/5cut58kXv4WQDH5k=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
M6POsiNEQZUn8XpTzMUCVGZB3e4ppfCgsG9hiDQGif/W3u0k4dytULI+lkZzjwHgQak4GLxA9w9X
+UREx0EDd+SxWtFp22m0gypzAghoXKW7P8opjx47NLYnHrDCY6w5HhrJLdY8cJkwcBOz4OXprbw+
caQwLjRjMb5sTYBoAyuK3zPnh6dpAbq0pWjtz3eyNudpI42NkcRssLb1Iqdb05+7l/AK33vRTHaw
XOllspFzaXdakF+38oN+8uq0beSkI5kXfqakCLCmwvmPi7wKl8k8LNEJY+47fDj8vix49HTWOZS8
9ljmlXJYCiJT2O5pIOrUP1VlAIm6pcCn3HWB5w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dqO2wykDkPguKpl12j3EgkbUb61bN6zLFf7dCzJVoYaYvtcFi6H8lLOOzyjGJ3qdIdffHQNPTuiG
ssXPqvDurIxX36GKTwAwQW3ldInzY/1TXQ+o3jsy4hMPzM3ffkNtoljIy/lhMbFhiwTFJb163fD+
4HTzhQTM1GXIvyBGNJaq8GQSAYJXW6kOtUbM81zG9f+sBv5twJU9Jn7Jo0yRFodQlCHyKUDtTdPp
1nZf/pVhQQADfjVNYSJeV0pKP5dJ+UdXnjRL477weKhAFIaa8xVeLTYMW+zPqUGpiFO3sfAObidt
or9GredwqDJCvRcqeQI6xM+dIuFbHr2Dfm68nA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WU4nsMZg4YtntAgV6QkvPFMxWj4dZrhqRFX/kJKqJN7TNkPXDNA7Rhqx1+/6uFwuSaI0AQrdxFXP
EVraYBkDO0RHDESoD4kwhhn8GN9o/NL3N139r3nkl/uXc1mgsluDRE/5xRkuEs1iqhdeReBjBBh8
nZAR8dpdZ8jyt+ArMP09QeO8SiHiHRaKjEhJj1pok7j24ZZjJYvbmJsepiHVEa/aBvCK3h3JK2Fk
A6kyTBcSUgAB5RxbX38w7XuR3X/tG5FaP2RdqxrwN86cSZgpDAs4Hqvh5h+F3Oe2i6NVVxBeRsu9
PpDzdIZDOqiKVW1xv8K1oGmvMF5aObJ2ctzmVA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FyB17WZbhJVBrhgthXdKrkqOlqvFFDagDfs3WivMvudkE/iPtXeE0qdpXYAwxYqNoWDs+ElK0mAO
2kolOuBbx0X98agvv5awOMlh4eRz02zql+1KckZ2kLYv8NccdLWfYupLFCW/JSgJoAncjrm9qrw+
UCKXIVlXucr5POaBUpY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
s3atYiAAjOvqgT9M5QG6BW4Pgy2gbkhbIa7BRi47fe15EzjIBPGwNinWEHGfCCH3/mBvgHwXQe5O
Vvj3hSf/mN4mHhJQVwCuMPhKJzTBztkeAjcRZaphRf66A0TNfWY+Xt2x17GEgNN331eisXF7v9C4
5ZUgJDe3v1TWAa8ZmTjbDhgfQXsPeZ4NuAcomX0zRSBCeuwXWUcDJR66TOhpbpdKVRa1oO4j7xpC
SqtGZEjqFbQ5kCXxI6375ZpmuyI1lmIA4tSGuRlC5HehcCC7zoasyR9u96M17hdwFJF6dOu8QR7L
J7FP8imei0wQr7KAis6WAmXyD6+ZwQApEKEcMA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/ECqdgK1aRbpQOlXGQoy3krey4O4db/SrLVHMtbeXHsPvCTEDVR5y69xcawiccldpwlWPX3w1dO
nl9y4ygN73phBLWDfKtxBMGle28dSAWTEz9s2ymkdmShkFSE7yN0cRjKCYlsgTdc+e+tKccWk6Y3
zobqiPCsqwfrMOywlx7Xx470KAJx0QrW+Bml0cg2kFXnAZeG2eH9fSZzk9yJMCVDPsmqkhzpk1UH
xPCXD3brEhIcsGKwix+V9ZoXXpW5N1Gl3RpnJYkrvVAd/HufEltMtlKeLo+r3+eOnnM/rqth8y8S
LYoPZfYC7d/ltecO+dW+CIGQi3ULvNmvU4G8dA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
3ZUkVZrlRqsU/T7CFpou30D1QEhCeGTN7R2JiXyLeMN/bH9JkkmxSlopVG7rDf24odbZ/vMO3YK2
rAdcPGvVvXdhteM3zuXIWIvtfkgtwyF+nyI6284Ggg0aNIiOAjBWXynSeirJvj1OG9XAL100V+pw
PyzIBtglaEBMnBtGcfseEshD8aDyzti3n5ETk+jeYbwK86vLqBrCYiBE55Z0qrIL7bIO+/xnyNK9
GwPixKCOFFR6qmYd0DMwH1/wz/4kIzilkybQSgqXa8HH06jwC6rGspwlMjm67dGTWIeV9MGbevMT
k9EFkSQ7IuBNV/fXYZWXJj6857+NqaJm/P8ccA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5152)
`protect data_block
kxI3PTP2jfdDFx4tv6XMZbfptfZpso+HwoxSH5i5Wz/gfdmXvqBMte8OIXBo8vP/xmkrvOZ5+CQz
cnQuZl5+Ba+csgcytojjq5Jcw8yTxuKf+BMQnkknBw3rYoWDn5JOlHOzJSj58+0jS5aSXFsim0Zn
5u+6+JKfCYrKtdcTud2WOn0ADNZZPuZjwWNGJKtyxgPOTptp/L1A6wXzbl/W3/ep+ChVovoO9rov
TPYI4txh3lByig6ljv7XF+Xe4WDUKjMSqOy2DV3zQTx1VrAjDvLn1GHqXRCdUAkiSsvrzqOHX6R2
FMY6cvg9xUq6pPB/N0o7m2UxNBObwLo5ZSb3IbNRlSdKHy/N0O7y+GIIEz4Oc7GQfdn+N6uBaarj
34cgqLMzEsDewXFBsRDAw9Doe/oNlEL1q1QeprX+20NgDyWBb4gAhOfvyyc+Rbxkzp+yqQZgpU4Z
bocwdp9K51EfjuMsnVL8JmnBrsmxVnM8EKcoRJsqhLJO8eF3xbsWanHpaAPdmrafj4VLC2/yk+sM
wXm2VH9jbYpaHw2YHUSRqdqVLd4GSGt44knmdolS66K8cg/gYiVUcbBmdr5ppZhMo0YHKPqqE2Dt
emE5K6n7mUdURlA8BdhWPdp5+7R7SHtQcCeuLtej+fFLiqAvcTp+EQtG+QEXOoReigYNzTcsSogg
3hFRgKkpMXyQ0839iDHMRflBu834chv76TQ5zme5Kr86Ssv3DWx6g8k3nv4QLOYoMAMqUQ/B8LnM
IiPJd+XVHWf1ViDTT8OUHtZUasSE/IxNwoU5+rUnpu8wlrU2gmrzkEQia4M06LrAdqLO+j8xvt26
lvDELs78GaLapYSGqDPgf4HOXhv0ihjpToHz2ggKh/twT1zb0d4qO14OQSN+0drot5QVuwvSTvWE
/+Np0JltzDqWDChO7slW6RJUy/tiXOnynua3lx72PEZRHVs8RGPG2DAUtUwZtPWGLRSppYiZ33zY
zJzejiMT/0auuu3Ti9M1J/MtEH5SCUIqYilSf0apNOY9wYt/4F340YxcGbKi94LMnm6wwt8383Lo
l4vdLfCz2B5n6/Q7xj2oFfk5izcGJR5s8v//HnAWQ5nJ24+dENrUfLO5P3Iv9wieOxAHY3Ot2fd9
ei+E71VSe6ESxo3fRbHUmp9+xQ14n0pCQDUEs1TpgQaaOlw+R6/BBIyLycDPmKikDDF34UOzfP3Q
DF9Hq3tBJWzX/PMLXsOq/SKSOFho0hqMit9oNENXFedRl/cKTK1LTVTVwXzw1s739OrM1nCh2it1
EnbCnDtfiGyNH6PI+GoxnSKkdE1Md2MdLzV/mX+iFfiHJvTLnmmKkqjz3s/ZvCSoTJwSzW7OacMU
ba0k1MhCLbR3SVTaUBxUkhS/gHWku/Hhoy2AeRT7LcfeNUy5ZHvH+894llfhLT7NYJ2NqHkz0oDm
8TDcet6vKVvdZsFipNCAcJQBqwRts6XsXTlJfuafL9WbfiDZ5FgPJLzxUDkE16Cj9Ml8jdyh/r1L
vNS9e7O+65cqTWSYhvC803lMfDOTdB6kJoc7pW+FAeqtLvPq8KNCtpVtQ12Ldige4P45cqnl6eI1
TOu0c5mE0R4rimLbjbwc7hyr80Z4Hb/U5kvjaRgHglJaAywrn9Uk9bNV29H/y3bWCf4S54hhFGnu
ouHm5BlP25H0Yto2KTnnG2VYqvH2sWT7wCWhzzveVsP6FqMQca/pylBerbCsxN68hXyplKyqTrnh
puqo2fCB3OA4eRRTHpznisl3l5ka/4xSxkWNxjmFOg8+h2G1QW4HTHH7MgqgdTdC7K2qesROQIyx
rf4O4I3mRJr2CWsxwnvy16Ertl89pxazNU1j6pYM5GL+9LjPJgvBL1wOYhC3vXSZgbyxe8z3+hlq
rJEdFc2Y3rUn4fpOCtlrl+SWKOSDDnFZo79Aoo3fhMwP+zV73JKCOrqaI9MwMJkW4fmbGxPv9Wcq
+9savXAtH38CILhJFAlBy7ppzDpLax9kV4YoBOhzRjpsZf/W4EpA6SpnLE2doLjfuBa1gewiD5ad
tyy+MW5xePBDAuw6ljLdx1N1ow0mxy1XOIiaBjMFfM2r2Qmh08tnpUr/WfpeqnynwHnO7JNMtV41
mDyO+GmzRAAuJZ4BhJhmenbirKvWAMLRPHeCP4fCIrqtVaBFZzFFrZU9GEaPyARIK2Aw+uCrhQut
E0Ux7bgFqxVphptVLvp3fLVfAKTAUImp8beN3DoYt7IH54FjN8vms8Eha6X+mAcu2oDQzfkZKX+A
qD2oFdqdlusIpTChl9EaW9MvdXlrTRC8WMB8QhQhP0aBTeF9xX7xQ5fWOo9oWkYCuAwatwY/2M+Y
PceXOSxQG2qqLK1OiVXieWUCUgD7A+mh8xkUbw0331zqUkU+MxHd3IHmu1T8e7WOGJacsnZlaJZE
MFvBy0RhNZfvCnrWVFCBuUSPFKDlH7DsNiAub0WJLPtlQKllDTlvK7AzrvytAqo+kJnhzBZO9xKY
Mcaa0thbdh7WoYbsttGFv8p7P9/tihNBzttqv2rBc/C29KZFe6dVg6EWjVeuGXZAmtwsIVEStLtJ
4qNLVZLNaGiCpjB0FYX8ROCzH6QDqLF+c+Z/w2PzyWD8H+0xolXakc9s8UQaDW1fSDeqbkJOkBHu
SK2FWZtJAx20B650Sg1a/pcybLevmgfW51p9FqO7u4IQl1gLijTs5casSl8LmmQceezwl/3ugoEB
rzIOC+xLfJ+gJyu0Ea/q2xwIld/yu/iPVCcRcIVZIVrVeIavE1Y4cSiorvX4qmjDOEVm4BIHcv7C
ZYdsQPiCPr9YMovYvH7yx5arbGYSsL3Ey03UaBVsM3qqcZMGGfAzShlbPPtuU3XEdqmIQjd3uY3m
q2y9/64t0IDowBMoU/LymfgiWrOG75NBG0j6GLgGS27SpP04d4P7nDmK3DseSYfJnnOkE1uFbUZS
rvl6GG1wXpslYqOoDP21+P567mPTKIm0TNN1Sx0/mxDC/b7qavCEHZvCi+FB35lgTZ68EfdU00dP
VPSuO8etmP01p+5+Nrmywl/1oqeQAoJWeie+ebapkymV3CfACdpJMS9O8tdRqR+2EFUak/qBjTYJ
oYwYhnJWpwnuf1SYWP2A8HMw55DrSI8+S/dOPvVZXArCZddslkSoDYArS8C2rUqmg15Gw4tHpoKK
al7b6CPJDigULbX9+n/yTYHKXBY1cEgfdKekhjz6VVgThLgXTzKqUT4cuC/gESG/ZT4Mjr0F6iHX
aMXk5BTZikvYRgfijsN7LpZxob7uMgACGv8LzllCZO5KqS/zCsYK01C0PIcD9v/A/DU45m+MIFU5
pOBd3QWIW17hg3e1O3vilK4MoupCueF/jBfY4akrHuaWcJdbVXDRllo977AbFp0w4nLLPY+Gxwk/
IwQB5VVKIbuyH0jJlZZZ2bmf/SjssRViMxWytdpU7n/lRmtDjPyOcaZQAn+2tahmE5YmwnrtB0oP
r1FEV9hEQpzknR5SE9pwgmKufCIupxVeiQB8wdS2rsrn/FtnOy5963My7vul64QZ2J8bEmB6um8u
og8ZaIp0QUW03nf2uy1L0TNVIvpfe98M3fclGdarvcDpY0ClkSEgp2XYIV3l/AxWH36EdebkfLq9
dHa2ZWDaEPZI/dlKs7X0+U/5OBpUKw3I13h/tdWJGtAZp+Lq5KUCXL++AWsCwP3B6zde5mJu4gvH
OHrsdY0w2RYF1YMazkAY/YtRN5w38AetunyqQQvNDW6mc0ZWTjQuaCfl3bunlqZmF+ylHzmm0Wq7
34kAWXDgR19d3qIFl6JdBvHgJcVfmP/GFGgJEYCr0sYMlYKhx97w40vc/o4cO1KkyfoE+BI+88pm
MvTabBBy/MAtri/5A8w4eiyPsGuiirJ5p0iAf1zl1w7/4cuT9ITJFhjhHHGLGbpdeac+nxdHe1o6
J6WgeiRLwhaa5mNFj+PgPUtVrR8ni/bKqu/J7e9OEArZ2tCWiIyuoxrjMHYxWuGCxh9cndYQ26O9
KX3CfvfvJZR6lj8UI9KhwTyU9xhQ1TO9RQZ4clUpZ8x8MAKhmpgkr9QDe5tFqKGfLex2dh6OG2MQ
xkuFFVHnmtyVV5VrCNeR7YKDnqbYqM7n3/RCCvtJrsG/PIcRG3D34+WnCMn8MCtXSu6zqeJ4LxAS
6Mp3uNk7CcWS9b8YVI0AuYK/8OWUSCHOiJzVjFqY7YGRBRdWwYuE1k8Bw/1M/JyNgblU9F2WWpgW
Y6zZippKLjXfpRKWJDbf9JybVoNgDWk1KJuejhozbvZ9pijA5hGLbePPE5uWTXZs97zZ7SjgCBmP
+3IDp2EhNC8Q7bPOckS625j+Eyq0hRr6YsKToiAQAxi11nyaz4qY8CA6pILjeOIYCQAnfG4pmkOL
YAJufYHJYsCbuXwXCrJ3udbSJ26dLz351f8YYmrpjxJ20UQ06i6j36rYLYOnHLe97WWG1kp6LHh2
9KF2NHt/zqMC2e5W5d/mNfNXFJG5CdZU+yTIfgpvE5CgqxcoNqH5X0JP8sb3KZMwjxpvKNOa0KJn
ooyXsQzS7JkzrvxrPzh2vhqByoVCzi3V/gsGPq6AbgiYMJ3AGDN22u9ETSM3VbuwygypD733Dscy
lRfZNTCXDC8/EBBkjfTk10Oy57NmE7n3P+JdRBy/b/qgh/FdiTBT3iW2pZ7ru6dHpRRGd4p28aLb
fUdjdvoG68qxkaQ4x4p3uySHUN/SDdzKd0VAROv9NXzLAH9O1MWdc5fC+HYBosQkanl6wURFGyKZ
yANe5Cejwx/E7ofjD47SXsupQE9E+Ohfs1UlhxR+HqEqfSE0QYbaD+UNCdabBkLK1utxpp7JgSsz
P0u7sCDRdv1lWkzoi0x4mypeur6pKCDzcN1yD2UWeG4i3OL9iEnrvfkA1vSAtlL7+EENoGG4zhfj
+kn1QTodQWdvDRQbn/XnJpbC/JtT+7w4VazInk3BhOyplpbn7p34EbJGndqIq1D9IHGJMgdMVToP
4O008XTN6tOZcPe9GjYoJKjdoA2YIbdZMZldlTK9l2sBSguaFwqaG0OwwZDEoN6+kcr/Bqsep+8J
DNzOq5F8Zm7aEskoQeh3QziFfDU3YugZaRkzSEEzvABefzuOGA47cSs6dgUe2zLfqaatntFxF9th
IYw3B0j+IQt4bidoa4kxcq7j8cHrWT9bzklm0w/wJmqvONQsemVMuHSOAeaPkKENsxG7j+zr/vLX
+pj0IPdw6kRMYa7G19beuz2fVqbHsE3IDcq3jkzJa24R0uLlg4fFS1Ye+qKlLOByr+HMX7mgPk2O
O/z35esk+O6igwlc3j/S+nQ6mRYTCabER+tvUCu56MPjlOQZ4VA2wL12Hsv7rSNwL8C2c1IEVNv8
s0RwAa4dIQ9a/kiwe0djEWuaGPV2NpaglhS6CPIbPDHs1EfZRvuZV/N99pKbQ+wLyltv6h5hyxup
R1hTzdX0SqlDuqjYpLGgkpfCaKUkazmy7ymXYt5nAcOCCCXfuyxgM3LK30f1UKDW9aWE7Oz8dAPV
T1BqvHn2MwNBqZO0rGnZbURVUksUK2F7KCg+DM1D/ANuuaJjJ6O5iam2ShLXks1MNExcRlyxc+Fh
Eb3+W6pmGCa3HFXsCCVOfr8OThQtqNFFwOmBokDNNW9uPqmHWnfi7KzJsDFnx5RoY/tsgsFeAKGT
u+D1gEOWQGj60Wmxlvp1bzspBWIPgpfZqsdAveqVj4LWD4NQQ7gXL1xiBZRFX5USXFJl4Kwfz7JL
eunXcVvt9pxNG4s1nQ2Utu9gxittXFBWClykmhpqRXedjsIRdhIHl1noU1mpAqSOSrp4TkicaU0c
ft9tJwiWP2MocpyT8TBToMwHxCiLAZKd6sGUqWYtkuEGsCDZIe0Vnb4SJWnPxi6chyz+GxxxBruL
DX9N+WiRncQzEfoX3XBC98XHqXjWTO9zObOmMz8zhy1it0Gd5vr6q5/AMe1/T2M9krFvrJol+L56
KjsNFJdcu/++APenzx1upmYU/nIXpIN3IxuBeOPO2a18WP9d/lap/nR/3/lc/l9iUyhDmZClvwx4
6bQR3rUrdc3do7HZ3Mf7wV8iiQM9OYRDKqZXVJqBF8U7zguTjrdZzcL5zaKAQSY0i+laVPtPFctV
7a/92Hmp2O95VbWkhLGZBVpSx7kAVNApFTgxmtGcMKb4kqOMxGNW1+NHkLY3in8e4tkAqdedN6fC
BHj54w0ZR2yLqMM+KBNZwaG1ObsbTC6cjpw4khtjdjcBlkDKS74+CE5Y8CrnAAeM9OlhHt+Z+azo
IBxP3eJJbIRGmt9kGJieklLqAiODZj9JELo8ZJA0UccMukoz9gEDHhFR2p4DSx8qufXk03Dh82DJ
l7jPeVk9XNstXgxk77REdEcJBlSx31voiGYrw19LVqagDdSA4oD2qGgwEuaW9FDlq5jNeHhqcjv4
WS+QVpMYTcqoGKeMfJF+uZ28GMhznhPykPnfNkMGEhKEtbGqbDhhhm3rQDaVFSWaoz9bN2jHMBxs
Bo5pA+Ui4xV6dTGakchBSR8Xu2dQAxhYDRiVdd88AfYz453Czd7wb3IdR8ui2vLJ1r4CeDnSzZ63
fR8MOmgvA9d8B61d2Cly42HmSB7VWujFmwTfK4X7UiwauCtQw6vMwxxAlci7s7MrVIQ9EK0eV/RV
jlymdoezCrN2G34yukSxeOzMJ5vC3VNJ0WvGNO4e12g5rJDKsaGNLqiHpQak8pUIX33vSmExZIR9
EwSsjC9bqayi7T+8QKt5HEl2t8/sKrsYDpD/FVkVgqwRojcj8gtl0Y0ckOHU0HBIm2f76XfrJ2UT
tduS9Xq0ESycDvwLVQSZjJd9OQqroQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
dPt5E4AieGCEt/K66u1/rHhPwZDIYuKJwNBuR3AyvXP3DLERa8PZqI33iFD5YJ9K/pk84GsX6gXR
MC76HtZRQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ipv6ffnwFF7w6Ljnhr7VoRPZgB1xYGVDBO+TeyA+ahu9o3WI4B6MbZL7+nv2IMUuMck+p/96Vm2S
2AlMDXC4nTIaPKSBgF9dXv+35lhtJCWo4bWiW8wYuCs9hpcTZ5QrDse1NwpDrsU1BdGGANPzkO/m
NZcFX3LChIZ7REQB07E=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UZUgdCuw/Ac1ONRQBUfK5aNtN1l1cOReTrgn2gb4ILBz0ZwK5khLM9TWNLMXkoMo7N7PTJ8qzO1k
t50c0i5imhdgTF1vLgLjhrJyhVV36LJbQMbHnsVPNdfrxDUcaUyM4wnvK6amvgGTvU3jGiq3Vw1b
ftPQEstmyIqMvIoyTDwpS5g78tGtVvAxw/I1Du998pj+WRr6NPmYQyZPIzjYyMnEtQCmZd845S+l
jRux0/v8Nl7jeiQFBa5x1XY1pPSUVSaOqNHH5i2VyB4fQGhununoLlUTP8GCP6eExGXfePBOQxsN
5yUsIKgx40ND3sb317vZbUn/6KPB9Jp9AmevmQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
itAx4PFdHKd1pmYBAUAeYLzpD2P3lq3ovIMewnbIZEMg4IhZggNF6oYRG0yDOH3jUWBXfp0UCUlQ
TjLuruS+58ta9malWIYG1Vp2JR7IDWwT+zqneaXOYhFidduDVHGoVSS0s5LW6JITUQB1VxOfbdzG
2Nak8LjI/GUlGwcxphtXykrL89CimAoCE6rE72zVZ0ljifKC+6j9c2d2GMFMUUxIkCion2/IMeT+
LYa6L9Ccs4b2iLDyFdRni+iaXjKg4y7dD7JJ2aKy65TA1KF06xjDS2FxRC20TC1c9JRa9bgaEHWM
oRHZBvkX8S1Wc0DMZS99iNKpcOGPgtcJRLeMTg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hMRQn17JrfkggLuUDBtw0SSucCOYDsiTT49JuhzF7AXT7ldqRnzU79S6QcX2P5xPeSQD1OLrxCMl
P4qRH5kCvfUjpu3u4hQjUZWcXU3Uc8dGpFXYujAE4p5/nCUgMFdnPeqqYENSvOg+CFHRWsucjcRH
dwVo6kCKsn1+vVadQbUqYothaDoMdqKpIfERwVTbk3zbmdnBuq1keVYYsTRE7FewU5+yj0tSQoTG
hXBr3oTfE+RB1x1X5A59k+Lil/UU0AWYuGRJQD6qgv+JatF4ch12k+jUCQWDuKE6qAv2P7aHp5Ai
evj0iRNJXk7I28xo7R+4IIoLSrtcMXVN2rrkdQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oeVfoBxMjOQlLHahMvbBt9pCmBLpFy87hhFGDJKOlXQpdYbWDCKubxm3l5LJe578FTxJNOLt+DM/
Twrcb4yTwW5J1Ps58huSXu5X2oHCMw5H9jY/GNpPPjViet4YtuG23G+dS3SoW7WoOCiC5XH7F5H+
T8m6V5PyUqGIFLFRr0A=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JygHOAa03zUR1c70sqKmG58tH0oRsKYKnGmP6aNoXz1lyVhXSQACXpOn1c55aV5MmzZUVQBCWZyn
3HUdFXCgloQcywkYOpiV6acnlDrNNZjnJGQkLOmPm4ZmNPxuVGPIZZQtHoT5QUkjbdwDBDPy4jiE
CskQPt97etE7I4zl5d/nG7dX1I4SxKvdHZZChBS/+l85X40Jk3TmO6YAkGszEdNetanqnZZjv209
n8+16TD3e6CyjDT4Oe/Fd9L7vnNhJXfNzkL2tyAsZMCX4E6PjOSMH8NwNuLAasN03HaDJoiPsrvt
3MctCKl3EYFQBnT3ZCKP2+uLu/zRfBsJzwLu8Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T3mfmB0BMLizc13WPmEPJU3IjwFEd7aEkTfOHI/lBXfXs+M8jrrcGrKTZDGNGuKQuM2e7/p4PzEU
zC1Bpd9e6fOoaVizS4r48R4RZxYptS5fZj40SjbVYntI8qsVcrtBbNjVO5Lb7BxR7B/Gp04/QVWY
Q/KM2Xs2xDr7no247GpWqq6JKLMFRwtWawug3kZHAVBUqa/hMD+ic05/hPXYhzmPcPWL7RHLK3tz
T9S8j42vouucxG7VDAC98DPicXqe4RjYLele6FYlh0MpFKUAkZLMdR1sWqvrCIqEbV0LgPEP0Miy
WZAvXo8CZ+ZMlDVC7/rU5plvB5z4Ven2m5AsAg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzi2MDOI+8L9hxuDTmJRL6G3nxNsH0MDsAUAUysY3I2ixsFs2dD/ckNbQVJCouC3RlDwn6RH9yfV
xY9J5lf6rWFdGKxDK4ktR+HLH0LMjFuDRpJBqfuWVdjrledg+YnwnkQaiJx+vqZ8DXMlgFssvANQ
Bf49FLQOrHYw/iXZCNP7hXPJlO2V1TPfXo+RZ+lqJcBjqdp9KUTkG74tiV0BoXL1fowLllVgD/az
S59ZyW3fnNUvXfvfduODAbhOqZHyeUmjEdherDpR0GQCMiH2NmshgBepoxDOB5t58x3u/B4mCQq5
QR6O6hCNUKWedo0OdMFgd/O4DqOlUUQxMryg8w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4832)
`protect data_block
d3wkb/NQ2GaLDvXaS4t++E10AlAIpv81WxEFE+PxQCm/gqhe+4FRPpHE9HmuUqqNlago1wM/06pU
vqv5Ifgxwcnj/O0K8JZENjZWgn6A1vhDnF3i91O9hiZDUKCTzjQYV532ea1RV78BgVFO0qmFephX
3vgmN9hFvTJdk06wnyL1EBS8nJnC6TSktqQKO2al2whYbfMDwMDHVHayNVBV5F9DaUJStlXx1289
hIEVkO1s0KkRyLpF9BndcZXk4ptHwLNfEy8PfX6zm7rYe7PUcGPXyLV5nqMuPS/0JyKJxHTfXsCR
zFlzWQ6Oc43EYk5KkyEypldD8XZI43lV4ht5DKnjZpOzFCNpN3v4FvfR0izZeAxOfai6ipRrHvsQ
kIubymR8zcNwqpKmxzi/ZhvgpwYOILtvY5HWYKDLSVaLugdMdJO1RwX+6SxkNHKEM7stj/mAsb+l
gc6bJV2yzT+e71C3rNDzHOjgBOF68WOkKPYwc0jax1UI+NbWbe83m6AnkytZw+285ho+U3Zaaj13
SXEExGlkAZ3bwDL5qC9zgezFJ0S7C74X5TYTd7eUSdCD3LE4bZ5V2/P8YBvDujLuG3n1gGeu/de6
iOMoYhDg33w3GM75nSGHQ/SwGme7MqrztJjhJ7gqFV3WGEe+mjddtaLN7q180bsfxThoAkefYUl8
UpXTO8iJ+PU9D2vwNu16J4iFMMzWsJjtHIaGQLD7BqBlO3yHXL/VCmtHbeOAH4z2LRdBqzar8Kp+
xMrDY7kbBedxQw4c8W7RXZ5URbqjVmlcvboVTSxCCJ6sjeGSdNlxoyLszXNaiQkQ1WQJ68p/JjGV
c9yArsQZHDsh1V2Ks69YbcJTLT9Goa/EEAXNcH2xpNqZqtqcgr/UxZ8R/5z2Ye7yPM9LLIUz83tS
oXqw4QdJ1wfNiXcEng/RDgV0GLezR5dBx3YhqBgXtuqZuLUd3IvYKExIXuf4OSWVdNFzLsrCAPIv
wcHbh6M35ENTmhKATiKFAUoc0PTV/hCFAy4Z2d57QrDmTAOaH+9wdt4PH1J5ypvFBPam26XC0F9e
YWwktaEkhu9228vVcCCwdqrlgWB7nwsmd891ru/J+cybJhOvo10zPwcz8lG9re3IhgT9VydvPw7p
qygdz3+N7bVlUoqI+h6aKN7FalEGp/GudlSz0q0I+kKqoqJg/1/2IqphMUIS6W74WTCokIZJVgZn
hI9zdf5yPN4lSDdJKDVmtvBRgwPRjRvjIUx5i0pupZp57s+Z+iZtqXjGasoATjLLL/SngWN0eN5P
tPud3ZLDFbnWOmfSmbUd7tajpLcqGVo8OuW7TAy4Yu5lK8aZSPia2MZCxRQbkU5hoiwvCcgH9/qY
D9LPO2f4kjn9lXyKfyIZbieMfocYdI+ZAAVveleToYMslljXzH56rB+TTA18LTLiVkjb3P5x8yRp
k2sbi84H/R7RMuYsttRQLq8vdw2yllolpTO+vPWt2IXoVrB0zOB8LZt3rJL4W7ReUmjy5lGHY2nN
yh2YBqxPN2PqvVAGsztxGaHJ6Ip9Wn/JXyT62ZDeo0BKxSC12Qwanp2Z0erVXTXsA00S972CT7Gd
8rp3QWIvtwjq/ZvV/XRkJmh66Yk/CywWgnpdjL9Tckhthgx7h7MU3vWuJmrJ2IhaVkirsxGEyXbT
ZbWBxNINACstH9Z/qbfbLXqqgLywDmkYRhzd0af1B4sz6AiBS/QDlCfT3X7Xhob3FmZapJiGs8CO
G/uwNI3/pK/Ta0O4uaEYPJ+l3btKNi/dUhJvVkwRZ5aDnfYExEYFfm5yxN+7gEHu9kRZcH1Xbe73
/Ioupno+tUDgVgxZ50K9yUDPyno8YJ1VFyndBepEWIXFTVQnWaoiNrQfFkoynMzQIXBLW9crTYY1
otVqRrwLQci7FD97bGJxm11vHQXh2HjFM8MQ+Z9uHmi7rlV1duPPtqrqRNI3JkTBMGsmqHMPSiJs
rhp8iQD9LxvxzpBH7rDrPUIsC9H0BtfYoduMQv10LuKXq378I05QskiHV7YcohOI8NBJ5UvNk4C8
EcfhzH9QQ0TfQA7i/fTqBevuR6kBOIN4+gGAmojqUyQEg1Y/cdJaOKf2nZm8VQyZ1p34RLUjhoPc
Ol1pEN4axXtS7/XcHrJXWmeJW+s4Y9ye+o75VOSFtidK/02IV+ksLIeUpVdmw0JSGkxKbE/Kz3jd
ueWTQG4CuqDFe1GP8jN2dQhoz775ETQN5L+aKyera36l91x1G5zeh0iR2KnppWBpBcxDNq7Y+IS9
lCeiLs+FUDnW/uTZ3asof5SM3I4eF6P5SF+I1FVFo5OfWbPOJ+3f9n1kkPw1G9MqapXBZEItI/rd
609mJJSPlIb83YXLLSaxcoG39JfHxvF9XK2HdbGCl1J4ikPtJZ6i0JcEfY/ZXz9AZE6nTIxxtJAW
WcRgv5O+yfyM0lkX4yUcU2VwOLEJKDoI7fOSzMGz9ovqf/PEHI2/QhLXxTWJTGtX6xlEqQay/IG2
YpdEUwoTXHmxqqUJ6ZSd/6J9Eez4zqBBV2EXh3hFsLf8gtulkbps6rXdT3A9soq7XpOfJigj2OwX
rIpWiMTCEu0rynLP909eSDS8EmLCZtgrwDEwCAdE3re0roMIC0JgBXP3qk0yimcwD/Ewuc8S7tld
sU0r7A6oOUDi+o5y47GA7lYRcpI45qU2YTX/bMI8XSpdA4/I94Rdb0viVwTBkhvw0tD/PXEHi2LL
56G77jayF2PrnJZcgjo5K6KPFxZ1D9gvIxlzaSBSUaX2myTmWCdPXvlL7FdQVoXd8Ua0A8JR4B88
Qk3mk57b1fwAGhPlcXwGjthxRKZa0v8HU7NPqKP5GZjd1TzVoPYJ/IABz4N3+PHVvN7gDWaYi+dA
6ucX7rQtCihahQDGwvQIZqKVGkhAzgU64ZmI05Jy8lNP1bN6wPVSqDUNRHSW0DDGBCaXdWu67tNz
rSKSJ4HfvmoEITC79nbphMqszokXYS6Kf1oR/VPTc86ZqvOazO6N8BTVDqsP4Prg+C5YfyZwvhGR
TjL/U3phm0khDrtAvHxcgu3FdcRyEiLTFXRD/rQpX0CNfVfp+m0atHrGyUoufp9bva+WAXmCDNS6
XPOyVRU+q1b/2CGdHCjyt2KDJNBQNlwLIj3ifjdac9JaD8Y9IZXle2o2CbNOF4z3SjBWNAZI209q
pa/1vKcOJ8p3PhqZceEaJWTVkPKxf6zFN38YDHjX+XOXJroWhvNgvje/9Hkx5JylfJH4adE0X0qW
2sSW8zpM7DTR4pWO+nI3yXlkmNrNNyOf1L0vt9hdAAdfzysACqBxiJrTfJowkm/cv1n9SvkcEM7T
ENzBIviIBU5p72DzNB3S6El3Dt7wJl48LfRvLdxuNGfIZi/D5NHIm1vDyEsRVgi/22W1paQMIgj1
Y6t+97NmuLZQ7HRCYd8J47FtVWMN6MPxRbqfE/08caWZDfWrGX7bhzxeNk8yRn0B/08y2GJe4N1d
YyP04eDqwfETKOC6uRZU/2O0lDKpDItJ11qE6WEgkV+U6gb2as1KOMXLtA1kQgnUJq2U0jj4Hll9
tptyuVjc8nb/0Zp1D+6+JZsEd/rvRQr0s6/x8Mxp7jmUaN16g8h7C/90DFKnzAgBYS8VVaFyiAr9
ePkX9q5eThnDsBaJZm53z9Q3y8y4plNxm3H4zuGELSdBPMNUEVFZU4vi/qxTUQUssCRI6rIGFnzo
A+ytt4TXVvCo4T4ki+eBTQ1EuIOD7nu3Zf2gPryMnKYTOKOGusnHz36ZYhGNvGRbfCwvcHaqZ0im
9zhaQRWpows/BDPXXTDdt9GuZZ96vLzsQgR7LrvI0aaZGKdeP9A0fyLgFDz5a34X0yEL+r7swrYE
OGn46ZwdM730i2+CKR659Jn8UV7SJIElIK6Fh6/uhBBm55kzbVkdc1rhO4SHPRuH0+zpTt36aD+z
ThoF65SFQbu5SPXVfU+QUy5u1glx8X5DV36WwzTlMWvncVQWMWVgT6yFQG71kqhq7ylNYF+jgQcT
k9SQRB7rJnajBA+0xwCIL+ABH5+YTe9tP+7Bw+Nzunc3tPHZDr7s2cOMsvwbReOycqNrhan/6o8c
kjCU87/EyzK5XvWwOIYqEfLetTMDZX8s+YfO/r7Qb9w8h8GAYUC3FGlTy3urQgEE7dZHLFgpQDlL
T1R0k4r9MB9irfiKkfuhoxd7KKH7LBocLfq9x3iMbiHK4KYxOEvIL5gLl7Sn4wak3BTUCitVPkkO
oj2PxOK9/GYPE5aZYeMcnBLmX9WnUV+DwhJKTeiXFEnZFTzGqFz/JlIUjkhHb+aXPJvUf3MlXWIK
KYfg9a6Nb2BcRgBi9Z/Pg/qccwtomjZNn13nmucV++VA2ThG0RrldsNSX84UCxOyQLMfxDXtTIxH
8pZamBc8foANwSi0YfkTMYc++LhNgg9IJmOhR0GAAHOODFJQUmEmu8ZvUuvmSQxqH0bcOgRKzDXv
PegfQjenLrr2144Q195l7wH7KdmBTDeo3/Gemzq+9fR0WvnNiO2q4Nh/6aIQfWNiBImXjARMcqbq
ozzE6L23cADxR6QfuGaSyntEZw9AQ+R3D+UXpWsTod7ZzZ6a/Ki4Sy7Ik+amQrFJSScOyEFemJI5
mSbHI+fj0vYJGg0JntydNl80DkeqBc1TpOyDiQ3t04LWOYCeJf9MUd8cPDxgX2AKWJEGvO9a3GeK
8fSbZZePe0WhJ0UwuxsXQE64MLuFvkzbWo9J19jypKnPssn6qLiOLXn07vyY4L8bwxqb+Siutxwq
KbLy6xymftGJi9NXgUrVO/w/93DA6nJDrlxxqunvYUYmCyVOx4ssHKVdPxNka5WO1Xxixe1SCj6b
K0Z5cQhZD80L9HNC3MXn/SjJq1hLL0tiJUbgkwnIFw0igvfOu77Iq+ysan5NOPMzVlUNxZhMHCE0
ijfqzgrZC88B161u1J+xZRWSvpwZTHrHbdlpQfK6MzEJBQ7lZOK7blv9Fljs4r9TznIC7wjUhblf
nJ3yhEj37U3mKKSOppJyHxEJ7tXCI01CpXjTUj0VSKNfNO47wchQK6WoG5meo5GDeWWkoAS5dxA7
xWn8mEIs1NMpCl5TuXQ9h78WbiaTPDirIsQnslDIXm2yavCfNOVQWr2zDDEPga8NEwKtRJNZuikZ
zwpR6CaRmUNldj4PUVBqm8e6N4wEWY0NOTqJPkZlJg5YDjukK6cNFudVNj6fRfYaxPUuzsqUMOjF
c9kuQaYGTLBMotIVm7tATzL2wclpVLLMv/wBoxGM27LtujDjy0ElDbRZ22YBhe3LDyAhd0sWUAA5
02pXi34BQYY7NQqWrJl9of+bKwqs8656LaKGOLhW4Simt7+l1s1tc142Erx6j7um5Hw3BMWbxETh
I2g1Ny7Dibv5SJWKFCSZ+X49jo1yNn77OPm42AtKISEGQA5Xn1+xXGl65O0kbw0kFKMSWpoIvfan
ICLuPyxtKzlUxTuAqL33hZGXBTjKNb7bAZL5XnC76t2zHaFPazg/PsD2XQ3c2mquWYLWOH4C+49A
w5zLxcRUDGfwD0m9sgXqXb4LNdu69Qn0RrZzoOtvF+IP52Vqp3uV53fxlTWCBUUHYinlaub9TbBi
j1oPR3hJ19tpMOtP0DcAEhtAiysSXxFs4LpJR8qynVHdv0ayNlIhKwUwbzmKBlGXsVWaTOSZGGTd
wtTi8gK6cHdQQ5QX5a8m3Xtv+XxCsFmidLc7uMEdIbsLFqsbVBP8NaENx09jKIE7HIM3oUykPhW9
sey/CjOXVTsfNsJQrZul/clvlFgMBoZLh6jUFdMQgNOYxRG/EnaFOPv6yqbZ9g1QcHvIqtoez5hO
vLbs6yWAMJT0ICUk4YZ9A4V74TFQIbR6IPPzbQJWHsl3zok1eAUZkonDLdPFgnd9MauAHUHZpRKf
JdG4u2ADQ0pQcSOZkmJfZjELKtpv0wCqVprbW6sxvUQVL+MtfLfgil/3Ttmqop98bFujnw0zBOt2
y4SlwtRO+pbzdrD23fKBZuyj3TEnyhaKjeEfVvnm8CMUF43y3jXGN++mPOkyzngkUhpabpM1wSpi
90m211h4RyxWItkGOf57w0KqMceNugDPbL+Qpo0THp5Xxj3qgxrMgxODSxB7LnNvDeH+4h2eN6Qe
KRskkHNioPU3XKnP/P4eVr4u1Q4F7ASnZDn/Llk2gCdtk6d2/xuakbIKbkgBldS5GkvnNL23r3MU
f5EmEux7iWTDM0h4aRYq2WPIRh7A1TNdCLEf0AcOR3YwJxxItvO7SoqD2b8WaGSBYDf1ADvE6qhf
+xOnFD8KJd+7vVF9NFBsZrhDJXPqTO/60yisMwEoohUHwYeNHhqWeHT69QYlwGU3/7ffI21be5M9
K6u5ooCltIl392XNzUHmFlRhODf432XuxP227ol93dtRnWDkfD1AfWC51vc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clka : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_2_synth";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized0\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_2_synth";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_2_synth";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_top__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
dPt5E4AieGCEt/K66u1/rHhPwZDIYuKJwNBuR3AyvXP3DLERa8PZqI33iFD5YJ9K/pk84GsX6gXR
MC76HtZRQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ipv6ffnwFF7w6Ljnhr7VoRPZgB1xYGVDBO+TeyA+ahu9o3WI4B6MbZL7+nv2IMUuMck+p/96Vm2S
2AlMDXC4nTIaPKSBgF9dXv+35lhtJCWo4bWiW8wYuCs9hpcTZ5QrDse1NwpDrsU1BdGGANPzkO/m
NZcFX3LChIZ7REQB07E=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UZUgdCuw/Ac1ONRQBUfK5aNtN1l1cOReTrgn2gb4ILBz0ZwK5khLM9TWNLMXkoMo7N7PTJ8qzO1k
t50c0i5imhdgTF1vLgLjhrJyhVV36LJbQMbHnsVPNdfrxDUcaUyM4wnvK6amvgGTvU3jGiq3Vw1b
ftPQEstmyIqMvIoyTDwpS5g78tGtVvAxw/I1Du998pj+WRr6NPmYQyZPIzjYyMnEtQCmZd845S+l
jRux0/v8Nl7jeiQFBa5x1XY1pPSUVSaOqNHH5i2VyB4fQGhununoLlUTP8GCP6eExGXfePBOQxsN
5yUsIKgx40ND3sb317vZbUn/6KPB9Jp9AmevmQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
itAx4PFdHKd1pmYBAUAeYLzpD2P3lq3ovIMewnbIZEMg4IhZggNF6oYRG0yDOH3jUWBXfp0UCUlQ
TjLuruS+58ta9malWIYG1Vp2JR7IDWwT+zqneaXOYhFidduDVHGoVSS0s5LW6JITUQB1VxOfbdzG
2Nak8LjI/GUlGwcxphtXykrL89CimAoCE6rE72zVZ0ljifKC+6j9c2d2GMFMUUxIkCion2/IMeT+
LYa6L9Ccs4b2iLDyFdRni+iaXjKg4y7dD7JJ2aKy65TA1KF06xjDS2FxRC20TC1c9JRa9bgaEHWM
oRHZBvkX8S1Wc0DMZS99iNKpcOGPgtcJRLeMTg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hMRQn17JrfkggLuUDBtw0SSucCOYDsiTT49JuhzF7AXT7ldqRnzU79S6QcX2P5xPeSQD1OLrxCMl
P4qRH5kCvfUjpu3u4hQjUZWcXU3Uc8dGpFXYujAE4p5/nCUgMFdnPeqqYENSvOg+CFHRWsucjcRH
dwVo6kCKsn1+vVadQbUqYothaDoMdqKpIfERwVTbk3zbmdnBuq1keVYYsTRE7FewU5+yj0tSQoTG
hXBr3oTfE+RB1x1X5A59k+Lil/UU0AWYuGRJQD6qgv+JatF4ch12k+jUCQWDuKE6qAv2P7aHp5Ai
evj0iRNJXk7I28xo7R+4IIoLSrtcMXVN2rrkdQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oeVfoBxMjOQlLHahMvbBt9pCmBLpFy87hhFGDJKOlXQpdYbWDCKubxm3l5LJe578FTxJNOLt+DM/
Twrcb4yTwW5J1Ps58huSXu5X2oHCMw5H9jY/GNpPPjViet4YtuG23G+dS3SoW7WoOCiC5XH7F5H+
T8m6V5PyUqGIFLFRr0A=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JygHOAa03zUR1c70sqKmG58tH0oRsKYKnGmP6aNoXz1lyVhXSQACXpOn1c55aV5MmzZUVQBCWZyn
3HUdFXCgloQcywkYOpiV6acnlDrNNZjnJGQkLOmPm4ZmNPxuVGPIZZQtHoT5QUkjbdwDBDPy4jiE
CskQPt97etE7I4zl5d/nG7dX1I4SxKvdHZZChBS/+l85X40Jk3TmO6YAkGszEdNetanqnZZjv209
n8+16TD3e6CyjDT4Oe/Fd9L7vnNhJXfNzkL2tyAsZMCX4E6PjOSMH8NwNuLAasN03HaDJoiPsrvt
3MctCKl3EYFQBnT3ZCKP2+uLu/zRfBsJzwLu8Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eTAraxoHpHCqkqGvASeOygkVwTSGX///g1FP0ZJJrGm2Z96i1CMYFUGB0jiJs0XSCiXuek/f6UZO
E5NkXEet5k1874rNDBjcmI4rJgahZYSP9EI2Y7n+8euiHpHMdvdCTh9E1kDw/TFsKFHaSr+Hulu6
FDQ+E/SNiQ4MWlP8Wa3JqPLIk0AniLlTJyei0tV9geC+2rsInECjO/z8CZHezouOPwUJuH2S6bZT
FVOvwvRIquJGaPtSWYDOHvjFxXedeBsX+EeIABV5XNdr6WtmtCz4uCxcwMfSeczsd3Q2WjCQNSpa
r9NKKhGR5bXSqJQRaplH5OusyEpm5v0OdVMZ3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rJwpzce7ZklN+3MoW9RwA9xv/SlIsJGeu2ICbu7mPdXrdScaS5jw1g6ZuBC2SAALs0ds6VYMMk72
/RMrGNKtoIKWcTJ6SupFmjiQkRYOZ5P0MdOQvG5AEyWRYGOqqFfL3Zg8kazdl0O+5DFMXeVye7Lr
lUpRkHEP8tp867vyQ8Be7TNBvoWe8R+O8PD0NCDvReI+NcB+aBAHNyVVBUiQHW6yAFgxs+w3jQvf
SOHJ+uwGuOYQUH/bk+45Of4XnySqk9f7dyhlAI8n+AZlHFvw81IPBozed2FtVv7KTSghD8pUhE6F
GysRZZC+AAnKvIMgxBRG5bZpsez0Z8uxQCNPow==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15488)
`protect data_block
d3wkb/NQ2GaLDvXaS4t++E10AlAIpv81WxEFE+PxQCm/gqhe+4FRPpHE9HmuUqqNlago1wM/06pU
vqv5Ifgxwcnj/O0K8JZENjZWgn6A1vhDnF3i91O9hiZDUKCTzjQYV532ea1RV78BgVFO0qmFephX
3vgmN9hFvTJdk06wnyIOOV95mx9XyABO6AxsnqwYPlAPe2hNkQSzf2AlgueXrFcHYFnWUjumQne5
WbNnopImsC5q8JoZV6QIPxECWiiKiA9LSgbMVkJkaNvuRYsGDXbFASQpFt3VX8MbkAOH+wGEelnd
9regZOGwksLfdRDKM6TtEkvScThaj6jTblgqVKz2BNhz3scGKjbEATSSemCTMISrYvXLCC4LlG7P
Q6NaRGEt6XOe3ajYl56xmaH1DR4hygIDJRAM93n21kvTtvh6fgUP/hoWoNw4lzLS7fi9RKqPSscf
tEIzfzR6NI4X3lRMnoHZpnRUhdmicjzeGQobH3xwIuHTohVtjSESQFvMrAz4N89o6mB1xGSZNa6L
O432dF9zvr1O1Q3Iul8sa1eVhbp61x4EwdpK/mGtCXSSyMy6as5NcUDXZcDSwcpbqEKyfSzfjse0
4dKHQByM9rSeAoOaWiCXvdgaLuscRoC+0SbqNFmb2uHGvQF3sTa2n2de133Oc0lgMhw2sWssvCWN
vZHWHHeaOYXZOTZmwRnwOp2F6P/6JvX4ytWwWZfsPfSr0pGPxPoSu1OzlvHgkWxQDxC513tZMADw
JtXYAWzPeoT641+Quz59/+Qhgttl+gJ2GLGZ/3TiySTjBQJhnf6pYVwHjmUQHzfWVUNKea73U0z+
Epy5Q69zEgILEZsX1cEBV1ah99/8YzPULhhUXYFvFtZYUDxC6MBbNR/lFZ/ofYNB3cLU1VO6WJcy
d+8n0HCTzUgEAxJxeZwx1x4WfH/6ULBEzHYkHOB/yo+VS52M2Oav4HW6Q7Pe8CiZ5muayVOvFksd
XxC5TdaR7h1wOKqqZ+N0dOJFSpzNfa5k3ryFr5JKMS6WhIkIVEfwpDyuLS8c/nom6EyPn6fb4d3t
v9Wk7p4PcSlnI47tK/mltqwhKWnrYRRkcGTqcrDY5gf2rKVJA5VWhpFQ5D2vD04GUKSUxUnGJ4gG
SarU9GAJLVjbOQxzsSsp7jD+6+3Dx3MQUhfToKrvfS/TD81WgyKVY6r6PJZ5smyzXm8iBtcrR6Au
Tilk428bf5BJEHCTCicZIlnkejRO/am2rEpmbsdnjnqUdgpUnNOJMU4u6FbMraf3CDNNRmfARTzT
d21O5+2KKGjfiXSErMgjIsHeGggBcIujrdQ1gAQ2JwXzfM81TGPX9oXP7IRHo2nL2iNf52fqFuOr
LvnGx+AyV0kRUbvmj3jAIkTAgbBTCoa+mrI8s/4bIuNpl1MS285KMYAbw6KNLEmeGYmn+211nZdT
VOXE7xha6AaX9JL9Ld/gIrHVKWql7M/XxhdtrGXGzqb3/olcN8oYUTbn51NNIPfKb1TVG1QEigoJ
Hkr+sBkNghOAGJ45nfFMMMYryNIZzfNxgGiczylTpSaeXsDZDCzbg+9dhB0h7sRwZNkSn8KwRWW0
LimoUiShOjpdwINhrcXxLD+HGVVTYN7WbrzUgAqF8Lhj8eoFaUh/bd8cLtatWBJNXsdxYo89lfv+
j2FVsd/H+r+bEGZ5NqCt00VwrshZYkqtCK37RtHWzPl6IlouV0oCyak8PzjqqMjctBHs3Fwgg5hZ
zs0xgcnDlua7x+ZeyQtR/L+tMa9y74fUDHRnsMVxP1a0fUzce40ww3B6LJ6V+V67WSlnCzTx9gyN
3qpqB/MgDssmtfhXB0PbJ5UVSPWysR2vlECmTQDeJkwCktdCfA9+wKcxKL287R79b+RpbsH71K5s
bdNwZnTI4f7lujgs3Jhhqf2POcyBhu0S8MP6UMg42B+wQka4AvcTOs41ezSfU4z7iXiPJQciylwd
UkJn5Zq834aMK7gUdTT8IwDPpnALk2Y0qm0amj/VNeUFVXWid7OkOvxgNBOEtwb3SaNs94r0O49w
2B159/yGtNrDdEphnfH+sIpEG1w0v/cbw5ibMTg4zXwaYAOklK/TrN2KDntVDgT3kz2FPSqsTQzy
MdbLQ7QLKldFHmt3JSD05uSrMPzRZfTpkXxRLFau3EbjC83VMQgjxOy7zMioK4M6VHm0UkFN1iCI
c0BelapuTVRXn6M6y3q+PxZPCSr+b/P1Y7vvyHMsQcGWkKvF7BmfdfCYOw8+VidxM73caIg2uI1e
zGlw6Dvu9mWGibP7zBgcVuBjvRaugLDtPgShTmy0/VrAsa6xvy3LIbMuTGJ+clX3yICOm8Gi/c0w
Tk6jgCbRGoUyi6Fuk+eVwdZal2e/IDgoS1js8gzmPIrA27xJ3j04zyZ9qaL2XYQ3SBz8uQKiRlTw
eAj33Q0u842M+71itOqmTiwfvWta0I3yirkXC04OBEhtiG3RwQI+MTBcwKUP5p10VSJuOCNBBjEZ
pI5sV6xLhQuIuzivHEhzR9zOi4R+NCYmv5IqDVEWMaBxl5bgCuGAntk29D9v8r+pJQpxtY62sY+w
8t+CLrHHRguK+tYXR4aQqZCzxTlGqw66HVdn462XuB17iNi2CD8h/eqJ7AXDsBw63ejyaTctNb9w
BZCLbFxIzaMhicz6jiIhekefGDa6eXW6saqizuLpQdAq5d8TKrgEUkDqJ6b2DSScHy5fBl0lpQv2
Inf8HfSnnVdqDrP/AbrC9Zza00vDEji/X0VWrhhVwfx0iI9Q8jPyaqZUpoS+0v2lpxVTIvZDdxvM
3eezjSqXEfRO7BolobItelzu8EIVx4MINuWzxir7Y958p6X0OII0Gc8r4XzSDCk1W35NRpvBuu5S
bwVLs33N5eejEyg6efAKHXZ70kkdZ3sl8QZO2RdD5eh/CM5mnqtCbt4yMC7AykUc1XNMYdBntEUC
NRAAnAzYibYXk99MMr44rareVs2R1RSQ2hobsQ8/r9lcIL7xPsExPffgy+GlWP5aKBcLNsSYmzlr
TnLTFDnTY80PU/xFocRh86TP3m8atalBPlzfose3LS7iOVi334zs/N3cSABu6cIef7YGvBs6J95e
n57B7cCFi7PJm2LIMFFZQ42qC121MRbqkI+kBijwwrbtHQHv0UCgrBFBrbQGzkt0eppIQIknM8Bo
DwFdw26Rts2Tezmg1d2MfyAM7fbJEqvUtREE2zsXNDoQl+JsgrWiRoqvvqFvwsvckS+4vVaMc1dk
uFi1VTz4j9l07sK/aAfk3ZsY8Gk+451PuJUeC1fwFr9TSFal06do8RrgHmAIKeN0Ftxy19zT0AYf
S89aQ0dfgHm8hhG0yGtVPJwiw4fWRfa7kbaD9DIHjTtbASlCEnCCc0+jkt2+cJNIcKNItZRVBXzO
LwaAN5XAQTETDYWNPig/Bm491BlNL9pdYkQ/41SxXVfW0bv9JouSMhPHBsk8CsUtQzsNj2YMXlQa
fy2BXQPnqK1dGZqE5yLjvrrYBDHlWXUz+N3UTlk7OSrrI+y4KX1nRQpcsjFLqJL3XNA4OgumWZWT
d5B/BwSKXGEG/WFgX86wbhFANN3FOeP1BnQOngqdQJ8toxc3iuHosTOF0zrmuP/LBlqnm81WJUN+
NhGktjjZoMsuC04iUbr3f+c4ojiNWOgx8WXoaOA5KRDVEmJWYI6aisoVZ/88EUcYfwefezoGXxvW
+lDEr9mDn5pJdubnPDuCzPccv3+JvDJcoxAbWZ+Vg2YymFFm57dI15lmy5MZvvEaNY/HzkoTJBrb
rk0hg3xYLefe+CnEQS22vFNJyZ+H0dD+2Ek0dw9uGRaHIS1n0zTb9wHRRjRdqxPQpMsxC3bZKKLj
/3sY/7X5AtwxP2JbOCSKI5sMNpTZZl92J07G1VCDEOhz0LZZi+eStpD3D9VrL2Yxx84epaZaXoqY
h5KXLSzlT1YlmDed/ff5qrRALWy6WMelylzdEhBqYIWjnRirQumyWp//BtuLHW3KcpriFI4O4hnE
8vRZiOd1/ydUFzQVSTRd89aRI5J/Ezr73xW9am0/aauAk17CKvedDryGRL8QfYx5pIWAFfmvnoD7
3KwKioG0V1BFbujrcICbo8TQhRxAhvGdP2GTlvUgVf4tadUptuOdU2FUEbf9oWyXAhN1f7DYLsZ4
vPS5uZRehu/idTx5KzMvEJIdpXZ4p5D5rkITri9aISM1YCBrJOQDKvKEFuRbXNunQYN3K2nHf2To
0CLKa8OzfnXflbINHZiAqMKrdLMDY6r2IGmr+LKDUYZZ97MTBdrIHs1U8B6fvz8P9yCGvXt1YaIM
a3PpWUPzUyFmEgQDICfk3DnwqdekBpPjIlP8lRiXEeF3u2XGlab/B/dvfkL3HSdjX7pnsnZF+8Xc
mbb+qGfSpJydKvonYWOu/v/Ql4QmKK/50GwsYhq87AzxbyGOBaSHdO0eDElXNamQYTzFZwl6boO+
oJyci8xGQOZx2BUmI3LuvXtgswi6ltVY3S5bOJhzf+Gd08jvI+n3vduqa7q5/31NY3Pp00GxKCMU
FJCTBeOgwS8WfDovUqsn5gkLNmlcdrdQTeekVDKgfbQRYl09UF0kTnLA6e5JVypD6VM0+NI3NDtM
rWtW2o+1VgxoJ8aqrqksFUMJpg8c5LxgdO5IhMmpauWh6H4MSYPnMkFfAXZ+RohCxxNxsmZrRiVM
wKVNjaW8G81SxCNOntT6dX+VXzuNR6bpR/pQN0Q1d8ujHP7i07hM67lyS3mY/e6/F0Zr5ifLJ8hN
M0PjbGR1ucOZMR1xPEa7R2eo9imZ4VCXqmf0C+SefGh18MoQuycCZ28fN2LkQRW2JkTaHFQESjaL
3rlybv7nBLe3rxEMEHfW7O5E4ipMfLz2NhId2f0Ia2VeTfIQMH7vVuzipFoJcipvZLPwk+TFOdP5
Pa7np+34Ot3b4guAdM8WiLp39/eGNShK21NEYG1Xk5ILWZPJwbSTa/CHZBwVnXl6DgihBNMyvU8z
/qXjKpwRxVs+PwIy1ZYdectOCOJ9QUGQdgrN8ugCL0TwGf1DBIRl/Zvo06OBphfrZrVXHxEWKc8A
yXTpSGJ5qpw20eAxNzs5jm4p7SmQYLRc2FwEgzaaQk2cN+dA7rBAFXknSsbbmndw0jqgtB5C7u7u
YTMd0EOUi1deBcqvfriaDcEdDDJLG9wF+BELVcyAKBuvCpicGbeUnpdyTlydY/+tnJa5h1W3eg3B
Kv9S9SiWXBQxqfpfmznOlHI4wyw3mLWT1cuv6gxtTrXPQiegf/Q9o/eDQNR8+esPznxT2G+FHqu2
qUnv8NivcUG019Jn3h6htF86fwsb9CC9S5XZ5+NN/jz/RusPi1SJVtGKsxmBeOClQ0FHxYdJCcO5
KjuERGlaX6nY5hloc7TtsiDIAx3A9KK4Xk9/cKDL6csP4wCFsquafwLbnXWnI/C03zzVcHzyWoWD
lyam8+a/D3u7AGqD3LF7dsOMZNybfqx+OrJ+zRU51mLvEw6/94+zSj1KdqbLnFiVCftRzEF1KsHw
Q+m5DvasS5qZbGeLpUuwNF0by1sJNyqb+a9KmaIqk5Jdtvq6BfBFiEHwBtDOa6OHMSo571BzVYKk
Uc242QjB5CNxEVXOxLah9X4QUJD0hN7Jz2e88EVKee3q/u3JrF7hhe54TMQwoNBhGxCKReKZECzg
NSnw6n5m64KdH+NHdYBZ53J+3ChMgkDc+RA/4aHTJblkEuihLIAL/dh+fY0fsB/WdtuOWYMIspzY
j88N2i3LJLUj1pMXw8HU39iN7UE4cRhfbA6AaeIgIpqJCHQ8oWiXpmucv4NCiQEUjsMWVteLlfo9
eYCquVdbTDCxGuKsTLRucJF9ha01+WLPkJTEDX8zKdyYs1oXm3FfI68CmUZ6V36SDJtdUtb1WH9W
PT5vwX7WFSkWs5y6eE20x+Jc8Nnq8PI+WqdrUfKrySd4/S4gU1vLvgX1zQYBIPuDtmbIBWtYP6WN
mp0rPQwTgK8ANQ1bDd2XFGSbZkA84IUkAMovsB7Lk+GgOMhuxC3zUbkNLEXnsNc3TTAkf6LikKNW
wnTEWcVibz21xOvzOInkkH6epEqwxxOS/DH2GYe9K3bnjE1tltC4WxJ8SGPAcn5zA0v2KAPvncWR
xVZEbWblnmKklbZyp3t7uHDOLyJFuHNWXBbfP4y84Chq5gjT4uV3IeGZG8nvafCUOeeeyKMcxK/c
QK1ZwIKpSyiAXtqmEqKdEqALYqWVDaGLs+kITv/7iH9yR2nRA9SKjg+J/uJsu5xqkaedR8BPDRkg
YARGtcc3AMqwyXaBj0YCAkAY+Plb4KzKBNLHHCcCTf8aUcnYmpAEZ/8OXrQEWZ+vHzdZKodm4RvC
MZ5dAAYabGqdlUlzeni6MqfI8V5m88A4zfRZ7S2LfSriiu6Pgz81YlYo07TPW4U3YnKcNZnkJyhN
tXAAINmtHGw0LRzCE7yRxRCQTqUtYgVApIvHex5bap34nUghsMxuTi4kMusf6xG3mNnI3n7NADML
5g+SYsUfe/EBATHfQ7033yaaug+4CeUW0uB7ArdswH/yfd5T5CPNVcR7hjfaGl9Ti/JByRtr2NQN
4RB7mDzk7DIQ5hb3wFFDerv+5SIQyvl6D6ZA/gAqHdRbOuAlS53BwxO/CGyU/V0Jf17pdnOhXm+A
hoz+o2VdLSioZbQlVYHuuHkvo1IAJLDvQvwp79Hv5sOwkeAwDcaJPLORO5FBjuHKT7gAUQJ7wbMV
KiRswlJl6LSN8oo8EmkJB6c/J5RUuNw6F6HekORz6UjRIEIxDy2HeQbOPDWIJxXu7mpGE0bK+RWl
Pd87LwaABphgQVvUykWFP/ASi2t6A0CU6MuQ8qGOe2lpAkFq84Z/OqwCm66nFCix8fRH2uOZdG4F
uUU+fsDI4VMAzcX5hH0aenvOh68IoUMit9fFOn/L6CVoGb0pehq4vPrwH8b3+HLNasqFWt5YZK/G
MGXF8bCopFr8Tl2fHoX/Tz59vfwbPKmdAdU4mTnft8xoYWQKaP7g1dfWYP8SBBK2OvcNJGfXWeVX
RWBgRC4TqI2qHq7JekmbcxrbY3coH5OV8SMhu6UW01DCAp/zvcVfk5dSgGNCYJqGbJNUdLe5mHE+
VYfLexnuIvhJLdtCNGVlc76bwlL29a4k+rw8DFgdw+hvHOckeey/g61jXDy1gnScq8ZliPtlxQm6
Dc35T0rNtSlePNcLfTE7xIFJDbCQuSXPkxob/zvyW+48utdDwQzrALTyhKJd6zSG6Mkegowb3M3Q
zst1fJ9aI34iC0NmJVaennEhCte8fHP/Yy0Mh2jn3EqogZZDIHI7+bKbw0wskbIS3G4x2LpURC4b
2YoAWs4luLUY4sL/OT5TMy5JC4Af/S9daiglnX3ZeQmzjltw2PeSxp9F3jZup/1WTIIRvvQzQvRK
y3GyVXhyMjJAFXqX7pZqkOc0t8kO4FFRW2x9rKus3gDy1jH9F8xxzL4cFHgvONwFzgVuRFuCOPp3
fjJdrSFOlH2ICMW0I8mDeYaXW5IQokwVwJ2G1lQJpmCWga8VxV/fppFISLciQb6k3eqycKcCQWr1
2dOv2bHdOfLPYHUhUtFmLDesyiEUgMRf+C4u3RDnjdkdVoMlwzWqZfLmAaipfR3bzKL+NQP/rTqY
N2d5Gt99PfMpm7bi7ArUQXKfIFnSEHqhAoLfvCDwBpuIvC4XxXt27Q7DawmYFwZ15lv7hx7I4sM/
NAJfLJCPlurUzZ7DlSsnmU6UG0Bb7OY5hmHlJChIZTz/XwbY0gMY4cQ87HxIvWAoJ5xv/T0z6ygd
cD5mZt8g1i1B7viZP/nnLHPnG3gz1FzZpYIjif8zFMlrgqOCI/rqvYXJ35Xz1vYv/JH4BfNBn0wo
1RmMAcwWGI+2pJF6QvJOMZ3bUNgyac4XAdk9Nl3KHxN/oSqtj6JElBxtJC6+aCbYYcMZJjwG+RKH
CbVfyqpJhNowKG1juALxpXjgTzuDSaEEO+YUgfJ6q8n91eXSGuSftczQTwz5GgvQ0U+JKa6apmpu
xVTjiC8Km4QBnUhS1rH2CjH40OSOrz2nR/aASD7wrd59/TBuuhkMsP+ImeAx5Zxy6J3iyOEI0Az+
jXvcm4IIvFi9U4yXC5bPvvb6m67u/NuEt5ZBp4oU6HhH0PSDgo3Tiozq5OXxEeyVwP5WaMhrTu6h
Oy1aJkHvaZ1xfHjRCGL1E/D/8KNw3C4LRZ1XVKyL4kj8wKePF/WpKCIupnyko80RMH7RM7KCRneF
fQIMGICRxfP0SLz/tsi4rHUCK2rv95jHUQiWIKh5yejiQXn4UfyuL46yvf9+jp8gLszowLhBurQU
CpJpj2JiL5VSWd4sta1+Ln0RsI8f0bY1yqL9j5n+YzFTby0/POvphU+3nCTkP463zegTTdS21Jus
Uueg8NDP97FTJrpFeGbzbwP4xHRzb9gx/6fkpHaie1XNFx32iDVk05oEtF5Y3HJUdkpMUob2l48E
whiVub6IwjBQzu4BM6pF3zgd4MjAFFIQmQMzv179hlHYZosoR5A1pS9tqdY7s4qNUMZu+HMFJiOX
6ryndOAYf14itYa8krekQDu27Ek1KFh320/kLqQ8H7P2Am99bVB1Akzw2dPAtfTszEZ55Io+ufMV
agSfW79zZPceIEs4Ez7H0dDviwjkJSQi3D50eUx34rm4KUa6Sa9ObmObI4dSFQN+OWyiU2UwduuY
3m83/RvVEhxWKR+H2P2zmlmE8vAoag3hceBuK7j6jKqpGC8CFCK8uPbokIoYUFSDB8lIqKHAZXCJ
z2HQdD1eRnu/89Cd5UiPYvi4tbQhVmYa8M5z2RCTimbiceASGrQCWwAb+Q7+1auDvjS2e0dTJtwu
MnyWgkgkFXG2TeFYNi5C5v4NQK73JuTmdADsgVAU/z5zTPzRPGC0b/WLwvuiGQjnUt8hgRRf/+Dq
nSzg76NI5WwTHeCUBzDppUDPxRFg3nXrgUCqyHuFPikwMBJFu5YhIxA7OU4Jq9eVABA/s8Shh1kw
cRveThjkJTdhtSuDYINA08Z3v/zzKjVF+WRw4B0huBOtTyy2uaeuqzORY0HA3Sz3Vl/kNcG2vS1Z
PfMEuOP5iW343sX5kMOnhHbZA8pXYSTD75LJFgt4OArw/To+E21f/CRukhVvNnzVqWz78XLVfcWG
oB/loy05hhvtkb6/cDEJ1nMSpGZu1SnofSrC03rEyuo9ppkHeW2pavmV7A6YTs3rFKrJgmCsqIyQ
0gpypeLISoGv6u2DwVyBR7B7Bmh9/Mfb+RZwtFAVB8zgaaJU3iMLP66n3gLlywpBeEocWwst5/aD
dt+IQgcMi4JhalHlHna57iue2GMrvR4qwq1GLZsJsOjOaVetSAM1/TaO+k/cWQVdKsTfiwAyBhSf
XJCmQCH9LFo0DBpyzQAr0+NwlmR+h0Mg1K3lAbkpjlm3KwgLM3LZxAEzZSXmaAEmCFfMGWVEBmoK
i6kWNVdrLmPDB614S/zQ0v8dBSvFWXZraNdCpiocJzSeW7l4RaTuPknZMCRonU9vhzAR03A5oVOZ
v2IH7zFa2sTTCm5mudf+3B7dj/nXIyOwiuwQ0o1IPicZKvJVOZTX3ILw0e8xkX90mW8GX1h8sFqA
OFvlRAKOSeaEjTjcVk740vOR56IYo2st0cuOyUNIqk8CYA03WRts6QSbzqP0MgNSBlqaCCVwscCG
GdVlcyyEUzSSdl1aSlMZkq6vgcYUxUAMT/yiVjzr/iYGKCG5Mc21NjsBXIcVly/uz+4fX42QNEbQ
uf9j6Xiw8STWPstRu/V//Snr9AA9n7aN+2ByK9MH6riA6NP1da8i9rQbv3Be8ZyVUr3TcfoQ1Tu3
sPImCfkyKpP52yokmeB26x/oCn/cVEhHZZb128whj+GIqfqbSFtFN8eqLD0pvVjo+e29Pyfoakue
8wGOBAg/a1vRlwXhZFWnt8WPQI97moOuPYo3AKKKySdVlX2ZzEpe2oB+0lZrhL26dnqA5sNJ7KTx
9vTLtv0YAFrWU/OqH7SHQfu99ZoKyRL/st/6sOeY3yDbBRF//jxqmMfMHYPjD8RnxLv4xP/swhrC
r4hEqwJRG/ROgz5NXajovITEF/BRc3d0B57uzyqVhA1AMQKMv9gg4sFeHwAMLLkvnHKvYMEs2B1S
Vtr00KaXt6ynBV4JY36ExHvgEr2iHzgWr79ry6qHkwbFwfP+G32zysDoD9zcJCb327BcihKTCK6A
gtgCgcXhiq3CL153b+fVpzc+YknbIoh/Px3Yti/yhzMAlEliSvfCYhn0fFyM4aYskG5+ExvOAU+W
VnJk+qtlLqYvaBhGHo2hVwyNjXcZyvbcen0fMkobtPGDxNZi969fkGQV0zZ9zVcAAYGvZmS9nnSU
ThaTPtwjj34HerdN1CR8QAnneLGQc9rawgTZKGZBWQ1pPb5JaajvTh7iUkWueN1gfG4tmj3VaoxZ
9bohkiY/DYG/GAj4Ib+ma+f634k2cmkqqzwgvao/uIa/8VMZfIDXAKIjoAXYVwNJOcuSAl5uCXsJ
UF61j0bZzU0gGW1r+aNxA3K7lKtm+mYv8HfY8qeFq3QI3U8bmitk7GdAB0m0iZdY224RY7T/b0bv
JI6yNs1Eu8wmiQZWnuMnjATxIe6ZX7Q54cQSQU5Cyaft4F8ZKBe0+zqdprZdAsx6IveEqHf8dsiX
jBPJekZk5X08fnSZnH0yBqaaw5A0NE/mTLyrTAOzw3bFQkq+j7W8f5nB/yHQkqhiP4PNQI08vIXc
TDgrFOzxCmcovCz4oHTJq6QH96LPfR7dAgMhrV2qcVUSlnA0zzeUQRVZUOWalYt6MVAea4VbSYSA
g5Khr3X0ufJd/+IhTxsQ0qncFpwAEPEbj9ssItTt0UZHJoDclqk5+3S9DtfWLDmGA/0z0SD9+atv
bICVSmJTrP0DAe27KYOhBxTXhhWCS51UCCkV/PusCN6JMnovByfXfJU+0c/Rfb62RyciTVNkN8n2
0glGGYK/0g6PgOdzbLs03nwYF5lh2SoOMrvVxYfWh0p7jV8ps/TpU3HijxRpWUV7qEZ97QtcaItG
GmLKMLH1T5EoyYoSaQybYjmzWV4p1QlWr0RR3BSNcaIVCjVrVqwkX3Ro9NMYvLbg98lOfT8zQFBR
3yh9TjrmaNvDizQrsfB4mljcaQoq30LIBV0xxXMq83mj5OeEvgdEK1HBegR0OnW/0Kc73xBvW6Z/
H2gyqmXZqZcQHR/J36NkQ3L5azhqgEHiwvqP/oLWmm0YHg4hCzP3x1Rp3CP0M1oGAcHjx26l0jlR
ZIewRjCwZxbnshZz8Ax6nbXsnDmeAbYWthulIaAvipvRVjpo6qY0eNGIQnflOS2H4vEDE9jd8KQF
vrawXFiHJ7QzylTRB3yrF9VNp4Y+BbN9Ci9GvlVdymI6LHfLTFTro53e3aSoUamwo4enbMg7aMo6
7qOi6FY/v+xyocGIgxDq2g+CrwarKICEYHxClOb9ZgnHf4XEF7OTVru2bcelZyYspOo4yEoJNmOA
GAZUkCjNW/M13NBdVhcAklW8mtt9Gvm5ICpheHpvzwMuq+YZX3K0yD5sYgt82Ckzapjf3i7v84za
HguRlClNBuifAHYXqfdFMXpqqRptzZbneA3sGCoJQW/4XuSKACdyfs+aubHrRk6XnWu/RHtXsSBZ
WCE1iuMT1QNX2/ZnldZVUWpiE3/VMMr0/6I+M35OKFftQtwhX5e9bShkkpxMnFrbSaeCTVbFbh5+
nLAWAQdYzzgZMdtHGyQCeRlfiroXQY6Hi/n6xAzyVakxC58QWK3sbO5zreMrgODtUj8qlqOdL5ho
LFoFa+1WPfTTY8u7ExCQCH6EWN1fROapZGPw1nNYgCQXUiQWD5D+os4/O5ZRhROfK3QN+jTiyJqC
e3SpOTWh4qV6Lf1enbKy/3NX8lGFfGSt4Rep/q0m98uB1Iw1WdISI+ALUdObGESJP6bELtKsbV3h
tC7m3r18qyefnBtcM1oPRMMhR2hKK1Sqxw99lvIDamlo2hAkb6/Th3OmRUPMABXdxdOZeyTh02U0
WHXwV2Ico0l+CyEOWHdq98fD8TGrVi8437OBbJLFqMWcBrNBXkM15xI41iVRDJOwKqJXUNLRdr/Z
SbobOtwbKKM4xwG3xfUqQ4tAmnJpkT8NN1xOZTDaEGZsFOQClyTSQOa11xUFpcKYZIPs3sm9bval
vvgx2PxUQ4sf9U7W+O7Fn8wc6MKq+7qqaJZqeyQSEJGxdc4n4OJHdO6D7/YX5J3DR6XnDLJw+/bC
cdiLJv13EquU3D67yuckCigYCsW3uNOfyI6Xi3mGN/1K67VjPMBAWHIUy23liwPYVmje5MyZezyl
KhF+IMCK5/hBjUQrsiKGgx3RrsV9pyVbSix3FeErNvlTZ6bFhh65xvGR0iMHHk8ldYijbK0G23V/
JC62nt3xyJHtDeEX53RNojRmu9zZpRHd7pIf5dVGnyo5XxoIPehJHlgYqIZuypVeJpsb2bxYwmaI
nTnP+Sz1hPLzD4V+7Ily9IlzeKKsqViDHO2OhZxXm2e7rgylVmzBcU1es6EyVPiJp2M+bgFKAWWG
4zobzmmxNUH1+V022EaWWV8OsE9Sn8zTOFrvjFgBTM07MDwqNPa0Dg2kWxAtRQGr/1jNtjvZ5teh
GEk01zzGkWXP+h+Uk8k7Iw/5BRj6Foxu6u29Ar6YIYZ/tCVPDgkNezD/Pg1u1g8swhYa481rMLBb
vygvKAih2CDH+rE1nPr61hOb6Z77vsl3WdGfe2OVjM5bekY2tKEmyuhm0Moyci1xcJ6nDkmNUfLV
qJQV0WrvdxeQY5hyfDFd2N+CRprtd53zWZSb5oyK2C/YgrY0eBLKNto0XlpmN4HuCijhAUyUihan
lNp5D6T8vcoD3F8O6eSBoJMdThC77ygFlInzvACTnfW4YXzJyxgGvO8iPwEp+2Wp4a4szJqnLtd1
lPhq1p6GvJgmrz4iCDqsAK6Koc6HOSsDGZ+I9oq8nyObySUZvRMh7xT8vi0F9aVgPXDpf3BvKsK0
hU3gpx8ToSUP4I8lD4yAEquRl65gaQFgy72eoeZLYwooKUfPZRr7B7VoSLg7K550Q62Z97b8cRig
uKidb+Gomno9bYA3QOTVrp89CtLqCrJXtxmQMJo8JDH1F3HCRGyM830QeXrSbDyowOe0QJBPDDZA
zUS116kQlj6u7887vA5hXcbM+AT7oXcqyF1tY82kvwB9kdgrZUhTFpCbvUa5eWNkYgbYPO0lITTy
IWkEUpAP1eTDkbdoagrLy5UoMzkJM6aM/CCoUpdhBeJMTBBs/lfjQPqhq4wLhQwFtnSPtFXeWlRY
VIffgIunfvaSqnl5zKNAG7EZWV+thto5CB9c1KAqwCPyjHvCdF9nhgK0BP/WV3MfhHgTELagb3ux
dqmF7B+8a2b9wUkNz1WhfMszdXM/5umv0gpcntC2Pv/uUZef1RY51wGBY9Ci/hr1Lmj6zoc9q4oQ
Gb1xJsXQHEoQamUqkjnd35QWTEw0l4mPbTfjpQdgBcr4QPkJK0h/BaF5bhio52Kn8H/mO6plQEix
XbxID36ZehycYL+6xrMu+OSzWvd4JqhzhjE3gLAeOExfThOoBz8H73aV4e0op5ExnZSi0/s8Pr2T
zeVNyDQKiQRZ4OoQKx4yp6Nt47kWmxaWJVV0fnBNjzSHJ4Nmi/HHnyvb3Se901jodpDgWU74L7pe
KTBbbImXCiZh58+riW/GKGeWVVq+utRkBFyllWlu5pvLRyOTuLPUUVjh6ohnUltu39iASkeyGCoV
pJR6XvKLCZpYYvi15NqB7eAUHK0BQm0rmABCZiJhy2Whnx4rSUS70GGaLpB2ptmLC69HRsCvzZIG
UcE29QtmY6PKTNV60r46Cibxe8Y817hRaEIuFvrjJJKFaI3yvnpUHfRm4JGusiHQJQc5Q+9AKai7
gyjAUZfIJxDqWrZjQ1VNBEdCDl0U666+fZCFMlvwAuxxk1SHTwx+ki75LLrAXhmnruESszhSSDDi
L7qpGKXp12s4DFvpDQmnqU1IQIp3iIy49ht5SP9mMTTvJLxQ/KnQjHONkVyQg73ld5MFntvsuq1h
CtnryKaNAo+XNeKw47hsbDqGbgRxtv+y20miXzUQaWLAXMliWCs2RB9uCS1Eke4BljbZHgjsdmb+
lBDkhj2PwOBLK1h418L2HVYliQH1PN7/XDygYn6sySFDbXeGuDDSBi9G377jdPa55RBT7ywP0Fjr
r00cS5cFDXkqiDDrZYnIHislGC6gue0+ZKTkVFe6GTKFZqc7ZkY/lb1X4KiqTuYsha6GKXBHdcJp
hWlMaq9w5TiGG5c68+QXOltaXRZijePnK/A25p87tnwXSNZWH+E+ozu5H5YGfp6h4Dqv+hqqndsf
wWdN4gozVh/R29+4Uf7F43RiZOpgEMt5QQV6a7a3f0x3oiEAn5GdywJDhMZ/BvOOJZgHbbfqzjGT
Q9sDWx/R0mJKXz0s8iLQgokMWL0UlDAztf4I4Y8ZRJWvnIpN2fX3YB1I9t0aqArEehjcYgRHeP2E
5fBj4L6b8cuduJ+sycVQkKuNAlOJm/TU9PIXhBk5iS0WQsX1R5FgdNYvXjw0oDgGo7HE2noljKqd
rC/ceQgAqiOZdDjFCwPLSGr5OnOocEzK4mz0XpCuDm2bC19rWxm6y4jN5dr9KCoAEQtz5NQK6EWK
DK0Vp0d5MTe6TCs+GWGn5eyvrGU5J8i/Zlnp/B1aGPhxHuiDMwj8FrFogcT3mb2ln2UPfSkV9Px5
zsDL/2S7rV361Jfdz+wLLdTMIBN63X+9gcsncOvzGluHRMNdKOGZjvX1pAMWBgpTh8tsGwJecZZs
GvHuMtsGE7gSmBN5KMYPjApvrP2J9NomHJPO5dic1LvT0gq+Rs3Mi29sxfuokqoz4av2IQZOZlUE
fpJEF6iiDGhxVUOeciQlFaGgcvX4/vKYNme+XZjlGT4H7XKeCDJA/r0ZDxo/nh7fVLj4zsgnIvMH
FozoKuSB2gy4hxp649G+lqIX9Jh4lrTyw23tpeaEx/67tzjQZYp3kn3B9LxFKAkWfWBfyXy7xkVh
NHVlQsP89UKkdQzBukTpKiFmUB1ErUclp2KoIBQD9peeboeplIyzTxaOEPHDTfYFxdYkeSx9/+Z6
GNqaEPPuJz4F8/4W3NeRJZutTFb58XACru8xB4RmBS0sCvMVaZT1iY/xAHDjKMjY4E3SQpEC6+hh
kBd9i6cHZl7mucsGuhRHU5R5EXx6D7z6gQoRIYfXITXMSzHCaqIObczLXup1XVDcIHj9M6SqPS2n
TJbupJbnKAo3YrAJd+LZncxzhjnfwcSx4rY0OjM8ga81WXXvoXt6+kb2AKxrPSHVs7wO/5OTPPAt
/4sOJvjQbxr/hH7GIZqOJucZ2ISDvg31tSRMB/eMUZPhTZ4yosAIBbVW4NBs3J7SjJvD0fw9Nu5O
Qm1QY337ycwheAt3jFg+WutaLZTSgmFLJqY/pgNfjCwu22/4wrh265hM9xu5RYQ0s7cjHL41k6qx
FzjJ60DiyznRATdX71KT6S7IDyJyA5NBDveGxMU6EHODsSjO1s/BIgkaPOJwM93DeOJoKQWZW7Qw
9o9F1aL4oKD9lwWE/tVuLovPibFdFLw4PbhIjAG1cKduenv5OdTTtG7t1cNHBmbR2sQnDupBfRsx
cLC+hPD18DT0WIfBxtYAryt192XikA2TuBiAjdcskf1u3FSZRKnKTTgaenAypv906VZmfmK53wB+
J+3DCB2k01f0jBpSfne76nfjDHH2a4SzFoveN88kg/n54qV+/Tl6BGUZRnMlwjDBWFCUwOZ2VkZl
oNtVM/aDylwErtPs/Su4dnWkMZX6dOJPmP7cwA3mVWU3AQR6cAIT2azXm6XGnCjJmj29ZD2s9huB
nyEwdkyC/HPsqJ9jwBLbDch7oAetM4TsQeJ7XReq2jxAhqINC9N1VaB+8APt+77ZiKM7A7um9U4t
SJKwxN68INWzJbB4ms5egCTTl/2zlA5W9VIJInDGRmA0R+e15WGqAmhwE/VwKu82uOFetRih781w
OwAEjXJHqp0RPfAuaEG9IxDbFXSCPPsyPT1zqvfwRBGP0+RdjQHlijE+m4oM2amq1IirKwW/G5Gb
nFyJso2wUZ8kKiE8hn7wfjRkwRFHE4EvqmV7W45HxzJ2ovviv2gyzolI01i14hfqumJGejnS6uwr
iZUbwbZoYln3eMYrlxcMIsC7K0y03J5Mppo+rt7t8vD66ZlQt8q0ZObJQShafGA8DuN2B8WVJsSO
ZUikLX0/OQGpqUdjc/JcwTYnJyB0emdZhDQicJe5iYTLzW8e4XycZ+9Trb75KmAidIHvxGJSIrYS
VuSfqKiQRfw7PBmPzSwzjFvO7Rojum3M8u9ZxxO3NEhvSBLwZy49G3HIPNnDk54xPVhTdG/P5y0d
w0A0QSQYNcv5auURWnyP/aLwbnZWlCg4Nqw0C2Tc/gnK167EemZ0KBRjhaifZ4LwRzZ7cft4C/kb
/TtTzCWIZxcK5Y3q26vmYQtfRS6m0dJoTO0I1AX5sVnXlL2fexZDsQDIuT7TQZw4G3njcGpsLGe/
vKJg7Rsq3H3fT98v7IQive0PKB2mA62p/MJuNix5yalgRo56p4bsH1sLyLtz4uRXAwJ5YPbyr/+1
2kGl6VW6T15/LkqNT6ryIpAHRyT3UByHf/RX5F7x7jAaw/d/d5d4DY96ExphGSmOxL+E8WEwXSDG
ahHoIvZ5C8dge9sBHym1H6DfHvAWFOmvV/UrsyRkoBLbyVlQ1gc3GAwnqgKhCsMlRx+PY2U/TOoe
wDAzWhbMN6rcrxJfwjRt4Dexs3vU+Mg1jL7Et3JEkEIdbd+nrnKGeZLRLMf6RL60GAyCrANDeSfr
lALjnttLfKUaf4iz3Ctb6qwMnke7TgBP5kxf0jE4+0YJfu99slbdRy1pWSumhsN1mw4c2kk1XUjc
jVwU9l7sJrBI8R7VGsJDrLx0enYrpT0HxnqASS6DWJRM798Hso4C2IB2W4zsTyuRLyDfoPdHjhKg
OT3oRR+K8z769smpnwAOSlv9+ABF8NQd7q7it3bDD3MSJ3m9QIlQuU8i/YT9LGn8S1uyK6hY3afq
o58Xj5tUqQuMJXVHIQjBxm4nLCevO0r8kaQGRDinF4LvB9kDGExLT0lKNgg476DRnN3EZzHDVla0
aOkBJyW73+WVb6hsRbCU3tUEw51Xq/PDFfy/lGPDOaXZx9g5i0ClQeWlhupAdoCsx/btnozrBIpB
7wrsjUypAdKrj7ldb4tWlzSaxLH0uRNsNjEAC1gi0/IO3LfcM0tf3+cX6htVPc0idhsxur3VbAUh
e03qT/QMGzmCZFMI5zNXMwM8c9xzMvy+X/WFIRnDO1Ry3Piud7zvb9cobi0wfi9pCKj1U4nVRVsO
BGJ41n7eYF0IQXk3OfUyvKEThfcHgfMhamyRMXAt1K6b7fjYWNOK9G2uCLxql/8I4FESgtzlUg04
eYrJJ+mOdV+euynfr6+1bYu2QJwhId/St+mZBUeW4hoK0wzMke898bMxf0+FcekE7UmP7q3/Pg9w
C5EbzE7cYFd1PQ1C2d8my9WTT6eA0u06+K8g6QS+Y5FeuW9GZvRwf5P23bocieKGs50W2xhvh3xA
rU25sjKkxOhLJ5SgaM7icb9pLSjZFvp2vTIQWnw2a8jCkz9o3uOMTJSJ50Y45xv5fGjvxiYAWAWJ
Or3I4UfVQ5aHhuCiBihBR/Ve7CKEafO1wWT6r1mu9/wt7ycHxUFw9GDZAnj3QmlrvyHL763aTy36
mTLJbeOLJS5OVwlHltA09jWzDubtpn0phZuYFH2e9/TejdrMspIOJ3xDT4C9FnMFsKl3kxoqKs7l
81b/7ERwkqe38+jfgfxTrXaSxJmcQkWloTGo8K57+Eo5TWQg8zOoHDBsXXQ4vDRFkWDsGFIQVtzi
sBLzoskpx6AjBl0sD1FEinjXy4e0kgGXD2reBSE//Rcnil9lpIhZlOSpQAqAnZCAC5CfKfWGS5u2
2StXB5tMGA1xCbKSnzYFHRtXls4qoEojjICbgtI+3eYKLQ2e6fg5cgKUUizQUXqa6wOBZ7x/DnLW
px6o0P2GSLvxtNPfbC4vKTH3ZUP1CjURDBhyL/jn5hJEaf2NeYRg698E/OeVwySCPvq/Wl/7nFCZ
BC16o515Ri8Joabng1duuyCzD10kYYYjvtky0atQP/fctM/d1t9kIT/LVtiebRnCjgAeD8QUR0Pz
UWoztYgmmrz8zTqNCKt6WCWPwEUUGQ7r09KBq2fKwHfv2iMvi02d0SSS+zRwxxDkiZdDGbk+2A0X
tkXzyWxPLF9oZ1d4g1vdT394lDKeUOdORojZWn5g8nOHZx+ngO4OEUaxIvmguR0MOKfr3RyyqAZR
WeIlARNyWnh9msmScmrb4vN17GvJXPWv7B5RlJ3Ct43xClKl1b7CoWGMwukT28sCmDeZ+1LWcno5
ZhFEAQlNQb2+6GGpFuGRaltoFRILxXiM3w7CRY1JNvVyjKwHT3CafL2NjYVOjhJgpLoX7KeiSZ1q
Dju/kCNKr5RGlUktAzi6VWQeU5UX/oWFPdGSXlPqeA2VYh5Bwb4NgBQUpel4bwtXxsmE0WIMUKxB
tXkMa9vFBykqswFlp/6CNC4dYtKQY4OHT15c3FFVxaUvVOfdfE5wJs45bN0yzWSsgksjxpvsMluP
MeIzH1QWt3M9MRl8GXInkQ2Drg1zJXO7vjZjugGNZVB8J69+U3U7wDakQKabOzWLBMYarEMbPOPD
uC+ybV5VEwOj2OYtmjMvGSPjD4iwetHy+cGci0VZZjdWF0jnz7tISzd+EflH9p5CHsyEoDCcY6Ft
hXpDRDIMZ/GAQFY3PbkikamdonGODXdwMVwMaH0VGbsz0r5F0OIU0Xu8OPHTGY40B//gsINqSPkS
Rvgyns7v/550wMmMZUIYqaKaX/SY1dWkmcvjF3jLgDcbLttT6Macww4veE47eMztT2+9YM1xCaPM
Q5hg1gG5FfKyDPGyxvf/ghL0SqCmXtoj/EVxwyjLOFuTnz03O+GvBKfMnptqwnPOoVtXMxZPzkpu
2IqG8yeSDFe+3aTBiAg9Ais7FnrhCmbMrs2aiNq0tUiTZ4/Ks4LVKbp0uCQzSTK5SP24jPSGZqiF
SNMnEhA56RNosP+L8jtctWcewwB/btW9hfGx2Uw436AqGlYFU9OvW/cujbs8UKSqXFHpA3jeL0VA
0PF3VwtxJ0YhDSj0tAhhKAYWUBU1yQnsckEFGCXJ15y+G1pbD+m6cMS4JcqWOqWngkYM4k+JmtKR
jrr5/E2f+lx4r/gegCO+NhU1CYjf8ul4Oq3AidUSVZ3HqQxpccmGCHlo/q7tr88JszF6MWGfcOPB
SWPh7YKtMed+mGPAFgPRQfOKE1eVI6XNJnyT6t1ewm8FhVP1cGMkh2D2l20Zf5GPx4iSfymO4iC0
d4SjmNjkw3r5aUlo3jSYQ2fNY/Of8JmhiGMoqfYye4xyleeDj7pwkEqe8+djJ+jnEo0//u1RHIWU
uQIb3GZHwHjJipiFA3+50uXybLEYwKWR914VScNjf9OL0b8hQCbosor84GvRI2puzT7gNH2xvwXU
WaiRKxdFh+aF2tolvGLxvg7QGS5v2M6D1ik0yP2CqamiGG0lZWY3YSAZ7Gnt5bEzf07CvFPNJRN2
aLmRz8FfwJf6AeGiZJW00pASSVT7q0M8C7XBrQOZMK/R6n5eiF2FkKxHIROvo+96ip3ogsq6jWf8
22M/njogtbEcyFR1Utj4v+ggLPFDfajBpnp/nNo52WHDFGzadfrH1SuCZXUeLxOEyS/rUwr7Pqwn
6gch5cUIj+dcLpEQdUj8WFDDlbBxvBZ02Qj4QkMtqZuub6LiYL86AmKm5alYh+oAiz6Xp1d2yRVf
rVg4a/wVHF9WrXksgoG5trZyWv2BI4x3R0HkbBXi/a7twB/8e06uQZX3X1nY4oKDYYUb85g20kLS
Z4z6OHPDGBMPnc2vQ7F7RvoEkUQ7QN/ZjVyEPrtokMVLdczBGAqlW5qB+NK66bBsEdoeG8pKUCgd
8nBmagGoZERR9U/6IzEctPFU0hIMyqNroEhfzNbFEPJ61nXkoz2KvVGHc6ijgVqTrxQDuYiFcJW7
+VMmfh20rQ5yfuWvqgc9LQ1n7UTVgUfoANarSTXc+5x+QIVlAoYbBRxC2iDk9M36P2LWWFiIeNuj
B8BSZWIHAWkKUGNF+gp/lBr5BsyTYfI9snDlahi+y2W7LMPW2YgRBc19s/MG5lT7jlddObbJyTVj
XsG65PONvwrZloQx/jnP4RQdmtPvDERoY/HT+vkWy/qs4aozRzxio55meJG4lJ8ubae6cRxjDRh0
u1CRrZWPXu7D9/62mO441izzuPydxkQ9hACr+QGvph7HzTTZerr91KHvViE6LuFFtG48Cg2/JAEt
Kn082jEVDmEw14Pm1TCs32/XRqrnWg4oqxKhjXw8DirObt0DO+0O3/qisL/KqcdEQMMkFMQGmG3G
Z/NtCMSM72l7KTbpCxlVftHZZ/WcKS7Xe6QT/3pHO8MWWuxUwlJs1Sw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2 is
begin
inst_blk_mem_gen: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth
     port map (
      D(24 downto 0) => D(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 49 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 49 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 49 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 49 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "Estimated Power for IP     :     6.4733 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is 50;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ : entity is "yes";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized0\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      dina(49 downto 0) => dina(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_rom_e_real.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_rom_e_real.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ : entity is "yes";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_rom_e_imag.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_rom_e_imag.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ : entity is "yes";
end \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2_synth__parameterized2\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 : entity is "yes";
end fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13 is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13_viv
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ : entity is "yes";
end \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\ is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13_viv__1\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ : entity is "yes";
end \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\ is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13_viv__2\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is "xbip_multadd_v3_0_13";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ : entity is "yes";
end \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\ is
  attribute C_AB_LATENCY of i_synth : label is -1;
  attribute C_A_TYPE of i_synth : label is 0;
  attribute C_A_WIDTH of i_synth : label is 25;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_C_LATENCY of i_synth : label is -1;
  attribute C_C_TYPE of i_synth : label is 0;
  attribute C_C_WIDTH of i_synth : label is 43;
  attribute C_OUT_HIGH of i_synth : label is 42;
  attribute C_OUT_LOW of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_USE_PCIN of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13_viv__3\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0 : entity is "blk_mem_gen_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.4733 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 50;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 50;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "READ_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 50;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 50;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized1\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => addrb(7 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(49 downto 0) => dina(49 downto 0),
      dinb(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      douta(49 downto 0) => NLW_U0_douta_UNCONNECTED(49 downto 0),
      doutb(49 downto 0) => doutb(49 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(49 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(49 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag : entity is "blk_rom_e_imag,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag : entity is "blk_rom_e_imag";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_rom_e_imag.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_rom_e_imag.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized5\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real : entity is "blk_rom_e_real,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real : entity is "blk_rom_e_real";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 8;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 8;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.7928 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_rom_e_real.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_rom_e_real.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 256;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 256;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 256;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 256;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2__parameterized3\
     port map (
      addra(7 downto 0) => addra(7 downto 0),
      addrb(7 downto 0) => B"00000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0 : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0 : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0 : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0 is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\ : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\ : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\ : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\ is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__1\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\ : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\ : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\ : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\ is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__2\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 42 downto 0 );
    SUBTRACT : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 42 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\ : entity is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\ : entity is "xbip_multadd_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\ : entity is "xbip_multadd_v3_0_13,Vivado 2018.3";
end \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\;

architecture STRUCTURE of \fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\ is
  attribute C_AB_LATENCY : integer;
  attribute C_AB_LATENCY of U0 : label is -1;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 25;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_C_LATENCY : integer;
  attribute C_C_LATENCY of U0 : label is -1;
  attribute C_C_TYPE : integer;
  attribute C_C_TYPE of U0 : label is 0;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 43;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 42;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_USE_PCIN : integer;
  attribute C_USE_PCIN of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF pcout_intf:p_intf:subtract_intf:pcin_intf:c_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of SUBTRACT : signal is "xilinx.com:signal:data:1.0 subtract_intf DATA";
  attribute x_interface_parameter of SUBTRACT : signal is "XIL_INTERFACENAME subtract_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of C : signal is "xilinx.com:signal:data:1.0 c_intf DATA";
  attribute x_interface_parameter of C : signal is "XIL_INTERFACENAME c_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
  attribute x_interface_info of PCOUT : signal is "xilinx.com:signal:data:1.0 pcout_intf DATA";
  attribute x_interface_parameter of PCOUT : signal is "XIL_INTERFACENAME pcout_intf, LAYERED_METADATA undef";
begin
U0: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_v3_0_13__3\
     port map (
      A(24 downto 0) => A(24 downto 0),
      B(17 downto 0) => B(17 downto 0),
      C(42 downto 0) => C(42 downto 0),
      CE => CE,
      CLK => CLK,
      P(42 downto 0) => P(42 downto 0),
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SUBTRACT => SUBTRACT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_memory : entity is "memory";
end fourier_bram_DFTStageWrapper_1_0_memory;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_memory is
  signal doutb : STD_LOGIC_VECTOR ( 24 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_v8_4_2
     port map (
      D(24 downto 0) => doutb(24 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(0),
      Q => dout(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(10),
      Q => dout(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(11),
      Q => dout(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(12),
      Q => dout(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(13),
      Q => dout(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(14),
      Q => dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(15),
      Q => dout(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(16),
      Q => dout(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(17),
      Q => dout(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(18),
      Q => dout(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(19),
      Q => dout(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(1),
      Q => dout(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(20),
      Q => dout(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(21),
      Q => dout(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(22),
      Q => dout(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(23),
      Q => dout(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(24),
      Q => dout(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(2),
      Q => dout(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(3),
      Q => dout(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(4),
      Q => dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(5),
      Q => dout(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(6),
      Q => dout(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(7),
      Q => dout(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(8),
      Q => dout(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => doutb(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_ComplexMultiply is
  port (
    D : out STD_LOGIC_VECTOR ( 49 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    i_reset : in STD_LOGIC;
    \r_bImag_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \r_aReal_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \r_bReal_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_ComplexMultiply : entity is "ComplexMultiply";
end fourier_bram_DFTStageWrapper_1_0_ComplexMultiply;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_ComplexMultiply is
  signal a : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \r_aImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[18]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[19]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[20]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[21]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[22]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[23]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[24]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_aImag_reg_n_0_[9]\ : STD_LOGIC;
  signal r_bImag : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal r_imaginaryMul1 : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal r_qImag : STD_LOGIC_VECTOR ( 40 downto 16 );
  signal r_qReal : STD_LOGIC_VECTOR ( 40 downto 16 );
  signal r_realMul1 : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal rr_aImag : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal rr_aReal : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal rr_bImag : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \rrr_aImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[18]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[19]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[20]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[21]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[22]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[23]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[24]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \rrr_aImag_reg_n_0_[9]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[0]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[10]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[11]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[12]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[13]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[14]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[15]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[16]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[17]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[18]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[19]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[1]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[20]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[21]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[22]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[23]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[24]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[2]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[3]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[4]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[5]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[6]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[7]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[8]\ : STD_LOGIC;
  signal \rrr_aReal_reg_n_0_[9]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \rrr_bImag_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_inst_imaginary_mul_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_imaginary_mul_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NLW_inst_imaginary_mul_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_real_mul_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_real_mul_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NLW_inst_real_mul_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_imaginary_mul_1 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_imaginary_mul_1 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_imaginary_mul_1 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_imaginary_mul_2 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings of inst_imaginary_mul_2 : label is "yes";
  attribute x_core_info of inst_imaginary_mul_2 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_real_mul_1 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings of inst_real_mul_1 : label is "yes";
  attribute x_core_info of inst_real_mul_1 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_real_mul_2 : label is "xbip_multadd_0,xbip_multadd_v3_0_13,{}";
  attribute downgradeipidentifiedwarnings of inst_real_mul_2 : label is "yes";
  attribute x_core_info of inst_real_mul_2 : label is "xbip_multadd_v3_0_13,Vivado 2018.3";
begin
inst_imaginary_mul_1: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__3\
     port map (
      A(24) => \r_aImag_reg_n_0_[24]\,
      A(23) => \r_aImag_reg_n_0_[23]\,
      A(22) => \r_aImag_reg_n_0_[22]\,
      A(21) => \r_aImag_reg_n_0_[21]\,
      A(20) => \r_aImag_reg_n_0_[20]\,
      A(19) => \r_aImag_reg_n_0_[19]\,
      A(18) => \r_aImag_reg_n_0_[18]\,
      A(17) => \r_aImag_reg_n_0_[17]\,
      A(16) => \r_aImag_reg_n_0_[16]\,
      A(15) => \r_aImag_reg_n_0_[15]\,
      A(14) => \r_aImag_reg_n_0_[14]\,
      A(13) => \r_aImag_reg_n_0_[13]\,
      A(12) => \r_aImag_reg_n_0_[12]\,
      A(11) => \r_aImag_reg_n_0_[11]\,
      A(10) => \r_aImag_reg_n_0_[10]\,
      A(9) => \r_aImag_reg_n_0_[9]\,
      A(8) => \r_aImag_reg_n_0_[8]\,
      A(7) => \r_aImag_reg_n_0_[7]\,
      A(6) => \r_aImag_reg_n_0_[6]\,
      A(5) => \r_aImag_reg_n_0_[5]\,
      A(4) => \r_aImag_reg_n_0_[4]\,
      A(3) => \r_aImag_reg_n_0_[3]\,
      A(2) => \r_aImag_reg_n_0_[2]\,
      A(1) => \r_aImag_reg_n_0_[1]\,
      A(0) => \r_aImag_reg_n_0_[0]\,
      B(17 downto 0) => b(17 downto 0),
      C(42 downto 0) => B"0000000000000000000000000000000000000000000",
      CE => '1',
      CLK => i_clk,
      P(42 downto 0) => r_imaginaryMul1(42 downto 0),
      PCOUT(47 downto 0) => NLW_inst_imaginary_mul_1_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '0'
    );
inst_imaginary_mul_2: entity work.fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0
     port map (
      A(24) => \rrr_aReal_reg_n_0_[24]\,
      A(23) => \rrr_aReal_reg_n_0_[23]\,
      A(22) => \rrr_aReal_reg_n_0_[22]\,
      A(21) => \rrr_aReal_reg_n_0_[21]\,
      A(20) => \rrr_aReal_reg_n_0_[20]\,
      A(19) => \rrr_aReal_reg_n_0_[19]\,
      A(18) => \rrr_aReal_reg_n_0_[18]\,
      A(17) => \rrr_aReal_reg_n_0_[17]\,
      A(16) => \rrr_aReal_reg_n_0_[16]\,
      A(15) => \rrr_aReal_reg_n_0_[15]\,
      A(14) => \rrr_aReal_reg_n_0_[14]\,
      A(13) => \rrr_aReal_reg_n_0_[13]\,
      A(12) => \rrr_aReal_reg_n_0_[12]\,
      A(11) => \rrr_aReal_reg_n_0_[11]\,
      A(10) => \rrr_aReal_reg_n_0_[10]\,
      A(9) => \rrr_aReal_reg_n_0_[9]\,
      A(8) => \rrr_aReal_reg_n_0_[8]\,
      A(7) => \rrr_aReal_reg_n_0_[7]\,
      A(6) => \rrr_aReal_reg_n_0_[6]\,
      A(5) => \rrr_aReal_reg_n_0_[5]\,
      A(4) => \rrr_aReal_reg_n_0_[4]\,
      A(3) => \rrr_aReal_reg_n_0_[3]\,
      A(2) => \rrr_aReal_reg_n_0_[2]\,
      A(1) => \rrr_aReal_reg_n_0_[1]\,
      A(0) => \rrr_aReal_reg_n_0_[0]\,
      B(17) => \rrr_bImag_reg_n_0_[17]\,
      B(16) => \rrr_bImag_reg_n_0_[16]\,
      B(15) => \rrr_bImag_reg_n_0_[15]\,
      B(14) => \rrr_bImag_reg_n_0_[14]\,
      B(13) => \rrr_bImag_reg_n_0_[13]\,
      B(12) => \rrr_bImag_reg_n_0_[12]\,
      B(11) => \rrr_bImag_reg_n_0_[11]\,
      B(10) => \rrr_bImag_reg_n_0_[10]\,
      B(9) => \rrr_bImag_reg_n_0_[9]\,
      B(8) => \rrr_bImag_reg_n_0_[8]\,
      B(7) => \rrr_bImag_reg_n_0_[7]\,
      B(6) => \rrr_bImag_reg_n_0_[6]\,
      B(5) => \rrr_bImag_reg_n_0_[5]\,
      B(4) => \rrr_bImag_reg_n_0_[4]\,
      B(3) => \rrr_bImag_reg_n_0_[3]\,
      B(2) => \rrr_bImag_reg_n_0_[2]\,
      B(1) => \rrr_bImag_reg_n_0_[1]\,
      B(0) => \rrr_bImag_reg_n_0_[0]\,
      C(42 downto 0) => r_imaginaryMul1(42 downto 0),
      CE => '1',
      CLK => i_clk,
      P(42 downto 41) => NLW_inst_imaginary_mul_2_P_UNCONNECTED(42 downto 41),
      P(40 downto 16) => r_qImag(40 downto 16),
      P(15 downto 0) => NLW_inst_imaginary_mul_2_P_UNCONNECTED(15 downto 0),
      PCOUT(47 downto 0) => NLW_inst_imaginary_mul_2_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '0'
    );
inst_real_mul_1: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__1\
     port map (
      A(24 downto 0) => a(24 downto 0),
      B(17 downto 0) => b(17 downto 0),
      C(42 downto 0) => B"0000000000000000000000000000000000000000000",
      CE => '1',
      CLK => i_clk,
      P(42 downto 0) => r_realMul1(42 downto 0),
      PCOUT(47 downto 0) => NLW_inst_real_mul_1_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '0'
    );
inst_real_mul_2: entity work.\fourier_bram_DFTStageWrapper_1_0_xbip_multadd_0__2\
     port map (
      A(24) => \rrr_aImag_reg_n_0_[24]\,
      A(23) => \rrr_aImag_reg_n_0_[23]\,
      A(22) => \rrr_aImag_reg_n_0_[22]\,
      A(21) => \rrr_aImag_reg_n_0_[21]\,
      A(20) => \rrr_aImag_reg_n_0_[20]\,
      A(19) => \rrr_aImag_reg_n_0_[19]\,
      A(18) => \rrr_aImag_reg_n_0_[18]\,
      A(17) => \rrr_aImag_reg_n_0_[17]\,
      A(16) => \rrr_aImag_reg_n_0_[16]\,
      A(15) => \rrr_aImag_reg_n_0_[15]\,
      A(14) => \rrr_aImag_reg_n_0_[14]\,
      A(13) => \rrr_aImag_reg_n_0_[13]\,
      A(12) => \rrr_aImag_reg_n_0_[12]\,
      A(11) => \rrr_aImag_reg_n_0_[11]\,
      A(10) => \rrr_aImag_reg_n_0_[10]\,
      A(9) => \rrr_aImag_reg_n_0_[9]\,
      A(8) => \rrr_aImag_reg_n_0_[8]\,
      A(7) => \rrr_aImag_reg_n_0_[7]\,
      A(6) => \rrr_aImag_reg_n_0_[6]\,
      A(5) => \rrr_aImag_reg_n_0_[5]\,
      A(4) => \rrr_aImag_reg_n_0_[4]\,
      A(3) => \rrr_aImag_reg_n_0_[3]\,
      A(2) => \rrr_aImag_reg_n_0_[2]\,
      A(1) => \rrr_aImag_reg_n_0_[1]\,
      A(0) => \rrr_aImag_reg_n_0_[0]\,
      B(17) => \rrr_bImag_reg_n_0_[17]\,
      B(16) => \rrr_bImag_reg_n_0_[16]\,
      B(15) => \rrr_bImag_reg_n_0_[15]\,
      B(14) => \rrr_bImag_reg_n_0_[14]\,
      B(13) => \rrr_bImag_reg_n_0_[13]\,
      B(12) => \rrr_bImag_reg_n_0_[12]\,
      B(11) => \rrr_bImag_reg_n_0_[11]\,
      B(10) => \rrr_bImag_reg_n_0_[10]\,
      B(9) => \rrr_bImag_reg_n_0_[9]\,
      B(8) => \rrr_bImag_reg_n_0_[8]\,
      B(7) => \rrr_bImag_reg_n_0_[7]\,
      B(6) => \rrr_bImag_reg_n_0_[6]\,
      B(5) => \rrr_bImag_reg_n_0_[5]\,
      B(4) => \rrr_bImag_reg_n_0_[4]\,
      B(3) => \rrr_bImag_reg_n_0_[3]\,
      B(2) => \rrr_bImag_reg_n_0_[2]\,
      B(1) => \rrr_bImag_reg_n_0_[1]\,
      B(0) => \rrr_bImag_reg_n_0_[0]\,
      C(42 downto 0) => r_realMul1(42 downto 0),
      CE => '1',
      CLK => i_clk,
      P(42 downto 41) => NLW_inst_real_mul_2_P_UNCONNECTED(42 downto 41),
      P(40 downto 16) => r_qReal(40 downto 16),
      P(15 downto 0) => NLW_inst_real_mul_2_P_UNCONNECTED(15 downto 0),
      PCOUT(47 downto 0) => NLW_inst_real_mul_2_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SUBTRACT => '1'
    );
\o_qImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(16),
      Q => D(0)
    );
\o_qImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(26),
      Q => D(10)
    );
\o_qImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(27),
      Q => D(11)
    );
\o_qImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(28),
      Q => D(12)
    );
\o_qImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(29),
      Q => D(13)
    );
\o_qImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(30),
      Q => D(14)
    );
\o_qImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(31),
      Q => D(15)
    );
\o_qImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(32),
      Q => D(16)
    );
\o_qImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(33),
      Q => D(17)
    );
\o_qImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(34),
      Q => D(18)
    );
\o_qImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(35),
      Q => D(19)
    );
\o_qImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(17),
      Q => D(1)
    );
\o_qImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(36),
      Q => D(20)
    );
\o_qImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(37),
      Q => D(21)
    );
\o_qImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(38),
      Q => D(22)
    );
\o_qImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(39),
      Q => D(23)
    );
\o_qImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(40),
      Q => D(24)
    );
\o_qImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(18),
      Q => D(2)
    );
\o_qImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(19),
      Q => D(3)
    );
\o_qImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(20),
      Q => D(4)
    );
\o_qImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(21),
      Q => D(5)
    );
\o_qImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(22),
      Q => D(6)
    );
\o_qImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(23),
      Q => D(7)
    );
\o_qImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(24),
      Q => D(8)
    );
\o_qImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qImag(25),
      Q => D(9)
    );
\o_qReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(16),
      Q => D(25)
    );
\o_qReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(26),
      Q => D(35)
    );
\o_qReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(27),
      Q => D(36)
    );
\o_qReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(28),
      Q => D(37)
    );
\o_qReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(29),
      Q => D(38)
    );
\o_qReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(30),
      Q => D(39)
    );
\o_qReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(31),
      Q => D(40)
    );
\o_qReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(32),
      Q => D(41)
    );
\o_qReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(33),
      Q => D(42)
    );
\o_qReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(34),
      Q => D(43)
    );
\o_qReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(35),
      Q => D(44)
    );
\o_qReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(17),
      Q => D(26)
    );
\o_qReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(36),
      Q => D(45)
    );
\o_qReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(37),
      Q => D(46)
    );
\o_qReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(38),
      Q => D(47)
    );
\o_qReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(39),
      Q => D(48)
    );
\o_qReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(40),
      Q => D(49)
    );
\o_qReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(18),
      Q => D(27)
    );
\o_qReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(19),
      Q => D(28)
    );
\o_qReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(20),
      Q => D(29)
    );
\o_qReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(21),
      Q => D(30)
    );
\o_qReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(22),
      Q => D(31)
    );
\o_qReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(23),
      Q => D(32)
    );
\o_qReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(24),
      Q => D(33)
    );
\o_qReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_qReal(25),
      Q => D(34)
    );
\r_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(0),
      Q => \r_aImag_reg_n_0_[0]\
    );
\r_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(10),
      Q => \r_aImag_reg_n_0_[10]\
    );
\r_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(11),
      Q => \r_aImag_reg_n_0_[11]\
    );
\r_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(12),
      Q => \r_aImag_reg_n_0_[12]\
    );
\r_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(13),
      Q => \r_aImag_reg_n_0_[13]\
    );
\r_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(14),
      Q => \r_aImag_reg_n_0_[14]\
    );
\r_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(15),
      Q => \r_aImag_reg_n_0_[15]\
    );
\r_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(16),
      Q => \r_aImag_reg_n_0_[16]\
    );
\r_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(17),
      Q => \r_aImag_reg_n_0_[17]\
    );
\r_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(18),
      Q => \r_aImag_reg_n_0_[18]\
    );
\r_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(19),
      Q => \r_aImag_reg_n_0_[19]\
    );
\r_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(1),
      Q => \r_aImag_reg_n_0_[1]\
    );
\r_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(20),
      Q => \r_aImag_reg_n_0_[20]\
    );
\r_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(21),
      Q => \r_aImag_reg_n_0_[21]\
    );
\r_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(22),
      Q => \r_aImag_reg_n_0_[22]\
    );
\r_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(23),
      Q => \r_aImag_reg_n_0_[23]\
    );
\r_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(24),
      Q => \r_aImag_reg_n_0_[24]\
    );
\r_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(2),
      Q => \r_aImag_reg_n_0_[2]\
    );
\r_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(3),
      Q => \r_aImag_reg_n_0_[3]\
    );
\r_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(4),
      Q => \r_aImag_reg_n_0_[4]\
    );
\r_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(5),
      Q => \r_aImag_reg_n_0_[5]\
    );
\r_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(6),
      Q => \r_aImag_reg_n_0_[6]\
    );
\r_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(7),
      Q => \r_aImag_reg_n_0_[7]\
    );
\r_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(8),
      Q => \r_aImag_reg_n_0_[8]\
    );
\r_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => Q(9),
      Q => \r_aImag_reg_n_0_[9]\
    );
\r_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(0),
      Q => a(0)
    );
\r_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(10),
      Q => a(10)
    );
\r_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(11),
      Q => a(11)
    );
\r_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(12),
      Q => a(12)
    );
\r_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(13),
      Q => a(13)
    );
\r_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(14),
      Q => a(14)
    );
\r_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(15),
      Q => a(15)
    );
\r_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(16),
      Q => a(16)
    );
\r_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(17),
      Q => a(17)
    );
\r_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(18),
      Q => a(18)
    );
\r_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(19),
      Q => a(19)
    );
\r_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(1),
      Q => a(1)
    );
\r_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(20),
      Q => a(20)
    );
\r_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(21),
      Q => a(21)
    );
\r_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(22),
      Q => a(22)
    );
\r_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(23),
      Q => a(23)
    );
\r_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(24),
      Q => a(24)
    );
\r_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(2),
      Q => a(2)
    );
\r_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(3),
      Q => a(3)
    );
\r_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(4),
      Q => a(4)
    );
\r_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(5),
      Q => a(5)
    );
\r_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(6),
      Q => a(6)
    );
\r_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(7),
      Q => a(7)
    );
\r_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(8),
      Q => a(8)
    );
\r_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aReal_reg[24]_0\(9),
      Q => a(9)
    );
\r_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(0),
      Q => r_bImag(0)
    );
\r_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(10),
      Q => r_bImag(10)
    );
\r_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(11),
      Q => r_bImag(11)
    );
\r_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(12),
      Q => r_bImag(12)
    );
\r_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(13),
      Q => r_bImag(13)
    );
\r_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(14),
      Q => r_bImag(14)
    );
\r_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(15),
      Q => r_bImag(15)
    );
\r_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(16),
      Q => r_bImag(16)
    );
\r_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(17),
      Q => r_bImag(17)
    );
\r_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(1),
      Q => r_bImag(1)
    );
\r_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(2),
      Q => r_bImag(2)
    );
\r_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(3),
      Q => r_bImag(3)
    );
\r_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(4),
      Q => r_bImag(4)
    );
\r_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(5),
      Q => r_bImag(5)
    );
\r_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(6),
      Q => r_bImag(6)
    );
\r_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(7),
      Q => r_bImag(7)
    );
\r_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(8),
      Q => r_bImag(8)
    );
\r_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bImag_reg[17]_0\(9),
      Q => r_bImag(9)
    );
\r_bReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(0),
      Q => b(0)
    );
\r_bReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(10),
      Q => b(10)
    );
\r_bReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(11),
      Q => b(11)
    );
\r_bReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(12),
      Q => b(12)
    );
\r_bReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(13),
      Q => b(13)
    );
\r_bReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(14),
      Q => b(14)
    );
\r_bReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(15),
      Q => b(15)
    );
\r_bReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(16),
      Q => b(16)
    );
\r_bReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(17),
      Q => b(17)
    );
\r_bReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(1),
      Q => b(1)
    );
\r_bReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(2),
      Q => b(2)
    );
\r_bReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(3),
      Q => b(3)
    );
\r_bReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(4),
      Q => b(4)
    );
\r_bReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(5),
      Q => b(5)
    );
\r_bReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(6),
      Q => b(6)
    );
\r_bReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(7),
      Q => b(7)
    );
\r_bReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(8),
      Q => b(8)
    );
\r_bReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_bReal_reg[17]_0\(9),
      Q => b(9)
    );
\rr_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[0]\,
      Q => rr_aImag(0)
    );
\rr_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[10]\,
      Q => rr_aImag(10)
    );
\rr_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[11]\,
      Q => rr_aImag(11)
    );
\rr_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[12]\,
      Q => rr_aImag(12)
    );
\rr_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[13]\,
      Q => rr_aImag(13)
    );
\rr_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[14]\,
      Q => rr_aImag(14)
    );
\rr_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[15]\,
      Q => rr_aImag(15)
    );
\rr_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[16]\,
      Q => rr_aImag(16)
    );
\rr_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[17]\,
      Q => rr_aImag(17)
    );
\rr_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[18]\,
      Q => rr_aImag(18)
    );
\rr_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[19]\,
      Q => rr_aImag(19)
    );
\rr_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[1]\,
      Q => rr_aImag(1)
    );
\rr_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[20]\,
      Q => rr_aImag(20)
    );
\rr_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[21]\,
      Q => rr_aImag(21)
    );
\rr_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[22]\,
      Q => rr_aImag(22)
    );
\rr_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[23]\,
      Q => rr_aImag(23)
    );
\rr_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[24]\,
      Q => rr_aImag(24)
    );
\rr_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[2]\,
      Q => rr_aImag(2)
    );
\rr_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[3]\,
      Q => rr_aImag(3)
    );
\rr_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[4]\,
      Q => rr_aImag(4)
    );
\rr_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[5]\,
      Q => rr_aImag(5)
    );
\rr_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[6]\,
      Q => rr_aImag(6)
    );
\rr_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[7]\,
      Q => rr_aImag(7)
    );
\rr_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[8]\,
      Q => rr_aImag(8)
    );
\rr_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => \r_aImag_reg_n_0_[9]\,
      Q => rr_aImag(9)
    );
\rr_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(0),
      Q => rr_aReal(0)
    );
\rr_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(10),
      Q => rr_aReal(10)
    );
\rr_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(11),
      Q => rr_aReal(11)
    );
\rr_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(12),
      Q => rr_aReal(12)
    );
\rr_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(13),
      Q => rr_aReal(13)
    );
\rr_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(14),
      Q => rr_aReal(14)
    );
\rr_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(15),
      Q => rr_aReal(15)
    );
\rr_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(16),
      Q => rr_aReal(16)
    );
\rr_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(17),
      Q => rr_aReal(17)
    );
\rr_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(18),
      Q => rr_aReal(18)
    );
\rr_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(19),
      Q => rr_aReal(19)
    );
\rr_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(1),
      Q => rr_aReal(1)
    );
\rr_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(20),
      Q => rr_aReal(20)
    );
\rr_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(21),
      Q => rr_aReal(21)
    );
\rr_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(22),
      Q => rr_aReal(22)
    );
\rr_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(23),
      Q => rr_aReal(23)
    );
\rr_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(24),
      Q => rr_aReal(24)
    );
\rr_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(2),
      Q => rr_aReal(2)
    );
\rr_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(3),
      Q => rr_aReal(3)
    );
\rr_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(4),
      Q => rr_aReal(4)
    );
\rr_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(5),
      Q => rr_aReal(5)
    );
\rr_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(6),
      Q => rr_aReal(6)
    );
\rr_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(7),
      Q => rr_aReal(7)
    );
\rr_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(8),
      Q => rr_aReal(8)
    );
\rr_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => a(9),
      Q => rr_aReal(9)
    );
\rr_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(0),
      Q => rr_bImag(0)
    );
\rr_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(10),
      Q => rr_bImag(10)
    );
\rr_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(11),
      Q => rr_bImag(11)
    );
\rr_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(12),
      Q => rr_bImag(12)
    );
\rr_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(13),
      Q => rr_bImag(13)
    );
\rr_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(14),
      Q => rr_bImag(14)
    );
\rr_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(15),
      Q => rr_bImag(15)
    );
\rr_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(16),
      Q => rr_bImag(16)
    );
\rr_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(17),
      Q => rr_bImag(17)
    );
\rr_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(1),
      Q => rr_bImag(1)
    );
\rr_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(2),
      Q => rr_bImag(2)
    );
\rr_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(3),
      Q => rr_bImag(3)
    );
\rr_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(4),
      Q => rr_bImag(4)
    );
\rr_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(5),
      Q => rr_bImag(5)
    );
\rr_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(6),
      Q => rr_bImag(6)
    );
\rr_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(7),
      Q => rr_bImag(7)
    );
\rr_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(8),
      Q => rr_bImag(8)
    );
\rr_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bImag(9),
      Q => rr_bImag(9)
    );
\rrr_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(0),
      Q => \rrr_aImag_reg_n_0_[0]\
    );
\rrr_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(10),
      Q => \rrr_aImag_reg_n_0_[10]\
    );
\rrr_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(11),
      Q => \rrr_aImag_reg_n_0_[11]\
    );
\rrr_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(12),
      Q => \rrr_aImag_reg_n_0_[12]\
    );
\rrr_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(13),
      Q => \rrr_aImag_reg_n_0_[13]\
    );
\rrr_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(14),
      Q => \rrr_aImag_reg_n_0_[14]\
    );
\rrr_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(15),
      Q => \rrr_aImag_reg_n_0_[15]\
    );
\rrr_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(16),
      Q => \rrr_aImag_reg_n_0_[16]\
    );
\rrr_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(17),
      Q => \rrr_aImag_reg_n_0_[17]\
    );
\rrr_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(18),
      Q => \rrr_aImag_reg_n_0_[18]\
    );
\rrr_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(19),
      Q => \rrr_aImag_reg_n_0_[19]\
    );
\rrr_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(1),
      Q => \rrr_aImag_reg_n_0_[1]\
    );
\rrr_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(20),
      Q => \rrr_aImag_reg_n_0_[20]\
    );
\rrr_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(21),
      Q => \rrr_aImag_reg_n_0_[21]\
    );
\rrr_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(22),
      Q => \rrr_aImag_reg_n_0_[22]\
    );
\rrr_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(23),
      Q => \rrr_aImag_reg_n_0_[23]\
    );
\rrr_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(24),
      Q => \rrr_aImag_reg_n_0_[24]\
    );
\rrr_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(2),
      Q => \rrr_aImag_reg_n_0_[2]\
    );
\rrr_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(3),
      Q => \rrr_aImag_reg_n_0_[3]\
    );
\rrr_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(4),
      Q => \rrr_aImag_reg_n_0_[4]\
    );
\rrr_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(5),
      Q => \rrr_aImag_reg_n_0_[5]\
    );
\rrr_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(6),
      Q => \rrr_aImag_reg_n_0_[6]\
    );
\rrr_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(7),
      Q => \rrr_aImag_reg_n_0_[7]\
    );
\rrr_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(8),
      Q => \rrr_aImag_reg_n_0_[8]\
    );
\rrr_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aImag(9),
      Q => \rrr_aImag_reg_n_0_[9]\
    );
\rrr_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(0),
      Q => \rrr_aReal_reg_n_0_[0]\
    );
\rrr_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(10),
      Q => \rrr_aReal_reg_n_0_[10]\
    );
\rrr_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(11),
      Q => \rrr_aReal_reg_n_0_[11]\
    );
\rrr_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(12),
      Q => \rrr_aReal_reg_n_0_[12]\
    );
\rrr_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(13),
      Q => \rrr_aReal_reg_n_0_[13]\
    );
\rrr_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(14),
      Q => \rrr_aReal_reg_n_0_[14]\
    );
\rrr_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(15),
      Q => \rrr_aReal_reg_n_0_[15]\
    );
\rrr_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(16),
      Q => \rrr_aReal_reg_n_0_[16]\
    );
\rrr_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(17),
      Q => \rrr_aReal_reg_n_0_[17]\
    );
\rrr_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(18),
      Q => \rrr_aReal_reg_n_0_[18]\
    );
\rrr_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(19),
      Q => \rrr_aReal_reg_n_0_[19]\
    );
\rrr_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(1),
      Q => \rrr_aReal_reg_n_0_[1]\
    );
\rrr_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(20),
      Q => \rrr_aReal_reg_n_0_[20]\
    );
\rrr_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(21),
      Q => \rrr_aReal_reg_n_0_[21]\
    );
\rrr_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(22),
      Q => \rrr_aReal_reg_n_0_[22]\
    );
\rrr_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(23),
      Q => \rrr_aReal_reg_n_0_[23]\
    );
\rrr_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(24),
      Q => \rrr_aReal_reg_n_0_[24]\
    );
\rrr_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(2),
      Q => \rrr_aReal_reg_n_0_[2]\
    );
\rrr_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(3),
      Q => \rrr_aReal_reg_n_0_[3]\
    );
\rrr_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(4),
      Q => \rrr_aReal_reg_n_0_[4]\
    );
\rrr_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(5),
      Q => \rrr_aReal_reg_n_0_[5]\
    );
\rrr_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(6),
      Q => \rrr_aReal_reg_n_0_[6]\
    );
\rrr_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(7),
      Q => \rrr_aReal_reg_n_0_[7]\
    );
\rrr_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(8),
      Q => \rrr_aReal_reg_n_0_[8]\
    );
\rrr_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_aReal(9),
      Q => \rrr_aReal_reg_n_0_[9]\
    );
\rrr_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(0),
      Q => \rrr_bImag_reg_n_0_[0]\
    );
\rrr_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(10),
      Q => \rrr_bImag_reg_n_0_[10]\
    );
\rrr_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(11),
      Q => \rrr_bImag_reg_n_0_[11]\
    );
\rrr_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(12),
      Q => \rrr_bImag_reg_n_0_[12]\
    );
\rrr_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(13),
      Q => \rrr_bImag_reg_n_0_[13]\
    );
\rrr_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(14),
      Q => \rrr_bImag_reg_n_0_[14]\
    );
\rrr_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(15),
      Q => \rrr_bImag_reg_n_0_[15]\
    );
\rrr_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(16),
      Q => \rrr_bImag_reg_n_0_[16]\
    );
\rrr_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(17),
      Q => \rrr_bImag_reg_n_0_[17]\
    );
\rrr_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(1),
      Q => \rrr_bImag_reg_n_0_[1]\
    );
\rrr_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(2),
      Q => \rrr_bImag_reg_n_0_[2]\
    );
\rrr_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(3),
      Q => \rrr_bImag_reg_n_0_[3]\
    );
\rrr_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(4),
      Q => \rrr_bImag_reg_n_0_[4]\
    );
\rrr_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(5),
      Q => \rrr_bImag_reg_n_0_[5]\
    );
\rrr_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(6),
      Q => \rrr_bImag_reg_n_0_[6]\
    );
\rrr_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(7),
      Q => \rrr_bImag_reg_n_0_[7]\
    );
\rrr_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(8),
      Q => \rrr_bImag_reg_n_0_[8]\
    );
\rrr_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => rr_bImag(9),
      Q => \rrr_bImag_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_eFunctionRom is
  port (
    o_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_eFunctionRom : entity is "eFunctionRom";
end fourier_bram_DFTStageWrapper_1_0_eFunctionRom;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_eFunctionRom is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_rom_e_imag : label is "blk_rom_e_imag,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_rom_e_imag : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_rom_e_imag : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of inst_rom_e_real : label is "blk_rom_e_real,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings of inst_rom_e_real : label is "yes";
  attribute x_core_info of inst_rom_e_real : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
inst_rom_e_imag: entity work.fourier_bram_DFTStageWrapper_1_0_blk_rom_e_imag
     port map (
      addra(7 downto 0) => Q(7 downto 0),
      clka => i_clk,
      douta(17 downto 0) => o_data(17 downto 0)
    );
inst_rom_e_real: entity work.fourier_bram_DFTStageWrapper_1_0_blk_rom_e_real
     port map (
      addra(7 downto 0) => Q(7 downto 0),
      clka => i_clk,
      douta(17 downto 0) => o_data(35 downto 18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end fourier_bram_DFTStageWrapper_1_0_fifo_generator_ramfifo;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.fourier_bram_DFTStageWrapper_1_0_rd_logic
     port map (
      E(0) => p_7_out,
      Q(0) => rd_pntr_plus1(8),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => p_11_out(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => p_12_out(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_21\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(4),
      ram_rd_en_i => ram_rd_en_i,
      rd_en => rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.fourier_bram_DFTStageWrapper_1_0_wr_logic
     port map (
      E(0) => p_7_out,
      Q(7 downto 0) => p_12_out(7 downto 0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_11_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \grss.rsts/c2/v1_reg\(4),
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(0) => p_0_out(8),
      \gmux.gm[4].gms.ms_2\(0) => rd_pntr_plus1(8),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg(0) => p_17_out,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.fourier_bram_DFTStageWrapper_1_0_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => p_17_out,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => p_0_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => p_11_out(8 downto 0),
      E(0) => p_5_out,
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      ram_rd_en_i => ram_rd_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_DFTStage is
  port (
    enb : out STD_LOGIC;
    o_freqDataEn : out STD_LOGIC;
    r_state : out STD_LOGIC;
    o_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_freqDataIndex : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_bramWdata_reg[49]_0\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_data_reg[24]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_dataValid : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 49 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_DFTStage : entity is "DFTStage";
end fourier_bram_DFTStageWrapper_1_0_DFTStage;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_DFTStage is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal o_qImag : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal o_qReal : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_aImag : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_aReal : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \r_aReal[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[19]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[23]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_aReal[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_aReal_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal r_bImag_0 : STD_LOGIC;
  signal \r_bImag_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[10]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[11]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[12]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[13]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[14]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[15]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[16]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[17]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[7]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[8]\ : STD_LOGIC;
  signal \r_bImag_reg_n_0_[9]\ : STD_LOGIC;
  signal r_bReal : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal r_bramRe_i_1_n_0 : STD_LOGIC;
  signal r_bramWaddr0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_bramWaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_bramWaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_bramWaddr[7]_i_2_n_0\ : STD_LOGIC;
  signal r_bramWe_i_1_n_0 : STD_LOGIC;
  signal r_bramWe_i_2_n_0 : STD_LOGIC;
  signal r_bramWe_i_3_n_0 : STD_LOGIC;
  signal r_data : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_data0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \r_data0_carry__0_n_0\ : STD_LOGIC;
  signal \r_data0_carry__0_n_1\ : STD_LOGIC;
  signal \r_data0_carry__0_n_2\ : STD_LOGIC;
  signal \r_data0_carry__0_n_3\ : STD_LOGIC;
  signal \r_data0_carry__1_n_0\ : STD_LOGIC;
  signal \r_data0_carry__1_n_1\ : STD_LOGIC;
  signal \r_data0_carry__1_n_2\ : STD_LOGIC;
  signal \r_data0_carry__1_n_3\ : STD_LOGIC;
  signal \r_data0_carry__2_n_0\ : STD_LOGIC;
  signal \r_data0_carry__2_n_1\ : STD_LOGIC;
  signal \r_data0_carry__2_n_2\ : STD_LOGIC;
  signal \r_data0_carry__2_n_3\ : STD_LOGIC;
  signal \r_data0_carry__3_n_0\ : STD_LOGIC;
  signal \r_data0_carry__3_n_1\ : STD_LOGIC;
  signal \r_data0_carry__3_n_2\ : STD_LOGIC;
  signal \r_data0_carry__3_n_3\ : STD_LOGIC;
  signal \r_data0_carry__4_n_0\ : STD_LOGIC;
  signal \r_data0_carry__4_n_1\ : STD_LOGIC;
  signal \r_data0_carry__4_n_2\ : STD_LOGIC;
  signal \r_data0_carry__4_n_3\ : STD_LOGIC;
  signal r_data0_carry_n_0 : STD_LOGIC;
  signal r_data0_carry_n_1 : STD_LOGIC;
  signal r_data0_carry_n_2 : STD_LOGIC;
  signal r_data0_carry_n_3 : STD_LOGIC;
  signal \r_k[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_k[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_k[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_k_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_k_reg__1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^r_state\ : STD_LOGIC;
  signal r_state_i_1_n_0 : STD_LOGIC;
  signal r_state_i_2_n_0 : STD_LOGIC;
  signal s_eData : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_r_aReal_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_aReal_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_data0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_data0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of o_ready_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_bramWaddr[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_bramWaddr[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_bramWaddr[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_bramWaddr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_bramWaddr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_bramWaddr[7]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of r_bramWe_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of r_bramWe_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_k[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_k[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_k[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_k[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_k[7]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_k[8]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of r_state_i_1 : label is "soft_lutpair4";
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  r_state <= \^r_state\;
inst_ComplexMultiply: entity work.fourier_bram_DFTStageWrapper_1_0_ComplexMultiply
     port map (
      D(49 downto 25) => o_qReal(24 downto 0),
      D(24 downto 0) => o_qImag(24 downto 0),
      Q(24 downto 0) => r_aImag(24 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      \r_aReal_reg[24]_0\(24 downto 0) => r_aReal(24 downto 0),
      \r_bImag_reg[17]_0\(17) => \r_bImag_reg_n_0_[17]\,
      \r_bImag_reg[17]_0\(16) => \r_bImag_reg_n_0_[16]\,
      \r_bImag_reg[17]_0\(15) => \r_bImag_reg_n_0_[15]\,
      \r_bImag_reg[17]_0\(14) => \r_bImag_reg_n_0_[14]\,
      \r_bImag_reg[17]_0\(13) => \r_bImag_reg_n_0_[13]\,
      \r_bImag_reg[17]_0\(12) => \r_bImag_reg_n_0_[12]\,
      \r_bImag_reg[17]_0\(11) => \r_bImag_reg_n_0_[11]\,
      \r_bImag_reg[17]_0\(10) => \r_bImag_reg_n_0_[10]\,
      \r_bImag_reg[17]_0\(9) => \r_bImag_reg_n_0_[9]\,
      \r_bImag_reg[17]_0\(8) => \r_bImag_reg_n_0_[8]\,
      \r_bImag_reg[17]_0\(7) => \r_bImag_reg_n_0_[7]\,
      \r_bImag_reg[17]_0\(6) => \r_bImag_reg_n_0_[6]\,
      \r_bImag_reg[17]_0\(5) => \r_bImag_reg_n_0_[5]\,
      \r_bImag_reg[17]_0\(4) => \r_bImag_reg_n_0_[4]\,
      \r_bImag_reg[17]_0\(3) => \r_bImag_reg_n_0_[3]\,
      \r_bImag_reg[17]_0\(2) => \r_bImag_reg_n_0_[2]\,
      \r_bImag_reg[17]_0\(1) => \r_bImag_reg_n_0_[1]\,
      \r_bImag_reg[17]_0\(0) => \r_bImag_reg_n_0_[0]\,
      \r_bReal_reg[17]_0\(17 downto 0) => r_bReal(17 downto 0)
    );
inst_eFunctionRom: entity work.fourier_bram_DFTStageWrapper_1_0_eFunctionRom
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      i_clk => i_clk,
      o_data(35 downto 0) => s_eData(35 downto 0)
    );
inst_fifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_dataValid,
      I1 => \^r_state\,
      O => \^e\(0)
    );
o_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_state\,
      O => o_ready
    );
\r_aImag[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => r_bramWe_i_2_n_0,
      I1 => \r_k_reg__0\(2),
      I2 => r_bramWe_i_3_n_0,
      I3 => \r_k_reg__1\(8),
      I4 => \^r_state\,
      I5 => \r_k_reg__0\(3),
      O => r_bImag_0
    );
\r_aImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(0),
      Q => r_aImag(0)
    );
\r_aImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(10),
      Q => r_aImag(10)
    );
\r_aImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(11),
      Q => r_aImag(11)
    );
\r_aImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(12),
      Q => r_aImag(12)
    );
\r_aImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(13),
      Q => r_aImag(13)
    );
\r_aImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(14),
      Q => r_aImag(14)
    );
\r_aImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(15),
      Q => r_aImag(15)
    );
\r_aImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(16),
      Q => r_aImag(16)
    );
\r_aImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(17),
      Q => r_aImag(17)
    );
\r_aImag_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(18),
      Q => r_aImag(18)
    );
\r_aImag_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(19),
      Q => r_aImag(19)
    );
\r_aImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(1),
      Q => r_aImag(1)
    );
\r_aImag_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(20),
      Q => r_aImag(20)
    );
\r_aImag_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(21),
      Q => r_aImag(21)
    );
\r_aImag_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(22),
      Q => r_aImag(22)
    );
\r_aImag_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(23),
      Q => r_aImag(23)
    );
\r_aImag_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(24),
      Q => r_aImag(24)
    );
\r_aImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(2),
      Q => r_aImag(2)
    );
\r_aImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(3),
      Q => r_aImag(3)
    );
\r_aImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(4),
      Q => r_aImag(4)
    );
\r_aImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(5),
      Q => r_aImag(5)
    );
\r_aImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(6),
      Q => r_aImag(6)
    );
\r_aImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(7),
      Q => r_aImag(7)
    );
\r_aImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(8),
      Q => r_aImag(8)
    );
\r_aImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => doutb(9),
      Q => r_aImag(9)
    );
\r_aReal[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(11),
      I1 => doutb(36),
      O => \r_aReal[11]_i_2_n_0\
    );
\r_aReal[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(10),
      I1 => doutb(35),
      O => \r_aReal[11]_i_3_n_0\
    );
\r_aReal[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(9),
      I1 => doutb(34),
      O => \r_aReal[11]_i_4_n_0\
    );
\r_aReal[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(8),
      I1 => doutb(33),
      O => \r_aReal[11]_i_5_n_0\
    );
\r_aReal[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(15),
      I1 => doutb(40),
      O => \r_aReal[15]_i_2_n_0\
    );
\r_aReal[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(14),
      I1 => doutb(39),
      O => \r_aReal[15]_i_3_n_0\
    );
\r_aReal[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(13),
      I1 => doutb(38),
      O => \r_aReal[15]_i_4_n_0\
    );
\r_aReal[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(12),
      I1 => doutb(37),
      O => \r_aReal[15]_i_5_n_0\
    );
\r_aReal[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(19),
      I1 => doutb(44),
      O => \r_aReal[19]_i_2_n_0\
    );
\r_aReal[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(18),
      I1 => doutb(43),
      O => \r_aReal[19]_i_3_n_0\
    );
\r_aReal[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(17),
      I1 => doutb(42),
      O => \r_aReal[19]_i_4_n_0\
    );
\r_aReal[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(16),
      I1 => doutb(41),
      O => \r_aReal[19]_i_5_n_0\
    );
\r_aReal[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(23),
      I1 => doutb(48),
      O => \r_aReal[23]_i_2_n_0\
    );
\r_aReal[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(22),
      I1 => doutb(47),
      O => \r_aReal[23]_i_3_n_0\
    );
\r_aReal[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(21),
      I1 => doutb(46),
      O => \r_aReal[23]_i_4_n_0\
    );
\r_aReal[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(20),
      I1 => doutb(45),
      O => \r_aReal[23]_i_5_n_0\
    );
\r_aReal[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(24),
      I1 => doutb(49),
      O => \r_aReal[24]_i_2_n_0\
    );
\r_aReal[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(3),
      I1 => doutb(28),
      O => \r_aReal[3]_i_2_n_0\
    );
\r_aReal[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(2),
      I1 => doutb(27),
      O => \r_aReal[3]_i_3_n_0\
    );
\r_aReal[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(1),
      I1 => doutb(26),
      O => \r_aReal[3]_i_4_n_0\
    );
\r_aReal[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(0),
      I1 => doutb(25),
      O => \r_aReal[3]_i_5_n_0\
    );
\r_aReal[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(7),
      I1 => doutb(32),
      O => \r_aReal[7]_i_2_n_0\
    );
\r_aReal[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(6),
      I1 => doutb(31),
      O => \r_aReal[7]_i_3_n_0\
    );
\r_aReal[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(5),
      I1 => doutb(30),
      O => \r_aReal[7]_i_4_n_0\
    );
\r_aReal[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_data(4),
      I1 => doutb(29),
      O => \r_aReal[7]_i_5_n_0\
    );
\r_aReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(0),
      Q => r_aReal(0)
    );
\r_aReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(10),
      Q => r_aReal(10)
    );
\r_aReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(11),
      Q => r_aReal(11)
    );
\r_aReal_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[7]_i_1_n_0\,
      CO(3) => \r_aReal_reg[11]_i_1_n_0\,
      CO(2) => \r_aReal_reg[11]_i_1_n_1\,
      CO(1) => \r_aReal_reg[11]_i_1_n_2\,
      CO(0) => \r_aReal_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(11 downto 8),
      O(3 downto 0) => \p_0_in__0\(11 downto 8),
      S(3) => \r_aReal[11]_i_2_n_0\,
      S(2) => \r_aReal[11]_i_3_n_0\,
      S(1) => \r_aReal[11]_i_4_n_0\,
      S(0) => \r_aReal[11]_i_5_n_0\
    );
\r_aReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(12),
      Q => r_aReal(12)
    );
\r_aReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(13),
      Q => r_aReal(13)
    );
\r_aReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(14),
      Q => r_aReal(14)
    );
\r_aReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(15),
      Q => r_aReal(15)
    );
\r_aReal_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[11]_i_1_n_0\,
      CO(3) => \r_aReal_reg[15]_i_1_n_0\,
      CO(2) => \r_aReal_reg[15]_i_1_n_1\,
      CO(1) => \r_aReal_reg[15]_i_1_n_2\,
      CO(0) => \r_aReal_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(15 downto 12),
      O(3 downto 0) => \p_0_in__0\(15 downto 12),
      S(3) => \r_aReal[15]_i_2_n_0\,
      S(2) => \r_aReal[15]_i_3_n_0\,
      S(1) => \r_aReal[15]_i_4_n_0\,
      S(0) => \r_aReal[15]_i_5_n_0\
    );
\r_aReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(16),
      Q => r_aReal(16)
    );
\r_aReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(17),
      Q => r_aReal(17)
    );
\r_aReal_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(18),
      Q => r_aReal(18)
    );
\r_aReal_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(19),
      Q => r_aReal(19)
    );
\r_aReal_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[15]_i_1_n_0\,
      CO(3) => \r_aReal_reg[19]_i_1_n_0\,
      CO(2) => \r_aReal_reg[19]_i_1_n_1\,
      CO(1) => \r_aReal_reg[19]_i_1_n_2\,
      CO(0) => \r_aReal_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(19 downto 16),
      O(3 downto 0) => \p_0_in__0\(19 downto 16),
      S(3) => \r_aReal[19]_i_2_n_0\,
      S(2) => \r_aReal[19]_i_3_n_0\,
      S(1) => \r_aReal[19]_i_4_n_0\,
      S(0) => \r_aReal[19]_i_5_n_0\
    );
\r_aReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(1),
      Q => r_aReal(1)
    );
\r_aReal_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(20),
      Q => r_aReal(20)
    );
\r_aReal_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(21),
      Q => r_aReal(21)
    );
\r_aReal_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(22),
      Q => r_aReal(22)
    );
\r_aReal_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(23),
      Q => r_aReal(23)
    );
\r_aReal_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[19]_i_1_n_0\,
      CO(3) => \r_aReal_reg[23]_i_1_n_0\,
      CO(2) => \r_aReal_reg[23]_i_1_n_1\,
      CO(1) => \r_aReal_reg[23]_i_1_n_2\,
      CO(0) => \r_aReal_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(23 downto 20),
      O(3 downto 0) => \p_0_in__0\(23 downto 20),
      S(3) => \r_aReal[23]_i_2_n_0\,
      S(2) => \r_aReal[23]_i_3_n_0\,
      S(1) => \r_aReal[23]_i_4_n_0\,
      S(0) => \r_aReal[23]_i_5_n_0\
    );
\r_aReal_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(24),
      Q => r_aReal(24)
    );
\r_aReal_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_r_aReal_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_aReal_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__0\(24),
      S(3 downto 1) => B"000",
      S(0) => \r_aReal[24]_i_2_n_0\
    );
\r_aReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(2),
      Q => r_aReal(2)
    );
\r_aReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(3),
      Q => r_aReal(3)
    );
\r_aReal_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_aReal_reg[3]_i_1_n_0\,
      CO(2) => \r_aReal_reg[3]_i_1_n_1\,
      CO(1) => \r_aReal_reg[3]_i_1_n_2\,
      CO(0) => \r_aReal_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(3 downto 0),
      S(3) => \r_aReal[3]_i_2_n_0\,
      S(2) => \r_aReal[3]_i_3_n_0\,
      S(1) => \r_aReal[3]_i_4_n_0\,
      S(0) => \r_aReal[3]_i_5_n_0\
    );
\r_aReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(4),
      Q => r_aReal(4)
    );
\r_aReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(5),
      Q => r_aReal(5)
    );
\r_aReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(6),
      Q => r_aReal(6)
    );
\r_aReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(7),
      Q => r_aReal(7)
    );
\r_aReal_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_aReal_reg[3]_i_1_n_0\,
      CO(3) => \r_aReal_reg[7]_i_1_n_0\,
      CO(2) => \r_aReal_reg[7]_i_1_n_1\,
      CO(1) => \r_aReal_reg[7]_i_1_n_2\,
      CO(0) => \r_aReal_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_data(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(7 downto 4),
      S(3) => \r_aReal[7]_i_2_n_0\,
      S(2) => \r_aReal[7]_i_3_n_0\,
      S(1) => \r_aReal[7]_i_4_n_0\,
      S(0) => \r_aReal[7]_i_5_n_0\
    );
\r_aReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(8),
      Q => r_aReal(8)
    );
\r_aReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => \p_0_in__0\(9),
      Q => r_aReal(9)
    );
\r_bImag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(0),
      Q => \r_bImag_reg_n_0_[0]\
    );
\r_bImag_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(10),
      Q => \r_bImag_reg_n_0_[10]\
    );
\r_bImag_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(11),
      Q => \r_bImag_reg_n_0_[11]\
    );
\r_bImag_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(12),
      Q => \r_bImag_reg_n_0_[12]\
    );
\r_bImag_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(13),
      Q => \r_bImag_reg_n_0_[13]\
    );
\r_bImag_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(14),
      Q => \r_bImag_reg_n_0_[14]\
    );
\r_bImag_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(15),
      Q => \r_bImag_reg_n_0_[15]\
    );
\r_bImag_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(16),
      Q => \r_bImag_reg_n_0_[16]\
    );
\r_bImag_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(17),
      Q => \r_bImag_reg_n_0_[17]\
    );
\r_bImag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(1),
      Q => \r_bImag_reg_n_0_[1]\
    );
\r_bImag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(2),
      Q => \r_bImag_reg_n_0_[2]\
    );
\r_bImag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(3),
      Q => \r_bImag_reg_n_0_[3]\
    );
\r_bImag_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(4),
      Q => \r_bImag_reg_n_0_[4]\
    );
\r_bImag_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(5),
      Q => \r_bImag_reg_n_0_[5]\
    );
\r_bImag_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(6),
      Q => \r_bImag_reg_n_0_[6]\
    );
\r_bImag_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(7),
      Q => \r_bImag_reg_n_0_[7]\
    );
\r_bImag_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(8),
      Q => \r_bImag_reg_n_0_[8]\
    );
\r_bImag_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(9),
      Q => \r_bImag_reg_n_0_[9]\
    );
\r_bReal_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(18),
      Q => r_bReal(0)
    );
\r_bReal_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(28),
      Q => r_bReal(10)
    );
\r_bReal_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(29),
      Q => r_bReal(11)
    );
\r_bReal_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(30),
      Q => r_bReal(12)
    );
\r_bReal_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(31),
      Q => r_bReal(13)
    );
\r_bReal_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(32),
      Q => r_bReal(14)
    );
\r_bReal_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(33),
      Q => r_bReal(15)
    );
\r_bReal_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(34),
      Q => r_bReal(16)
    );
\r_bReal_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(35),
      Q => r_bReal(17)
    );
\r_bReal_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(19),
      Q => r_bReal(1)
    );
\r_bReal_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(20),
      Q => r_bReal(2)
    );
\r_bReal_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(21),
      Q => r_bReal(3)
    );
\r_bReal_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(22),
      Q => r_bReal(4)
    );
\r_bReal_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(23),
      Q => r_bReal(5)
    );
\r_bReal_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(24),
      Q => r_bReal(6)
    );
\r_bReal_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(25),
      Q => r_bReal(7)
    );
\r_bReal_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(26),
      Q => r_bReal(8)
    );
\r_bReal_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bImag_0,
      CLR => i_reset,
      D => s_eData(27),
      Q => r_bReal(9)
    );
r_bramRe_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_state\,
      I1 => \r_k_reg__1\(8),
      O => r_bramRe_i_1_n_0
    );
r_bramRe_reg: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bramRe_i_1_n_0,
      Q => enb
    );
\r_bramWaddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      O => r_bramWaddr0(0)
    );
\r_bramWaddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      I1 => \r_k_reg__0\(1),
      O => r_bramWaddr0(1)
    );
\r_bramWaddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \r_k_reg__0\(2),
      I1 => \r_k_reg__0\(0),
      I2 => \r_k_reg__0\(1),
      O => \r_bramWaddr[2]_i_1_n_0\
    );
\r_bramWaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \r_k_reg__0\(2),
      I1 => \r_k_reg__0\(0),
      I2 => \r_k_reg__0\(1),
      I3 => \r_k_reg__0\(3),
      O => \r_bramWaddr[3]_i_1_n_0\
    );
\r_bramWaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(0),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(3),
      O => r_bramWaddr0(4)
    );
\r_bramWaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9999C9999999"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(5),
      I2 => \r_k_reg__0\(0),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWaddr0(5)
    );
\r_bramWaddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E1E1E1F0E1E1"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(5),
      I2 => \r_k_reg__0\(6),
      I3 => r_bramWe_i_3_n_0,
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWaddr0(6)
    );
\r_bramWaddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9999C9999999"
    )
        port map (
      I0 => \r_bramWaddr[7]_i_2_n_0\,
      I1 => \r_k_reg__0\(7),
      I2 => \r_k_reg__0\(0),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWaddr0(7)
    );
\r_bramWaddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \r_k_reg__0\(5),
      I1 => \r_k_reg__0\(4),
      I2 => \r_k_reg__0\(6),
      O => \r_bramWaddr[7]_i_2_n_0\
    );
\r_bramWaddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(0),
      Q => o_freqDataIndex(0)
    );
\r_bramWaddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(1),
      Q => o_freqDataIndex(1)
    );
\r_bramWaddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => \r_bramWaddr[2]_i_1_n_0\,
      Q => o_freqDataIndex(2)
    );
\r_bramWaddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => \r_bramWaddr[3]_i_1_n_0\,
      Q => o_freqDataIndex(3)
    );
\r_bramWaddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(4),
      Q => o_freqDataIndex(4)
    );
\r_bramWaddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(5),
      Q => o_freqDataIndex(5)
    );
\r_bramWaddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(6),
      Q => o_freqDataIndex(6)
    );
\r_bramWaddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => r_bramWaddr0(7),
      Q => o_freqDataIndex(7)
    );
\r_bramWdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(0),
      Q => \r_bramWdata_reg[49]_0\(0)
    );
\r_bramWdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(10),
      Q => \r_bramWdata_reg[49]_0\(10)
    );
\r_bramWdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(11),
      Q => \r_bramWdata_reg[49]_0\(11)
    );
\r_bramWdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(12),
      Q => \r_bramWdata_reg[49]_0\(12)
    );
\r_bramWdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(13),
      Q => \r_bramWdata_reg[49]_0\(13)
    );
\r_bramWdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(14),
      Q => \r_bramWdata_reg[49]_0\(14)
    );
\r_bramWdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(15),
      Q => \r_bramWdata_reg[49]_0\(15)
    );
\r_bramWdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(16),
      Q => \r_bramWdata_reg[49]_0\(16)
    );
\r_bramWdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(17),
      Q => \r_bramWdata_reg[49]_0\(17)
    );
\r_bramWdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(18),
      Q => \r_bramWdata_reg[49]_0\(18)
    );
\r_bramWdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(19),
      Q => \r_bramWdata_reg[49]_0\(19)
    );
\r_bramWdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(1),
      Q => \r_bramWdata_reg[49]_0\(1)
    );
\r_bramWdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(20),
      Q => \r_bramWdata_reg[49]_0\(20)
    );
\r_bramWdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(21),
      Q => \r_bramWdata_reg[49]_0\(21)
    );
\r_bramWdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(22),
      Q => \r_bramWdata_reg[49]_0\(22)
    );
\r_bramWdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(23),
      Q => \r_bramWdata_reg[49]_0\(23)
    );
\r_bramWdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(24),
      Q => \r_bramWdata_reg[49]_0\(24)
    );
\r_bramWdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(0),
      Q => \r_bramWdata_reg[49]_0\(25)
    );
\r_bramWdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(1),
      Q => \r_bramWdata_reg[49]_0\(26)
    );
\r_bramWdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(2),
      Q => \r_bramWdata_reg[49]_0\(27)
    );
\r_bramWdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(3),
      Q => \r_bramWdata_reg[49]_0\(28)
    );
\r_bramWdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(4),
      Q => \r_bramWdata_reg[49]_0\(29)
    );
\r_bramWdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(2),
      Q => \r_bramWdata_reg[49]_0\(2)
    );
\r_bramWdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(5),
      Q => \r_bramWdata_reg[49]_0\(30)
    );
\r_bramWdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(6),
      Q => \r_bramWdata_reg[49]_0\(31)
    );
\r_bramWdata_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(7),
      Q => \r_bramWdata_reg[49]_0\(32)
    );
\r_bramWdata_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(8),
      Q => \r_bramWdata_reg[49]_0\(33)
    );
\r_bramWdata_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(9),
      Q => \r_bramWdata_reg[49]_0\(34)
    );
\r_bramWdata_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(10),
      Q => \r_bramWdata_reg[49]_0\(35)
    );
\r_bramWdata_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(11),
      Q => \r_bramWdata_reg[49]_0\(36)
    );
\r_bramWdata_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(12),
      Q => \r_bramWdata_reg[49]_0\(37)
    );
\r_bramWdata_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(13),
      Q => \r_bramWdata_reg[49]_0\(38)
    );
\r_bramWdata_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(14),
      Q => \r_bramWdata_reg[49]_0\(39)
    );
\r_bramWdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(3),
      Q => \r_bramWdata_reg[49]_0\(3)
    );
\r_bramWdata_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(15),
      Q => \r_bramWdata_reg[49]_0\(40)
    );
\r_bramWdata_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(16),
      Q => \r_bramWdata_reg[49]_0\(41)
    );
\r_bramWdata_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(17),
      Q => \r_bramWdata_reg[49]_0\(42)
    );
\r_bramWdata_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(18),
      Q => \r_bramWdata_reg[49]_0\(43)
    );
\r_bramWdata_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(19),
      Q => \r_bramWdata_reg[49]_0\(44)
    );
\r_bramWdata_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(20),
      Q => \r_bramWdata_reg[49]_0\(45)
    );
\r_bramWdata_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(21),
      Q => \r_bramWdata_reg[49]_0\(46)
    );
\r_bramWdata_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(22),
      Q => \r_bramWdata_reg[49]_0\(47)
    );
\r_bramWdata_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(23),
      Q => \r_bramWdata_reg[49]_0\(48)
    );
\r_bramWdata_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qReal(24),
      Q => \r_bramWdata_reg[49]_0\(49)
    );
\r_bramWdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(4),
      Q => \r_bramWdata_reg[49]_0\(4)
    );
\r_bramWdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(5),
      Q => \r_bramWdata_reg[49]_0\(5)
    );
\r_bramWdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(6),
      Q => \r_bramWdata_reg[49]_0\(6)
    );
\r_bramWdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(7),
      Q => \r_bramWdata_reg[49]_0\(7)
    );
\r_bramWdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(8),
      Q => \r_bramWdata_reg[49]_0\(8)
    );
\r_bramWdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramWe_i_1_n_0,
      CLR => i_reset,
      D => o_qImag(9),
      Q => \r_bramWdata_reg[49]_0\(9)
    );
r_bramWe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E0E0F0E0E0"
    )
        port map (
      I0 => \r_k_reg__1\(8),
      I1 => r_bramWe_i_2_n_0,
      I2 => \^r_state\,
      I3 => r_bramWe_i_3_n_0,
      I4 => \r_k_reg__0\(3),
      I5 => \r_k_reg__0\(2),
      O => r_bramWe_i_1_n_0
    );
r_bramWe_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \r_k_reg__0\(6),
      I1 => \r_k_reg__0\(4),
      I2 => \r_k_reg__0\(5),
      I3 => \r_k_reg__0\(7),
      O => r_bramWe_i_2_n_0
    );
r_bramWe_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      I1 => \r_k_reg__0\(1),
      O => r_bramWe_i_3_n_0
    );
r_bramWe_reg: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_bramWe_i_1_n_0,
      Q => o_freqDataEn
    );
r_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_data0_carry_n_0,
      CO(2) => r_data0_carry_n_1,
      CO(1) => r_data0_carry_n_2,
      CO(0) => r_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => i_dataNew(3 downto 0),
      O(3 downto 0) => r_data0(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\r_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_data0_carry_n_0,
      CO(3) => \r_data0_carry__0_n_0\,
      CO(2) => \r_data0_carry__0_n_1\,
      CO(1) => \r_data0_carry__0_n_2\,
      CO(0) => \r_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(7 downto 4),
      O(3 downto 0) => r_data0(7 downto 4),
      S(3 downto 0) => \r_data_reg[7]_0\(3 downto 0)
    );
\r_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__0_n_0\,
      CO(3) => \r_data0_carry__1_n_0\,
      CO(2) => \r_data0_carry__1_n_1\,
      CO(1) => \r_data0_carry__1_n_2\,
      CO(0) => \r_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(11 downto 8),
      O(3 downto 0) => r_data0(11 downto 8),
      S(3 downto 0) => \r_data_reg[11]_0\(3 downto 0)
    );
\r_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__1_n_0\,
      CO(3) => \r_data0_carry__2_n_0\,
      CO(2) => \r_data0_carry__2_n_1\,
      CO(1) => \r_data0_carry__2_n_2\,
      CO(0) => \r_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(15 downto 12),
      O(3 downto 0) => r_data0(15 downto 12),
      S(3 downto 0) => \r_data_reg[15]_0\(3 downto 0)
    );
\r_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__2_n_0\,
      CO(3) => \r_data0_carry__3_n_0\,
      CO(2) => \r_data0_carry__3_n_1\,
      CO(1) => \r_data0_carry__3_n_2\,
      CO(0) => \r_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(19 downto 16),
      O(3 downto 0) => r_data0(19 downto 16),
      S(3 downto 0) => \r_data_reg[19]_0\(3 downto 0)
    );
\r_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__3_n_0\,
      CO(3) => \r_data0_carry__4_n_0\,
      CO(2) => \r_data0_carry__4_n_1\,
      CO(1) => \r_data0_carry__4_n_2\,
      CO(0) => \r_data0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_dataNew(23 downto 20),
      O(3 downto 0) => r_data0(23 downto 20),
      S(3 downto 0) => \r_data_reg[23]_0\(3 downto 0)
    );
\r_data0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data0_carry__4_n_0\,
      CO(3 downto 0) => \NLW_r_data0_carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_data0_carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => r_data0(24),
      S(3 downto 1) => B"000",
      S(0) => \r_data_reg[24]_0\(0)
    );
\r_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(0),
      Q => r_data(0)
    );
\r_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(10),
      Q => r_data(10)
    );
\r_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(11),
      Q => r_data(11)
    );
\r_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(12),
      Q => r_data(12)
    );
\r_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(13),
      Q => r_data(13)
    );
\r_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(14),
      Q => r_data(14)
    );
\r_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(15),
      Q => r_data(15)
    );
\r_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(16),
      Q => r_data(16)
    );
\r_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(17),
      Q => r_data(17)
    );
\r_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(18),
      Q => r_data(18)
    );
\r_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(19),
      Q => r_data(19)
    );
\r_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(1),
      Q => r_data(1)
    );
\r_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(20),
      Q => r_data(20)
    );
\r_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(21),
      Q => r_data(21)
    );
\r_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(22),
      Q => r_data(22)
    );
\r_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(23),
      Q => r_data(23)
    );
\r_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(24),
      Q => r_data(24)
    );
\r_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(2),
      Q => r_data(2)
    );
\r_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(3),
      Q => r_data(3)
    );
\r_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(4),
      Q => r_data(4)
    );
\r_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(5),
      Q => r_data(5)
    );
\r_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(6),
      Q => r_data(6)
    );
\r_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(7),
      Q => r_data(7)
    );
\r_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(8),
      Q => r_data(8)
    );
\r_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \^e\(0),
      CLR => i_reset,
      D => r_data0(9),
      Q => r_data(9)
    );
\r_eAddress_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(0),
      Q => \^q\(0)
    );
\r_eAddress_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(1),
      Q => \^q\(1)
    );
\r_eAddress_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(2),
      Q => \^q\(2)
    );
\r_eAddress_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(3),
      Q => \^q\(3)
    );
\r_eAddress_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(4),
      Q => \^q\(4)
    );
\r_eAddress_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(5),
      Q => \^q\(5)
    );
\r_eAddress_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(6),
      Q => \^q\(6)
    );
\r_eAddress_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => r_bramRe_i_1_n_0,
      CLR => i_reset,
      D => \r_k_reg__0\(7),
      Q => \^q\(7)
    );
\r_k[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_state\,
      I1 => \r_k_reg__0\(0),
      O => \r_k[0]_i_1_n_0\
    );
\r_k[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \r_k_reg__0\(1),
      I1 => \r_k_reg__0\(0),
      I2 => \^r_state\,
      O => p_0_in(1)
    );
\r_k[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \r_k_reg__0\(0),
      I1 => \r_k_reg__0\(1),
      I2 => \^r_state\,
      I3 => \r_k_reg__0\(2),
      O => p_0_in(2)
    );
\r_k[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \r_k_reg__0\(1),
      I1 => \r_k_reg__0\(0),
      I2 => \r_k_reg__0\(2),
      I3 => \^r_state\,
      I4 => \r_k_reg__0\(3),
      O => p_0_in(3)
    );
\r_k[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \r_k_reg__0\(3),
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(1),
      I3 => \r_k_reg__0\(0),
      I4 => \^r_state\,
      I5 => \r_k_reg__0\(4),
      O => p_0_in(4)
    );
\r_k[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => r_bramWe_i_3_n_0,
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(3),
      I3 => \r_k_reg__0\(4),
      I4 => \^r_state\,
      I5 => \r_k_reg__0\(5),
      O => p_0_in(5)
    );
\r_k[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \r_k[8]_i_3_n_0\,
      I1 => \^r_state\,
      I2 => \r_k_reg__0\(6),
      O => p_0_in(6)
    );
\r_k[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \r_k[8]_i_3_n_0\,
      I1 => \r_k_reg__0\(6),
      I2 => \^r_state\,
      I3 => \r_k_reg__0\(7),
      O => p_0_in(7)
    );
\r_k[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^r_state\,
      I1 => i_dataValid,
      O => \r_k[8]_i_1_n_0\
    );
\r_k[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \r_k_reg__0\(6),
      I1 => \r_k[8]_i_3_n_0\,
      I2 => \r_k_reg__0\(7),
      I3 => \^r_state\,
      I4 => \r_k_reg__1\(8),
      O => p_0_in(8)
    );
\r_k[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \r_k_reg__0\(4),
      I1 => \r_k_reg__0\(3),
      I2 => \r_k_reg__0\(2),
      I3 => \r_k_reg__0\(1),
      I4 => \r_k_reg__0\(0),
      I5 => \r_k_reg__0\(5),
      O => \r_k[8]_i_3_n_0\
    );
\r_k_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => \r_k[0]_i_1_n_0\,
      Q => \r_k_reg__0\(0)
    );
\r_k_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(1),
      Q => \r_k_reg__0\(1)
    );
\r_k_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(2),
      Q => \r_k_reg__0\(2)
    );
\r_k_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(3),
      Q => \r_k_reg__0\(3)
    );
\r_k_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(4),
      Q => \r_k_reg__0\(4)
    );
\r_k_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(5),
      Q => \r_k_reg__0\(5)
    );
\r_k_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(6),
      Q => \r_k_reg__0\(6)
    );
\r_k_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(7),
      Q => \r_k_reg__0\(7)
    );
\r_k_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_k[8]_i_1_n_0\,
      CLR => i_reset,
      D => p_0_in(8),
      Q => \r_k_reg__1\(8)
    );
r_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF0"
    )
        port map (
      I0 => r_bramWe_i_2_n_0,
      I1 => r_state_i_2_n_0,
      I2 => i_dataValid,
      I3 => \^r_state\,
      O => r_state_i_1_n_0
    );
r_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \r_k_reg__0\(3),
      I1 => \r_k_reg__0\(2),
      I2 => \r_k_reg__0\(1),
      I3 => \r_k_reg__0\(0),
      I4 => \^r_state\,
      I5 => \r_k_reg__1\(8),
      O => r_state_i_2_n_0
    );
r_state_reg: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_state_i_1_n_0,
      Q => \^r_state\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_fifo_generator_top : entity is "fifo_generator_top";
end fourier_bram_DFTStageWrapper_1_0_fifo_generator_top;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_top is
begin
\grf.rf\: entity work.fourier_bram_DFTStageWrapper_1_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3_synth : entity is "fifo_generator_v13_2_3_synth";
end fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3_synth is
begin
\gconvfifo.rf\: entity work.fourier_bram_DFTStageWrapper_1_0_fifo_generator_top
     port map (
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 25;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 25;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 : entity is "fifo_generator_v13_2_3";
end fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3_synth
     port map (
      clk => clk,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_data_fifo is
  port (
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapper_1_0_data_fifo : entity is "data_fifo,fifo_generator_v13_2_3,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_data_fifo : entity is "data_fifo";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0_data_fifo : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapper_1_0_data_fifo : entity is "fifo_generator_v13_2_3,Vivado 2018.3";
end fourier_bram_DFTStageWrapper_1_0_data_fifo;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_data_fifo is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 25;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 25;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.fourier_bram_DFTStageWrapper_1_0_fifo_generator_v13_2_3
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(24 downto 0) => din(24 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_dataFifoFillLevel is
  port (
    \goreg_bm.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_dataNew[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_clk : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_reset : in STD_LOGIC;
    i_dataValid : in STD_LOGIC;
    r_state : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_dataFifoFillLevel : entity is "dataFifoFillLevel";
end fourier_bram_DFTStageWrapper_1_0_dataFifoFillLevel;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_dataFifoFillLevel is
  signal inst_fifo_i_10_n_0 : STD_LOGIC;
  signal inst_fifo_i_11_n_0 : STD_LOGIC;
  signal inst_fifo_i_12_n_0 : STD_LOGIC;
  signal inst_fifo_i_13_n_0 : STD_LOGIC;
  signal inst_fifo_i_13_n_1 : STD_LOGIC;
  signal inst_fifo_i_13_n_2 : STD_LOGIC;
  signal inst_fifo_i_13_n_3 : STD_LOGIC;
  signal inst_fifo_i_14_n_0 : STD_LOGIC;
  signal inst_fifo_i_15_n_0 : STD_LOGIC;
  signal inst_fifo_i_16_n_0 : STD_LOGIC;
  signal inst_fifo_i_17_n_0 : STD_LOGIC;
  signal inst_fifo_i_18_n_0 : STD_LOGIC;
  signal inst_fifo_i_19_n_0 : STD_LOGIC;
  signal inst_fifo_i_20_n_0 : STD_LOGIC;
  signal inst_fifo_i_21_n_0 : STD_LOGIC;
  signal inst_fifo_i_22_n_0 : STD_LOGIC;
  signal inst_fifo_i_23_n_0 : STD_LOGIC;
  signal inst_fifo_i_24_n_0 : STD_LOGIC;
  signal inst_fifo_i_25_n_0 : STD_LOGIC;
  signal inst_fifo_i_26_n_0 : STD_LOGIC;
  signal inst_fifo_i_27_n_0 : STD_LOGIC;
  signal inst_fifo_i_28_n_0 : STD_LOGIC;
  signal inst_fifo_i_3_n_1 : STD_LOGIC;
  signal inst_fifo_i_3_n_2 : STD_LOGIC;
  signal inst_fifo_i_3_n_3 : STD_LOGIC;
  signal inst_fifo_i_4_n_0 : STD_LOGIC;
  signal inst_fifo_i_4_n_1 : STD_LOGIC;
  signal inst_fifo_i_4_n_2 : STD_LOGIC;
  signal inst_fifo_i_4_n_3 : STD_LOGIC;
  signal inst_fifo_i_5_n_0 : STD_LOGIC;
  signal inst_fifo_i_6_n_0 : STD_LOGIC;
  signal inst_fifo_i_7_n_0 : STD_LOGIC;
  signal inst_fifo_i_8_n_0 : STD_LOGIC;
  signal inst_fifo_i_9_n_0 : STD_LOGIC;
  signal inst_fifo_n_25 : STD_LOGIC;
  signal inst_fifo_n_26 : STD_LOGIC;
  signal \r_fillLevel[0]_i_10_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[0]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[12]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[16]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[20]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[24]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[28]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[4]_i_9_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_fillLevel[8]_i_9_n_0\ : STD_LOGIC;
  signal r_fillLevel_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \r_fillLevel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_fillLevel_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[3]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[6]\ : STD_LOGIC;
  signal \r_fillLevel_reg_n_0_[7]\ : STD_LOGIC;
  signal s_dataFifoDout : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_dataFifoRead : STD_LOGIC;
  signal s_dataOld1 : STD_LOGIC;
  signal NLW_inst_fifo_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_fillLevel_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_fifo : label is "data_fifo,fifo_generator_v13_2_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_fifo : label is "fifo_generator_v13_2_3,Vivado 2018.3";
begin
inst_fifo: entity work.fourier_bram_DFTStageWrapper_1_0_data_fifo
     port map (
      clk => i_clk,
      din(24 downto 0) => i_dataNew(24 downto 0),
      dout(24 downto 0) => s_dataFifoDout(24 downto 0),
      empty => inst_fifo_n_26,
      full => inst_fifo_n_25,
      rd_en => s_dataFifoRead,
      wr_en => E(0)
    );
inst_fifo_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(28),
      I1 => r_fillLevel_reg(29),
      O => inst_fifo_i_10_n_0
    );
inst_fifo_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(26),
      I1 => r_fillLevel_reg(27),
      O => inst_fifo_i_11_n_0
    );
inst_fifo_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(24),
      I1 => r_fillLevel_reg(25),
      O => inst_fifo_i_12_n_0
    );
inst_fifo_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => inst_fifo_i_13_n_0,
      CO(2) => inst_fifo_i_13_n_1,
      CO(1) => inst_fifo_i_13_n_2,
      CO(0) => inst_fifo_i_13_n_3,
      CYINIT => '0',
      DI(3) => inst_fifo_i_22_n_0,
      DI(2) => inst_fifo_i_23_n_0,
      DI(1) => inst_fifo_i_24_n_0,
      DI(0) => r_fillLevel_reg(9),
      O(3 downto 0) => NLW_inst_fifo_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => inst_fifo_i_25_n_0,
      S(2) => inst_fifo_i_26_n_0,
      S(1) => inst_fifo_i_27_n_0,
      S(0) => inst_fifo_i_28_n_0
    );
inst_fifo_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(22),
      I1 => r_fillLevel_reg(23),
      O => inst_fifo_i_14_n_0
    );
inst_fifo_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(20),
      I1 => r_fillLevel_reg(21),
      O => inst_fifo_i_15_n_0
    );
inst_fifo_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(18),
      I1 => r_fillLevel_reg(19),
      O => inst_fifo_i_16_n_0
    );
inst_fifo_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(16),
      I1 => r_fillLevel_reg(17),
      O => inst_fifo_i_17_n_0
    );
inst_fifo_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(22),
      I1 => r_fillLevel_reg(23),
      O => inst_fifo_i_18_n_0
    );
inst_fifo_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(20),
      I1 => r_fillLevel_reg(21),
      O => inst_fifo_i_19_n_0
    );
inst_fifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_dataOld1,
      I1 => i_dataValid,
      I2 => r_state,
      O => s_dataFifoRead
    );
inst_fifo_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(18),
      I1 => r_fillLevel_reg(19),
      O => inst_fifo_i_20_n_0
    );
inst_fifo_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(16),
      I1 => r_fillLevel_reg(17),
      O => inst_fifo_i_21_n_0
    );
inst_fifo_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(14),
      I1 => r_fillLevel_reg(15),
      O => inst_fifo_i_22_n_0
    );
inst_fifo_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(12),
      I1 => r_fillLevel_reg(13),
      O => inst_fifo_i_23_n_0
    );
inst_fifo_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(10),
      I1 => r_fillLevel_reg(11),
      O => inst_fifo_i_24_n_0
    );
inst_fifo_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(14),
      I1 => r_fillLevel_reg(15),
      O => inst_fifo_i_25_n_0
    );
inst_fifo_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(12),
      I1 => r_fillLevel_reg(13),
      O => inst_fifo_i_26_n_0
    );
inst_fifo_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(10),
      I1 => r_fillLevel_reg(11),
      O => inst_fifo_i_27_n_0
    );
inst_fifo_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_fillLevel_reg(8),
      I1 => r_fillLevel_reg(9),
      O => inst_fifo_i_28_n_0
    );
inst_fifo_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => inst_fifo_i_4_n_0,
      CO(3) => s_dataOld1,
      CO(2) => inst_fifo_i_3_n_1,
      CO(1) => inst_fifo_i_3_n_2,
      CO(0) => inst_fifo_i_3_n_3,
      CYINIT => '0',
      DI(3) => inst_fifo_i_5_n_0,
      DI(2) => inst_fifo_i_6_n_0,
      DI(1) => inst_fifo_i_7_n_0,
      DI(0) => inst_fifo_i_8_n_0,
      O(3 downto 0) => NLW_inst_fifo_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => inst_fifo_i_9_n_0,
      S(2) => inst_fifo_i_10_n_0,
      S(1) => inst_fifo_i_11_n_0,
      S(0) => inst_fifo_i_12_n_0
    );
inst_fifo_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => inst_fifo_i_13_n_0,
      CO(3) => inst_fifo_i_4_n_0,
      CO(2) => inst_fifo_i_4_n_1,
      CO(1) => inst_fifo_i_4_n_2,
      CO(0) => inst_fifo_i_4_n_3,
      CYINIT => '0',
      DI(3) => inst_fifo_i_14_n_0,
      DI(2) => inst_fifo_i_15_n_0,
      DI(1) => inst_fifo_i_16_n_0,
      DI(0) => inst_fifo_i_17_n_0,
      O(3 downto 0) => NLW_inst_fifo_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => inst_fifo_i_18_n_0,
      S(2) => inst_fifo_i_19_n_0,
      S(1) => inst_fifo_i_20_n_0,
      S(0) => inst_fifo_i_21_n_0
    );
inst_fifo_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_fillLevel_reg(30),
      I1 => r_fillLevel_reg(31),
      O => inst_fifo_i_5_n_0
    );
inst_fifo_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(28),
      I1 => r_fillLevel_reg(29),
      O => inst_fifo_i_6_n_0
    );
inst_fifo_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(26),
      I1 => r_fillLevel_reg(27),
      O => inst_fifo_i_7_n_0
    );
inst_fifo_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_fillLevel_reg(24),
      I1 => r_fillLevel_reg(25),
      O => inst_fifo_i_8_n_0
    );
inst_fifo_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_fillLevel_reg(30),
      I1 => r_fillLevel_reg(31),
      O => inst_fifo_i_9_n_0
    );
\r_data0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(7),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(7),
      O => \i_dataNew[7]\(3)
    );
\r_data0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(6),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(6),
      O => \i_dataNew[7]\(2)
    );
\r_data0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(5),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(5),
      O => \i_dataNew[7]\(1)
    );
\r_data0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(4),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(4),
      O => \i_dataNew[7]\(0)
    );
\r_data0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(11),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(11),
      O => \i_dataNew[11]\(3)
    );
\r_data0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(10),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(10),
      O => \i_dataNew[11]\(2)
    );
\r_data0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(9),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(9),
      O => \i_dataNew[11]\(1)
    );
\r_data0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(8),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(8),
      O => \i_dataNew[11]\(0)
    );
\r_data0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(15),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(15),
      O => \i_dataNew[15]\(3)
    );
\r_data0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(14),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(14),
      O => \i_dataNew[15]\(2)
    );
\r_data0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(13),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(13),
      O => \i_dataNew[15]\(1)
    );
\r_data0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(12),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(12),
      O => \i_dataNew[15]\(0)
    );
\r_data0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(19),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(19),
      O => \i_dataNew[19]\(3)
    );
\r_data0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(18),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(18),
      O => \i_dataNew[19]\(2)
    );
\r_data0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(17),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(17),
      O => \i_dataNew[19]\(1)
    );
\r_data0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(16),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(16),
      O => \i_dataNew[19]\(0)
    );
\r_data0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(23),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(23),
      O => \i_dataNew[23]\(3)
    );
\r_data0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(22),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(22),
      O => \i_dataNew[23]\(2)
    );
\r_data0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(21),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(21),
      O => \i_dataNew[23]\(1)
    );
\r_data0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(20),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(20),
      O => \i_dataNew[23]\(0)
    );
\r_data0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => s_dataOld1,
      I1 => s_dataFifoDout(24),
      I2 => i_dataNew(24),
      O => \goreg_bm.dout_i_reg[24]\(0)
    );
r_data0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(3),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(3),
      O => S(3)
    );
r_data0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(2),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(2),
      O => S(2)
    );
r_data0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(1),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(1),
      O => S(1)
    );
r_data0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_dataNew(0),
      I1 => s_dataOld1,
      I2 => s_dataFifoDout(0),
      O => S(0)
    );
\r_fillLevel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      O => \r_fillLevel[0]_i_1_n_0\
    );
\r_fillLevel[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0004"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[0]\,
      O => \r_fillLevel[0]_i_10_n_0\
    );
\r_fillLevel[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_3_n_0\
    );
\r_fillLevel[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_4_n_0\
    );
\r_fillLevel[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_5_n_0\
    );
\r_fillLevel[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[0]_i_6_n_0\
    );
\r_fillLevel[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[3]\,
      O => \r_fillLevel[0]_i_7_n_0\
    );
\r_fillLevel[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[2]\,
      O => \r_fillLevel[0]_i_8_n_0\
    );
\r_fillLevel[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[1]\,
      O => \r_fillLevel[0]_i_9_n_0\
    );
\r_fillLevel[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_2_n_0\
    );
\r_fillLevel[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_3_n_0\
    );
\r_fillLevel[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_4_n_0\
    );
\r_fillLevel[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[12]_i_5_n_0\
    );
\r_fillLevel[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(15),
      O => \r_fillLevel[12]_i_6_n_0\
    );
\r_fillLevel[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(14),
      O => \r_fillLevel[12]_i_7_n_0\
    );
\r_fillLevel[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(13),
      O => \r_fillLevel[12]_i_8_n_0\
    );
\r_fillLevel[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(12),
      O => \r_fillLevel[12]_i_9_n_0\
    );
\r_fillLevel[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_2_n_0\
    );
\r_fillLevel[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_3_n_0\
    );
\r_fillLevel[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_4_n_0\
    );
\r_fillLevel[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[16]_i_5_n_0\
    );
\r_fillLevel[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(19),
      O => \r_fillLevel[16]_i_6_n_0\
    );
\r_fillLevel[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(18),
      O => \r_fillLevel[16]_i_7_n_0\
    );
\r_fillLevel[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(17),
      O => \r_fillLevel[16]_i_8_n_0\
    );
\r_fillLevel[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(16),
      O => \r_fillLevel[16]_i_9_n_0\
    );
\r_fillLevel[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_2_n_0\
    );
\r_fillLevel[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_3_n_0\
    );
\r_fillLevel[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_4_n_0\
    );
\r_fillLevel[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[20]_i_5_n_0\
    );
\r_fillLevel[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(23),
      O => \r_fillLevel[20]_i_6_n_0\
    );
\r_fillLevel[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(22),
      O => \r_fillLevel[20]_i_7_n_0\
    );
\r_fillLevel[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(21),
      O => \r_fillLevel[20]_i_8_n_0\
    );
\r_fillLevel[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(20),
      O => \r_fillLevel[20]_i_9_n_0\
    );
\r_fillLevel[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_2_n_0\
    );
\r_fillLevel[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_3_n_0\
    );
\r_fillLevel[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_4_n_0\
    );
\r_fillLevel[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[24]_i_5_n_0\
    );
\r_fillLevel[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(27),
      O => \r_fillLevel[24]_i_6_n_0\
    );
\r_fillLevel[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(26),
      O => \r_fillLevel[24]_i_7_n_0\
    );
\r_fillLevel[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(25),
      O => \r_fillLevel[24]_i_8_n_0\
    );
\r_fillLevel[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(24),
      O => \r_fillLevel[24]_i_9_n_0\
    );
\r_fillLevel[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[28]_i_2_n_0\
    );
\r_fillLevel[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[28]_i_3_n_0\
    );
\r_fillLevel[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[28]_i_4_n_0\
    );
\r_fillLevel[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(31),
      O => \r_fillLevel[28]_i_5_n_0\
    );
\r_fillLevel[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(30),
      O => \r_fillLevel[28]_i_6_n_0\
    );
\r_fillLevel[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(29),
      O => \r_fillLevel[28]_i_7_n_0\
    );
\r_fillLevel[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(28),
      O => \r_fillLevel[28]_i_8_n_0\
    );
\r_fillLevel[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_2_n_0\
    );
\r_fillLevel[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_3_n_0\
    );
\r_fillLevel[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_4_n_0\
    );
\r_fillLevel[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[4]_i_5_n_0\
    );
\r_fillLevel[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[7]\,
      O => \r_fillLevel[4]_i_6_n_0\
    );
\r_fillLevel[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[6]\,
      O => \r_fillLevel[4]_i_7_n_0\
    );
\r_fillLevel[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[5]\,
      O => \r_fillLevel[4]_i_8_n_0\
    );
\r_fillLevel[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => \r_fillLevel_reg_n_0_[4]\,
      O => \r_fillLevel[4]_i_9_n_0\
    );
\r_fillLevel[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_2_n_0\
    );
\r_fillLevel[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_3_n_0\
    );
\r_fillLevel[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_4_n_0\
    );
\r_fillLevel[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_dataOld1,
      I1 => inst_fifo_n_25,
      I2 => i_dataValid,
      I3 => r_state,
      O => \r_fillLevel[8]_i_5_n_0\
    );
\r_fillLevel[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(11),
      O => \r_fillLevel[8]_i_6_n_0\
    );
\r_fillLevel[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(10),
      O => \r_fillLevel[8]_i_7_n_0\
    );
\r_fillLevel[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(9),
      O => \r_fillLevel[8]_i_8_n_0\
    );
\r_fillLevel[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => r_state,
      I1 => i_dataValid,
      I2 => inst_fifo_n_25,
      I3 => s_dataOld1,
      I4 => r_fillLevel_reg(8),
      O => \r_fillLevel[8]_i_9_n_0\
    );
\r_fillLevel_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_7\,
      Q => \r_fillLevel_reg_n_0_[0]\
    );
\r_fillLevel_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_fillLevel_reg[0]_i_2_n_0\,
      CO(2) => \r_fillLevel_reg[0]_i_2_n_1\,
      CO(1) => \r_fillLevel_reg[0]_i_2_n_2\,
      CO(0) => \r_fillLevel_reg[0]_i_2_n_3\,
      CYINIT => \r_fillLevel[0]_i_3_n_0\,
      DI(3) => \r_fillLevel[0]_i_4_n_0\,
      DI(2) => \r_fillLevel[0]_i_5_n_0\,
      DI(1) => \r_fillLevel[0]_i_6_n_0\,
      DI(0) => \r_fillLevel_reg_n_0_[0]\,
      O(3) => \r_fillLevel_reg[0]_i_2_n_4\,
      O(2) => \r_fillLevel_reg[0]_i_2_n_5\,
      O(1) => \r_fillLevel_reg[0]_i_2_n_6\,
      O(0) => \r_fillLevel_reg[0]_i_2_n_7\,
      S(3) => \r_fillLevel[0]_i_7_n_0\,
      S(2) => \r_fillLevel[0]_i_8_n_0\,
      S(1) => \r_fillLevel[0]_i_9_n_0\,
      S(0) => \r_fillLevel[0]_i_10_n_0\
    );
\r_fillLevel_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_5\,
      Q => r_fillLevel_reg(10)
    );
\r_fillLevel_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_4\,
      Q => r_fillLevel_reg(11)
    );
\r_fillLevel_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_7\,
      Q => r_fillLevel_reg(12)
    );
\r_fillLevel_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[8]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[12]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[12]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[12]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[12]_i_2_n_0\,
      DI(2) => \r_fillLevel[12]_i_3_n_0\,
      DI(1) => \r_fillLevel[12]_i_4_n_0\,
      DI(0) => \r_fillLevel[12]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[12]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[12]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[12]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[12]_i_1_n_7\,
      S(3) => \r_fillLevel[12]_i_6_n_0\,
      S(2) => \r_fillLevel[12]_i_7_n_0\,
      S(1) => \r_fillLevel[12]_i_8_n_0\,
      S(0) => \r_fillLevel[12]_i_9_n_0\
    );
\r_fillLevel_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_6\,
      Q => r_fillLevel_reg(13)
    );
\r_fillLevel_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_5\,
      Q => r_fillLevel_reg(14)
    );
\r_fillLevel_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[12]_i_1_n_4\,
      Q => r_fillLevel_reg(15)
    );
\r_fillLevel_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_7\,
      Q => r_fillLevel_reg(16)
    );
\r_fillLevel_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[12]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[16]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[16]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[16]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[16]_i_2_n_0\,
      DI(2) => \r_fillLevel[16]_i_3_n_0\,
      DI(1) => \r_fillLevel[16]_i_4_n_0\,
      DI(0) => \r_fillLevel[16]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[16]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[16]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[16]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[16]_i_1_n_7\,
      S(3) => \r_fillLevel[16]_i_6_n_0\,
      S(2) => \r_fillLevel[16]_i_7_n_0\,
      S(1) => \r_fillLevel[16]_i_8_n_0\,
      S(0) => \r_fillLevel[16]_i_9_n_0\
    );
\r_fillLevel_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_6\,
      Q => r_fillLevel_reg(17)
    );
\r_fillLevel_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_5\,
      Q => r_fillLevel_reg(18)
    );
\r_fillLevel_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[16]_i_1_n_4\,
      Q => r_fillLevel_reg(19)
    );
\r_fillLevel_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_6\,
      Q => \r_fillLevel_reg_n_0_[1]\
    );
\r_fillLevel_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_7\,
      Q => r_fillLevel_reg(20)
    );
\r_fillLevel_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[16]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[20]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[20]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[20]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[20]_i_2_n_0\,
      DI(2) => \r_fillLevel[20]_i_3_n_0\,
      DI(1) => \r_fillLevel[20]_i_4_n_0\,
      DI(0) => \r_fillLevel[20]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[20]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[20]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[20]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[20]_i_1_n_7\,
      S(3) => \r_fillLevel[20]_i_6_n_0\,
      S(2) => \r_fillLevel[20]_i_7_n_0\,
      S(1) => \r_fillLevel[20]_i_8_n_0\,
      S(0) => \r_fillLevel[20]_i_9_n_0\
    );
\r_fillLevel_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_6\,
      Q => r_fillLevel_reg(21)
    );
\r_fillLevel_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_5\,
      Q => r_fillLevel_reg(22)
    );
\r_fillLevel_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[20]_i_1_n_4\,
      Q => r_fillLevel_reg(23)
    );
\r_fillLevel_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_7\,
      Q => r_fillLevel_reg(24)
    );
\r_fillLevel_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[20]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[24]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[24]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[24]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[24]_i_2_n_0\,
      DI(2) => \r_fillLevel[24]_i_3_n_0\,
      DI(1) => \r_fillLevel[24]_i_4_n_0\,
      DI(0) => \r_fillLevel[24]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[24]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[24]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[24]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[24]_i_1_n_7\,
      S(3) => \r_fillLevel[24]_i_6_n_0\,
      S(2) => \r_fillLevel[24]_i_7_n_0\,
      S(1) => \r_fillLevel[24]_i_8_n_0\,
      S(0) => \r_fillLevel[24]_i_9_n_0\
    );
\r_fillLevel_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_6\,
      Q => r_fillLevel_reg(25)
    );
\r_fillLevel_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_5\,
      Q => r_fillLevel_reg(26)
    );
\r_fillLevel_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[24]_i_1_n_4\,
      Q => r_fillLevel_reg(27)
    );
\r_fillLevel_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_7\,
      Q => r_fillLevel_reg(28)
    );
\r_fillLevel_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[24]_i_1_n_0\,
      CO(3) => \NLW_r_fillLevel_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_fillLevel_reg[28]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[28]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_fillLevel[28]_i_2_n_0\,
      DI(1) => \r_fillLevel[28]_i_3_n_0\,
      DI(0) => \r_fillLevel[28]_i_4_n_0\,
      O(3) => \r_fillLevel_reg[28]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[28]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[28]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[28]_i_1_n_7\,
      S(3) => \r_fillLevel[28]_i_5_n_0\,
      S(2) => \r_fillLevel[28]_i_6_n_0\,
      S(1) => \r_fillLevel[28]_i_7_n_0\,
      S(0) => \r_fillLevel[28]_i_8_n_0\
    );
\r_fillLevel_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_6\,
      Q => r_fillLevel_reg(29)
    );
\r_fillLevel_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_5\,
      Q => \r_fillLevel_reg_n_0_[2]\
    );
\r_fillLevel_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_5\,
      Q => r_fillLevel_reg(30)
    );
\r_fillLevel_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[28]_i_1_n_4\,
      Q => r_fillLevel_reg(31)
    );
\r_fillLevel_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[0]_i_2_n_4\,
      Q => \r_fillLevel_reg_n_0_[3]\
    );
\r_fillLevel_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_7\,
      Q => \r_fillLevel_reg_n_0_[4]\
    );
\r_fillLevel_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[0]_i_2_n_0\,
      CO(3) => \r_fillLevel_reg[4]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[4]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[4]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[4]_i_2_n_0\,
      DI(2) => \r_fillLevel[4]_i_3_n_0\,
      DI(1) => \r_fillLevel[4]_i_4_n_0\,
      DI(0) => \r_fillLevel[4]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[4]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[4]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[4]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[4]_i_1_n_7\,
      S(3) => \r_fillLevel[4]_i_6_n_0\,
      S(2) => \r_fillLevel[4]_i_7_n_0\,
      S(1) => \r_fillLevel[4]_i_8_n_0\,
      S(0) => \r_fillLevel[4]_i_9_n_0\
    );
\r_fillLevel_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_6\,
      Q => \r_fillLevel_reg_n_0_[5]\
    );
\r_fillLevel_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_5\,
      Q => \r_fillLevel_reg_n_0_[6]\
    );
\r_fillLevel_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[4]_i_1_n_4\,
      Q => \r_fillLevel_reg_n_0_[7]\
    );
\r_fillLevel_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_7\,
      Q => r_fillLevel_reg(8)
    );
\r_fillLevel_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_fillLevel_reg[4]_i_1_n_0\,
      CO(3) => \r_fillLevel_reg[8]_i_1_n_0\,
      CO(2) => \r_fillLevel_reg[8]_i_1_n_1\,
      CO(1) => \r_fillLevel_reg[8]_i_1_n_2\,
      CO(0) => \r_fillLevel_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \r_fillLevel[8]_i_2_n_0\,
      DI(2) => \r_fillLevel[8]_i_3_n_0\,
      DI(1) => \r_fillLevel[8]_i_4_n_0\,
      DI(0) => \r_fillLevel[8]_i_5_n_0\,
      O(3) => \r_fillLevel_reg[8]_i_1_n_4\,
      O(2) => \r_fillLevel_reg[8]_i_1_n_5\,
      O(1) => \r_fillLevel_reg[8]_i_1_n_6\,
      O(0) => \r_fillLevel_reg[8]_i_1_n_7\,
      S(3) => \r_fillLevel[8]_i_6_n_0\,
      S(2) => \r_fillLevel[8]_i_7_n_0\,
      S(1) => \r_fillLevel[8]_i_8_n_0\,
      S(0) => \r_fillLevel[8]_i_9_n_0\
    );
\r_fillLevel_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => \r_fillLevel[0]_i_1_n_0\,
      CLR => i_reset,
      D => \r_fillLevel_reg[8]_i_1_n_6\,
      Q => r_fillLevel_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0_DFTStageWrapper is
  port (
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_ready : out STD_LOGIC;
    i_dataValid : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataEn : out STD_LOGIC;
    o_freqDataIndex : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_freqDataReal : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataImag : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fourier_bram_DFTStageWrapper_1_0_DFTStageWrapper : entity is "DFTStageWrapper";
end fourier_bram_DFTStageWrapper_1_0_DFTStageWrapper;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0_DFTStageWrapper is
  signal inst_DFTStage_n_4 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_0 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_1 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_10 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_11 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_12 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_13 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_14 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_15 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_16 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_17 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_18 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_19 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_2 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_20 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_21 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_22 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_23 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_24 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_3 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_4 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_5 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_6 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_7 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_8 : STD_LOGIC;
  signal inst_dataFifoFillLevel_n_9 : STD_LOGIC;
  signal \^o_freqdataen\ : STD_LOGIC;
  signal \^o_freqdataimag\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^o_freqdataindex\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o_freqdatareal\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal r_state : STD_LOGIC;
  signal s_bramRData : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal s_bramRaddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_bramRe : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inst_BlockRam : label is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inst_BlockRam : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inst_BlockRam : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  o_freqDataEn <= \^o_freqdataen\;
  o_freqDataImag(24 downto 0) <= \^o_freqdataimag\(24 downto 0);
  o_freqDataIndex(7 downto 0) <= \^o_freqdataindex\(7 downto 0);
  o_freqDataReal(24 downto 0) <= \^o_freqdatareal\(24 downto 0);
inst_BlockRam: entity work.fourier_bram_DFTStageWrapper_1_0_blk_mem_gen_0
     port map (
      addra(7 downto 0) => \^o_freqdataindex\(7 downto 0),
      addrb(7 downto 0) => s_bramRaddr(7 downto 0),
      clka => i_clk,
      clkb => i_clk,
      dina(49 downto 25) => \^o_freqdatareal\(24 downto 0),
      dina(24 downto 0) => \^o_freqdataimag\(24 downto 0),
      doutb(49 downto 0) => s_bramRData(49 downto 0),
      ena => \^o_freqdataen\,
      enb => s_bramRe,
      wea(0) => \^o_freqdataen\
    );
inst_DFTStage: entity work.fourier_bram_DFTStageWrapper_1_0_DFTStage
     port map (
      E(0) => inst_DFTStage_n_4,
      Q(7 downto 0) => s_bramRaddr(7 downto 0),
      S(3) => inst_dataFifoFillLevel_n_1,
      S(2) => inst_dataFifoFillLevel_n_2,
      S(1) => inst_dataFifoFillLevel_n_3,
      S(0) => inst_dataFifoFillLevel_n_4,
      doutb(49 downto 0) => s_bramRData(49 downto 0),
      enb => s_bramRe,
      i_clk => i_clk,
      i_dataNew(23 downto 0) => i_dataNew(23 downto 0),
      i_dataValid => i_dataValid,
      i_reset => i_reset,
      o_freqDataEn => \^o_freqdataen\,
      o_freqDataIndex(7 downto 0) => \^o_freqdataindex\(7 downto 0),
      o_ready => o_ready,
      \r_bramWdata_reg[49]_0\(49 downto 25) => \^o_freqdatareal\(24 downto 0),
      \r_bramWdata_reg[49]_0\(24 downto 0) => \^o_freqdataimag\(24 downto 0),
      \r_data_reg[11]_0\(3) => inst_dataFifoFillLevel_n_9,
      \r_data_reg[11]_0\(2) => inst_dataFifoFillLevel_n_10,
      \r_data_reg[11]_0\(1) => inst_dataFifoFillLevel_n_11,
      \r_data_reg[11]_0\(0) => inst_dataFifoFillLevel_n_12,
      \r_data_reg[15]_0\(3) => inst_dataFifoFillLevel_n_13,
      \r_data_reg[15]_0\(2) => inst_dataFifoFillLevel_n_14,
      \r_data_reg[15]_0\(1) => inst_dataFifoFillLevel_n_15,
      \r_data_reg[15]_0\(0) => inst_dataFifoFillLevel_n_16,
      \r_data_reg[19]_0\(3) => inst_dataFifoFillLevel_n_17,
      \r_data_reg[19]_0\(2) => inst_dataFifoFillLevel_n_18,
      \r_data_reg[19]_0\(1) => inst_dataFifoFillLevel_n_19,
      \r_data_reg[19]_0\(0) => inst_dataFifoFillLevel_n_20,
      \r_data_reg[23]_0\(3) => inst_dataFifoFillLevel_n_21,
      \r_data_reg[23]_0\(2) => inst_dataFifoFillLevel_n_22,
      \r_data_reg[23]_0\(1) => inst_dataFifoFillLevel_n_23,
      \r_data_reg[23]_0\(0) => inst_dataFifoFillLevel_n_24,
      \r_data_reg[24]_0\(0) => inst_dataFifoFillLevel_n_0,
      \r_data_reg[7]_0\(3) => inst_dataFifoFillLevel_n_5,
      \r_data_reg[7]_0\(2) => inst_dataFifoFillLevel_n_6,
      \r_data_reg[7]_0\(1) => inst_dataFifoFillLevel_n_7,
      \r_data_reg[7]_0\(0) => inst_dataFifoFillLevel_n_8,
      r_state => r_state
    );
inst_dataFifoFillLevel: entity work.fourier_bram_DFTStageWrapper_1_0_dataFifoFillLevel
     port map (
      E(0) => inst_DFTStage_n_4,
      S(3) => inst_dataFifoFillLevel_n_1,
      S(2) => inst_dataFifoFillLevel_n_2,
      S(1) => inst_dataFifoFillLevel_n_3,
      S(0) => inst_dataFifoFillLevel_n_4,
      \goreg_bm.dout_i_reg[24]\(0) => inst_dataFifoFillLevel_n_0,
      i_clk => i_clk,
      i_dataNew(24 downto 0) => i_dataNew(24 downto 0),
      \i_dataNew[11]\(3) => inst_dataFifoFillLevel_n_9,
      \i_dataNew[11]\(2) => inst_dataFifoFillLevel_n_10,
      \i_dataNew[11]\(1) => inst_dataFifoFillLevel_n_11,
      \i_dataNew[11]\(0) => inst_dataFifoFillLevel_n_12,
      \i_dataNew[15]\(3) => inst_dataFifoFillLevel_n_13,
      \i_dataNew[15]\(2) => inst_dataFifoFillLevel_n_14,
      \i_dataNew[15]\(1) => inst_dataFifoFillLevel_n_15,
      \i_dataNew[15]\(0) => inst_dataFifoFillLevel_n_16,
      \i_dataNew[19]\(3) => inst_dataFifoFillLevel_n_17,
      \i_dataNew[19]\(2) => inst_dataFifoFillLevel_n_18,
      \i_dataNew[19]\(1) => inst_dataFifoFillLevel_n_19,
      \i_dataNew[19]\(0) => inst_dataFifoFillLevel_n_20,
      \i_dataNew[23]\(3) => inst_dataFifoFillLevel_n_21,
      \i_dataNew[23]\(2) => inst_dataFifoFillLevel_n_22,
      \i_dataNew[23]\(1) => inst_dataFifoFillLevel_n_23,
      \i_dataNew[23]\(0) => inst_dataFifoFillLevel_n_24,
      \i_dataNew[7]\(3) => inst_dataFifoFillLevel_n_5,
      \i_dataNew[7]\(2) => inst_dataFifoFillLevel_n_6,
      \i_dataNew[7]\(1) => inst_dataFifoFillLevel_n_7,
      \i_dataNew[7]\(0) => inst_dataFifoFillLevel_n_8,
      i_dataValid => i_dataValid,
      i_reset => i_reset,
      r_state => r_state
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fourier_bram_DFTStageWrapper_1_0 is
  port (
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_ready : out STD_LOGIC;
    i_dataValid : in STD_LOGIC;
    i_dataNew : in STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataEn : out STD_LOGIC;
    o_freqDataIndex : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_freqDataReal : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o_freqDataImag : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of fourier_bram_DFTStageWrapper_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fourier_bram_DFTStageWrapper_1_0 : entity is "fourier_bram_DFTStageWrapper_1_0,DFTStageWrapper,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of fourier_bram_DFTStageWrapper_1_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of fourier_bram_DFTStageWrapper_1_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of fourier_bram_DFTStageWrapper_1_0 : entity is "DFTStageWrapper,Vivado 2018.3";
end fourier_bram_DFTStageWrapper_1_0;

architecture STRUCTURE of fourier_bram_DFTStageWrapper_1_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fourier_bram_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of i_reset : signal is "xilinx.com:signal:reset:1.0 i_reset RST";
  attribute x_interface_parameter of i_reset : signal is "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
begin
U0: entity work.fourier_bram_DFTStageWrapper_1_0_DFTStageWrapper
     port map (
      i_clk => i_clk,
      i_dataNew(24 downto 0) => i_dataNew(24 downto 0),
      i_dataValid => i_dataValid,
      i_reset => i_reset,
      o_freqDataEn => o_freqDataEn,
      o_freqDataImag(24 downto 0) => o_freqDataImag(24 downto 0),
      o_freqDataIndex(7 downto 0) => o_freqDataIndex(7 downto 0),
      o_freqDataReal(24 downto 0) => o_freqDataReal(24 downto 0),
      o_ready => o_ready
    );
end STRUCTURE;
