
Allocating common symbols
Common symbol       size              file

rt_svc_descs_indices
                    0x80              ./t186ref/tegra/t186/release/bl31/runtime_svc.o
psci_cpu_pd_nodes   0x80              ./t186ref/tegra/t186/release/bl31/psci_common.o
psci_caps           0x4               ./t186ref/tegra/t186/release/bl31/psci_setup.o
psci_non_cpu_pd_nodes
                    0x30              ./t186ref/tegra/t186/release/bl31/psci_common.o
psci_plat_pm_ops    0x8               ./t186ref/tegra/t186/release/bl31/psci_common.o
percpu_data         0x400             ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
psci_spd_pm         0x8               ./t186ref/tegra/t186/release/bl31/psci_common.o

Discarded input sections

 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/build_message.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/build_message.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/build_message.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/profiler.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/profiler.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/profiler.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_chipid_is_t132
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_chipid_is_t210
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_chipid_is_t210_b01
                0x0000000000000000       0x30 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_chipid_is_t234
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_platform_is_qt
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_platform_is_emulation
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_platform_is_unit_fpga
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_topology.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_topology.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_topology.o
 .text.plat_core_pos_by_mpidr
                0x0000000000000000       0x24 ./t186ref/tegra/t186/release/bl31/tegra_topology.o
 .comment       0x0000000000000000       0x75 ./t186ref/tegra/t186/release/bl31/tegra_topology.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_topology.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_isenabler
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_icenabler
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_ispendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_icpendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_isactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_icactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_ipriorityr
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_itargetsr
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_cpendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_read_spendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_ispendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_icpendr
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_isactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_icactiver
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_itargetsr
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_cpendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_write_spendsgir
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_set_igroupr
                0x0000000000000000       0x30 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_set_icenabler
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_set_ispendr
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_set_icpendr
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_set_isactiver
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text.gicd_set_icactiver
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/intf.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/intf.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/intf.o
 .text.tegra_bpmp_ipc_reset_module
                0x0000000000000000       0x84 ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.__func__.1547
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/intf.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ivc.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ivc.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.tegra_ivc_can_read
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.tegra_ivc_can_write
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.tegra_ivc_tx_empty
                0x0000000000000000       0x30 ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.tegra_ivc_read
                0x0000000000000000       0xbc ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.tegra_ivc_write
                0x0000000000000000       0xd8 ./t186ref/tegra/t186/release/bl31/ivc.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic.o
 .text.plat_ic_get_interrupt_type
                0x0000000000000000       0x6c ./t186ref/tegra/t186/release/bl31/gic.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/smmu.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/smmu.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/smmu.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mce.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mce.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mce.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ari.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ari.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ari.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/se.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/se.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/se.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_secondary.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_secondary.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_secondary.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .text.bl31_lib_init
                0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .text.bl31_set_next_image_type
                0x0000000000000000       0x34 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .text.bl31_get_next_image_type
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .rodata.bl31_set_next_image_type.str1.1
                0x0000000000000000       0x23 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .text.disable_intr_rm_local
                0x0000000000000000       0x68 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .text.enable_intr_rm_local
                0x0000000000000000       0x78 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .rodata.disable_intr_rm_local.str1.1
                0x0000000000000000       0x26 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .text.cm_get_context_by_mpidr
                0x0000000000000000       0x44 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .text.cm_set_context_by_mpidr
                0x0000000000000000       0x4c ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .text.cm_init_context
                0x0000000000000000       0x40 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .text.handle_runtime_svc
                0x0000000000000000       0x98 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .text.cm_get_scr_el3
                0x0000000000000000       0x34 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .text.errata_needs_reporting
                0x0000000000000000       0x60 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .text.errata_print_msg
                0x0000000000000000       0xb0 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .rodata.errata_print_msg.str1.1
                0x0000000000000000       0xcb ./t186ref/tegra/t186/release/bl31/errata_report.o
 .comment       0x0000000000000000       0x75 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/errata_report.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_off.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_off.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_off.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_on.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_on.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_on.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .text.unlikely.psci_set_req_local_pwr_state.part.0
                0x0000000000000000       0x20 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .text.psci_secondaries_brought_up
                0x0000000000000000       0x60 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_secondaries_brought_up.str1.1
                0x0000000000000000        0xe ./t186ref/tegra/t186/release/bl31/psci_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .text.psci_version
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .text.psci_prepare_next_non_secure_ctx
                0x0000000000000000       0x38 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .rodata.psci_prepare_next_non_secure_ctx.str1.1
                0x0000000000000000       0x3a ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/assert.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/assert.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/assert.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mem.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mem.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mem.o
 .text.memcmp   0x0000000000000000       0x34 ./t186ref/tegra/t186/release/bl31/mem.o
 .text.memchr   0x0000000000000000       0x28 ./t186ref/tegra/t186/release/bl31/mem.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/putchar.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/putchar.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/putchar.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strlen.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strlen.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strlen.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strnlen.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strnlen.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strnlen.o
 .text.strnlen  0x0000000000000000       0x24 ./t186ref/tegra/t186/release/bl31/strnlen.o
 .comment       0x0000000000000000       0x75 ./t186ref/tegra/t186/release/bl31/strnlen.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strnlen.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/console.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/console.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/console.o
 .text.console_getc
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/console.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
 .text.tegra_get_sec_entry_point
                0x0000000000000000        0xc ./t186ref/tegra/t186/release/bl31/tegra_globals.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
 .text.plat_is_my_cpu_primary
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
 .text.platform_get_core_pos
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
 .text.plat_secondary_cold_boot_setup
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/16550_console.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/16550_console.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/16550_console.o
 .text.console_core_getc
                0x0000000000000000       0x18 ./t186ref/tegra/t186/release/bl31/16550_console.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/denver.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/denver.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/denver.o
 .rodata.gic_reg_name
                0x0000000000000000       0x66 ./t186ref/tegra/t186/release/bl31/denver.o
 .text.check_errata_cve_2018_3639
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/denver.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .rodata.gic_reg_name
                0x0000000000000000       0x66 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_813419
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_cve_2018_3639
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .text.platform_get_stack
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .rodata.str1.1
                0x0000000000000000       0x28 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .text.platform_set_stack
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .text.cpu_rev_var_hs
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .text.wa_cve_2018_3639_get_disable_ptr
                0x0000000000000000       0x24 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/spinlock.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/spinlock.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/spinlock.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
 .text.psci_do_pwrup_cache_maintenance
                0x0000000000000000       0x34 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
 .text.psci_entrypoint
                0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/debug.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/debug.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/debug.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .text.dcsw_op_louis
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .text.dcsw_op_all
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .text.dcsw_op_level3
                0x0000000000000000       0x10 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text.get_afflvl_shift
                0x0000000000000000       0x14 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text.mpidr_mask_lower_afflvls
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text.eret     0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text.smc      0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text.disable_mmu_el3
                0x0000000000000000       0x1c ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text.disable_mmu_icache_el3
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .text          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .data          0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .bss           0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.platform_get_core_pos
                0x0000000000000000       0x18 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.plat_report_exception
                0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.plat_crash_console_init
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.plat_crash_console_putc
                0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.plat_reset_handler
                0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.bl1_plat_prepare_exit
                0x0000000000000000        0x4 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
 .text.plat_error_handler
                0x0000000000000000        0x8 ./t186ref/tegra/t186/release/bl31/platform_helpers.o

Memory Configuration

Name             Origin             Length             Attributes
RAM              0x0000000030000000 0x000000000003ffff xrw
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

                0x0000000030000000                . = 0x30000000
                0x0000000000000001                ASSERT ((. == ALIGN (0x1000)), BL31_BASE address is not aligned on a page boundary.)

.text           0x0000000030000000     0xe000
                0x0000000030000000                __TEXT_START__ = .
 *bl31_entrypoint.o(.text*)
 .text.bl31_entrypoint
                0x0000000030000000       0xd8 ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
                0x0000000030000000                bl31_entrypoint
 .text.bl31_warm_entrypoint
                0x00000000300000d8       0x8c ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
                0x00000000300000d8                bl31_warm_entrypoint
 *(.text*)
 .text.udelay   0x0000000030000164       0xb4 ./t186ref/tegra/t186/release/bl31/delay_timer.o
                0x0000000030000164                udelay
 .text.mdelay   0x0000000030000218        0xc ./t186ref/tegra/t186/release/bl31/delay_timer.o
                0x0000000030000218                mdelay
 .text.timer_init
                0x0000000030000224       0x48 ./t186ref/tegra/t186/release/bl31/delay_timer.o
                0x0000000030000224                timer_init
 .text.boot_profiler_init
                0x000000003000026c       0x6c ./t186ref/tegra/t186/release/bl31/profiler.o
                0x000000003000026c                boot_profiler_init
 .text.boot_profiler_add_record
                0x00000000300002d8       0xd4 ./t186ref/tegra/t186/release/bl31/profiler.o
                0x00000000300002d8                boot_profiler_add_record
 .text.boot_profiler_deinit
                0x00000000300003ac       0x64 ./t186ref/tegra/t186/release/bl31/profiler.o
                0x00000000300003ac                boot_profiler_deinit
 .text.bl31_plat_enable_mmu
                0x0000000030000410        0x4 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x0000000030000410                bl31_plat_enable_mmu
 .text.bl31_plat_get_next_image_ep_info
                0x0000000030000414       0x38 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x0000000030000414                bl31_plat_get_next_image_ep_info
 .text.bl31_get_plat_params
                0x000000003000044c        0xc ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x000000003000044c                bl31_get_plat_params
 .text.bl31_platform_setup
                0x0000000030000458       0x4c ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x0000000030000458                bl31_platform_setup
 .text.bl31_plat_runtime_setup
                0x00000000300004a4       0x24 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x00000000300004a4                bl31_plat_runtime_setup
 .text.bl31_plat_arch_setup
                0x00000000300004c8      0x108 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x00000000300004c8                bl31_plat_arch_setup
 .text.bl31_check_ns_address
                0x00000000300005d0       0x98 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x00000000300005d0                bl31_check_ns_address
 .text.bl31_early_platform_setup
                0x0000000030000668      0x1c0 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
                0x0000000030000668                bl31_early_platform_setup
 .text.tegra_memcpy
                0x0000000030000828        0x4 ./t186ref/tegra/t186/release/bl31/tegra_common.o
                0x0000000030000828                tegra_memcpy
 .text.tegra_zeromem
                0x000000003000082c        0x4 ./t186ref/tegra/t186/release/bl31/tegra_common.o
                0x000000003000082c                tegra_zeromem
 .text.tegra_timer_get_value
                0x0000000030000830       0x14 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .text.tegra_delay_timer_init
                0x0000000030000844       0x68 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
                0x0000000030000844                tegra_delay_timer_init
 .text.tegra_fiq_interrupt_handler
                0x00000000300008ac       0x90 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .text.tegra_fiq_handler_setup
                0x000000003000093c       0x48 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
                0x000000003000093c                tegra_fiq_handler_setup
 .text.tegra_fiq_set_ns_entrypoint
                0x0000000030000984        0xc ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
                0x0000000030000984                tegra_fiq_set_ns_entrypoint
 .text.tegra_fiq_get_intr_context
                0x0000000030000990       0x5c ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
                0x0000000030000990                tegra_fiq_get_intr_context
 .text.tegra_get_chipid_major
                0x00000000300009ec       0x14 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x00000000300009ec                tegra_get_chipid_major
 .text.tegra_get_chipid_minor
                0x0000000030000a00       0x14 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x0000000030000a00                tegra_get_chipid_minor
 .text.tegra_get_platform
                0x0000000030000a14       0x70 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .text.tegra_chipid_is_t186
                0x0000000030000a84       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x0000000030000a84                tegra_chipid_is_t186
 .text.tegra_platform_is_silicon
                0x0000000030000aa0       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x0000000030000aa0                tegra_platform_is_silicon
 .text.tegra_platform_is_linsim
                0x0000000030000abc       0x20 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x0000000030000abc                tegra_platform_is_linsim
 .text.tegra_platform_is_fpga
                0x0000000030000adc       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x0000000030000adc                tegra_platform_is_fpga
 .text.tegra_platform_is_virt_dev_kit
                0x0000000030000af8       0x1c ./t186ref/tegra/t186/release/bl31/tegra_platform.o
                0x0000000030000af8                tegra_platform_is_virt_dev_kit
 .text.tegra_get_sys_suspend_power_state
                0x0000000030000b14       0x14 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000b14                tegra_get_sys_suspend_power_state
 .text.tegra_validate_ns_entrypoint
                0x0000000030000b28       0x1c ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000b28                tegra_validate_ns_entrypoint
 .text.tegra_cpu_standby
                0x0000000030000b44       0x48 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000b44                tegra_cpu_standby
 .text.tegra_pwr_domain_on
                0x0000000030000b8c        0x4 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000b8c                tegra_pwr_domain_on
 .text.tegra_pwr_domain_off
                0x0000000030000b90        0x4 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000b90                tegra_pwr_domain_off
 .text.tegra_pwr_domain_suspend
                0x0000000030000b94       0x30 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000b94                tegra_pwr_domain_suspend
 .text.tegra_pwr_domain_power_down_wfi
                0x0000000030000bc4       0x14 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000bc4                tegra_pwr_domain_power_down_wfi
 .text.tegra_pwr_domain_on_finish
                0x0000000030000bd8       0x90 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000bd8                tegra_pwr_domain_on_finish
 .text.tegra_pwr_domain_suspend_finish
                0x0000000030000c68        0x4 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000c68                tegra_pwr_domain_suspend_finish
 .text.tegra_system_off
                0x0000000030000c6c       0x18 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000c6c                tegra_system_off
 .text.tegra_system_reset
                0x0000000030000c84       0x1c ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000c84                tegra_system_reset
 .text.tegra_validate_power_state
                0x0000000030000ca0       0x28 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000ca0                tegra_validate_power_state
 .text.plat_setup_psci_ops
                0x0000000030000cc8       0x54 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000cc8                plat_setup_psci_ops
 .text.plat_get_target_pwr_state
                0x0000000030000d1c        0x4 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
                0x0000000030000d1c                plat_get_target_pwr_state
 .text.tegra_sip_handler
                0x0000000030000d20      0x130 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
                0x0000000030000d20                tegra_sip_handler
 .text.gicd_read_igroupr
                0x0000000030000e50       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000e50                gicd_read_igroupr
 .text.gicd_read_icfgr
                0x0000000030000e64       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000e64                gicd_read_icfgr
 .text.gicd_write_igroupr
                0x0000000030000e78       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000e78                gicd_write_igroupr
 .text.gicd_write_isenabler
                0x0000000030000e8c       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000e8c                gicd_write_isenabler
 .text.gicd_write_icenabler
                0x0000000030000ea0       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000ea0                gicd_write_icenabler
 .text.gicd_write_ipriorityr
                0x0000000030000eb4       0x10 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000eb4                gicd_write_ipriorityr
 .text.gicd_write_icfgr
                0x0000000030000ec4       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000ec4                gicd_write_icfgr
 .text.gicd_get_igroupr
                0x0000000030000ed8       0x20 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000ed8                gicd_get_igroupr
 .text.gicd_clr_igroupr
                0x0000000030000ef8       0x30 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000ef8                gicd_clr_igroupr
 .text.gicd_set_isenabler
                0x0000000030000f28        0xc ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000f28                gicd_set_isenabler
 .text.gicd_set_ipriorityr
                0x0000000030000f34       0x64 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000f34                gicd_set_ipriorityr
 .text.gicd_set_itargetsr
                0x0000000030000f98       0x14 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000f98                gicd_set_itargetsr
 .text.gicv2_interrupt_type_to_line
                0x0000000030000fac       0x24 ./t186ref/tegra/t186/release/bl31/gic_v2.o
                0x0000000030000fac                gicv2_interrupt_type_to_line
 .text.tegra_bpmp_ivc_notify
                0x0000000030000fd0       0x14 ./t186ref/tegra/t186/release/bl31/intf.o
 .text.tegra_bpmp_ipc_send_req_atomic.constprop.0
                0x0000000030000fe4      0x134 ./t186ref/tegra/t186/release/bl31/intf.o
 .text.tegra_bpmp_ipc_init
                0x0000000030001118      0x154 ./t186ref/tegra/t186/release/bl31/intf.o
                0x0000000030001118                tegra_bpmp_ipc_init
 .text.tegra_bpmp_ipc_enable_clock
                0x000000003000126c       0x74 ./t186ref/tegra/t186/release/bl31/intf.o
                0x000000003000126c                tegra_bpmp_ipc_enable_clock
 .text.tegra_bpmp_ipc_disable_clock
                0x00000000300012e0       0x74 ./t186ref/tegra/t186/release/bl31/intf.o
                0x00000000300012e0                tegra_bpmp_ipc_disable_clock
 .text.ivc_advance_tx
                0x0000000030001354       0x2c ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.ivc_advance_rx
                0x0000000030001380       0x2c ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.ivc_check_write
                0x00000000300013ac       0x50 ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.unlikely.ivc_frame_pointer.part.4
                0x00000000300013fc       0x20 ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.ivc_check_read
                0x000000003000141c       0x6c ./t186ref/tegra/t186/release/bl31/ivc.o
 .text.tegra_ivc_read_get_next_frame
                0x0000000030001488       0x4c ./t186ref/tegra/t186/release/bl31/ivc.o
                0x0000000030001488                tegra_ivc_read_get_next_frame
 .text.tegra_ivc_read_advance
                0x00000000300014d4       0x64 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x00000000300014d4                tegra_ivc_read_advance
 .text.tegra_ivc_write_get_next_frame
                0x0000000030001538       0x48 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x0000000030001538                tegra_ivc_write_get_next_frame
 .text.tegra_ivc_write_advance
                0x0000000030001580       0x60 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x0000000030001580                tegra_ivc_write_advance
 .text.tegra_ivc_channel_reset
                0x00000000300015e0       0x14 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x00000000300015e0                tegra_ivc_channel_reset
 .text.tegra_ivc_channel_notified
                0x00000000300015f4       0xc0 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x00000000300015f4                tegra_ivc_channel_notified
 .text.tegra_ivc_align
                0x00000000300016b4        0xc ./t186ref/tegra/t186/release/bl31/ivc.o
                0x00000000300016b4                tegra_ivc_align
 .text.tegra_ivc_total_queue_size
                0x00000000300016c0       0x38 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x00000000300016c0                tegra_ivc_total_queue_size
 .text.tegra_ivc_init
                0x00000000300016f8      0x114 ./t186ref/tegra/t186/release/bl31/ivc.o
                0x00000000300016f8                tegra_ivc_init
 .text.tegra_gic_pcpu_distif_init.constprop.1
                0x000000003000180c      0x110 ./t186ref/tegra/t186/release/bl31/gic.o
 .text.tegra_gic_cpuif_deactivate
                0x000000003000191c       0x1c ./t186ref/tegra/t186/release/bl31/gic.o
                0x000000003000191c                tegra_gic_cpuif_deactivate
 .text.tegra_gic_init
                0x0000000030001938      0x184 ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001938                tegra_gic_init
 .text.tegra_gic_pcpu_init
                0x0000000030001abc       0x2c ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001abc                tegra_gic_pcpu_init
 .text.tegra_gic_setup
                0x0000000030001ae8       0x64 ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001ae8                tegra_gic_setup
 .text.plat_ic_get_pending_interrupt_id
                0x0000000030001b4c       0x3c ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001b4c                plat_ic_get_pending_interrupt_id
 .text.plat_ic_get_pending_interrupt_type
                0x0000000030001b88       0x68 ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001b88                plat_ic_get_pending_interrupt_type
 .text.plat_ic_acknowledge_interrupt
                0x0000000030001bf0       0x10 ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001bf0                plat_ic_acknowledge_interrupt
 .text.plat_ic_end_of_interrupt
                0x0000000030001c00       0x10 ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001c00                plat_ic_end_of_interrupt
 .text.plat_interrupt_type_to_line
                0x0000000030001c10       0x54 ./t186ref/tegra/t186/release/bl31/gic.o
                0x0000000030001c10                plat_interrupt_type_to_line
 .text.tegra_gpcdma_memcpy_priv
                0x0000000030001c64      0x194 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .text.tegra_gpcdma_memcpy
                0x0000000030001df8        0x8 ./t186ref/tegra/t186/release/bl31/gpcdma.o
                0x0000000030001df8                tegra_gpcdma_memcpy
 .text.tegra_gpcdma_zeromem
                0x0000000030001e00       0x10 ./t186ref/tegra/t186/release/bl31/gpcdma.o
                0x0000000030001e00                tegra_gpcdma_zeromem
 .text.tegra_clear_videomem
                0x0000000030001e10       0x70 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .text.tegra_memctrl_setup
                0x0000000030001e80       0xf4 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x0000000030001e80                tegra_memctrl_setup
 .text.tegra_memctrl_restore_settings
                0x0000000030001f74       0x94 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x0000000030001f74                tegra_memctrl_restore_settings
 .text.tegra_memctrl_tzdram_setup
                0x0000000030002008        0x8 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x0000000030002008                tegra_memctrl_tzdram_setup
 .text.tegra_memctrl_tzram_setup
                0x0000000030002010       0xe8 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x0000000030002010                tegra_memctrl_tzram_setup
 .text.tegra_memctrl_videomem_setup
                0x00000000300020f8      0x144 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x00000000300020f8                tegra_memctrl_videomem_setup
 .text.tegra_memctrl_disable_ahb_redirection
                0x000000003000223c        0x4 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x000000003000223c                tegra_memctrl_disable_ahb_redirection
 .text.tegra_memctrl_clear_pending_interrupts
                0x0000000030002240        0x4 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
                0x0000000030002240                tegra_memctrl_clear_pending_interrupts
 .text.tegra_smmu_save_context
                0x0000000030002244      0x134 ./t186ref/tegra/t186/release/bl31/smmu.o
                0x0000000030002244                tegra_smmu_save_context
 .text.tegra_smmu_init
                0x0000000030002378       0xa0 ./t186ref/tegra/t186/release/bl31/smmu.o
                0x0000000030002378                tegra_smmu_init
 .text.mce_get_curr_cpu_ari_base
                0x0000000030002418       0x30 ./t186ref/tegra/t186/release/bl31/mce.o
 .text.mce_get_curr_cpu_ops
                0x0000000030002448       0x30 ./t186ref/tegra/t186/release/bl31/mce.o
 .text.mce_update_ccplex_gsc
                0x0000000030002478       0x2c ./t186ref/tegra/t186/release/bl31/mce.o
 .text.mce_command_handler
                0x00000000300024a4      0x3e8 ./t186ref/tegra/t186/release/bl31/mce.o
                0x00000000300024a4                mce_command_handler
 .text.mce_update_reset_vector
                0x000000003000288c       0x24 ./t186ref/tegra/t186/release/bl31/mce.o
                0x000000003000288c                mce_update_reset_vector
 .text.mce_update_gsc_videomem
                0x00000000300028b0        0x8 ./t186ref/tegra/t186/release/bl31/mce.o
                0x00000000300028b0                mce_update_gsc_videomem
 .text.mce_update_gsc_tzdram
                0x00000000300028b8        0x8 ./t186ref/tegra/t186/release/bl31/mce.o
                0x00000000300028b8                mce_update_gsc_tzdram
 .text.mce_update_gsc_tzram
                0x00000000300028c0        0x8 ./t186ref/tegra/t186/release/bl31/mce.o
                0x00000000300028c0                mce_update_gsc_tzram
 .text.mce_enter_ccplex_state
                0x00000000300028c8       0x30 ./t186ref/tegra/t186/release/bl31/mce.o
                0x00000000300028c8                mce_enter_ccplex_state
 .text.mce_update_cstate_info
                0x00000000300028f8       0x34 ./t186ref/tegra/t186/release/bl31/mce.o
                0x00000000300028f8                mce_update_cstate_info
 .text.mce_verify_firmware_version
                0x000000003000292c       0xac ./t186ref/tegra/t186/release/bl31/mce.o
                0x000000003000292c                mce_verify_firmware_version
 .text.ari_clobber_response
                0x00000000300029d8       0x10 ./t186ref/tegra/t186/release/bl31/ari.o
 .text.ari_request_wait.constprop.1
                0x00000000300029e8       0xa0 ./t186ref/tegra/t186/release/bl31/ari.o
 .text.ari_enter_cstate
                0x0000000030002a88       0x68 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002a88                ari_enter_cstate
 .text.ari_update_cstate_info
                0x0000000030002af0       0x70 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002af0                ari_update_cstate_info
 .text.ari_update_crossover_time
                0x0000000030002b60       0x3c ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002b60                ari_update_crossover_time
 .text.ari_read_cstate_stats
                0x0000000030002b9c       0x54 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002b9c                ari_read_cstate_stats
 .text.ari_write_cstate_stats
                0x0000000030002bf0       0x28 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002bf0                ari_write_cstate_stats
 .text.ari_enumeration_misc
                0x0000000030002c18       0x54 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002c18                ari_enumeration_misc
 .text.ari_is_ccx_allowed
                0x0000000030002c6c       0x60 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002c6c                ari_is_ccx_allowed
 .text.ari_is_sc7_allowed
                0x0000000030002ccc       0x94 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002ccc                ari_is_sc7_allowed
 .text.ari_online_core
                0x0000000030002d60       0xa4 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002d60                ari_online_core
 .text.ari_cc3_ctrl
                0x0000000030002e04       0x44 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002e04                ari_cc3_ctrl
 .text.ari_reset_vector_update
                0x0000000030002e48       0x30 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002e48                ari_reset_vector_update
 .text.ari_roc_flush_cache_trbits
                0x0000000030002e78       0x28 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002e78                ari_roc_flush_cache_trbits
 .text.ari_roc_flush_cache
                0x0000000030002ea0       0x28 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002ea0                ari_roc_flush_cache
 .text.ari_roc_clean_cache
                0x0000000030002ec8       0x28 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002ec8                ari_roc_clean_cache
 .text.ari_read_write_mca
                0x0000000030002ef0       0x80 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002ef0                ari_read_write_mca
 .text.ari_update_ccplex_gsc
                0x0000000030002f70       0x40 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002f70                ari_update_ccplex_gsc
 .text.ari_enter_ccplex_state
                0x0000000030002fb0       0x28 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002fb0                ari_enter_ccplex_state
 .text.ari_read_write_uncore_perfmon
                0x0000000030002fd8       0x98 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030002fd8                ari_read_write_uncore_perfmon
 .text.ari_misc_ccplex
                0x0000000030003070       0x50 ./t186ref/tegra/t186/release/bl31/ari.o
                0x0000000030003070                ari_misc_ccplex
 .text.nvg_enter_cstate
                0x00000000300030c0       0x6c ./t186ref/tegra/t186/release/bl31/nvg.o
                0x00000000300030c0                nvg_enter_cstate
 .text.nvg_update_cstate_info
                0x000000003000312c       0x68 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x000000003000312c                nvg_update_cstate_info
 .text.nvg_update_crossover_time
                0x0000000030003194       0x34 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x0000000030003194                nvg_update_crossover_time
 .text.nvg_read_cstate_stats
                0x00000000300031c8       0x28 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x00000000300031c8                nvg_read_cstate_stats
 .text.nvg_write_cstate_stats
                0x00000000300031f0       0x24 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x00000000300031f0                nvg_write_cstate_stats
 .text.nvg_is_ccx_allowed
                0x0000000030003214        0x8 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x0000000030003214                nvg_is_ccx_allowed
 .text.nvg_is_sc7_allowed
                0x000000003000321c       0x5c ./t186ref/tegra/t186/release/bl31/nvg.o
                0x000000003000321c                nvg_is_sc7_allowed
 .text.nvg_online_core
                0x0000000030003278       0x88 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x0000000030003278                nvg_online_core
 .text.nvg_cc3_ctrl
                0x0000000030003300       0x38 ./t186ref/tegra/t186/release/bl31/nvg.o
                0x0000000030003300                nvg_cc3_ctrl
 .text.tegra_se_save_sha256_hash
                0x0000000030003338      0x2d0 ./t186ref/tegra/t186/release/bl31/se.o
                0x0000000030003338                tegra_se_save_sha256_hash
 .text.tegra186_memctrl_reconfig_mss_clients
                0x0000000030003608      0x458 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .text.tegra186_memctrl_set_overrides
                0x0000000030003a60       0xd0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .text.tegra_get_mc_settings
                0x0000000030003b30        0xc ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
                0x0000000030003b30                tegra_get_mc_settings
 .text.plat_memctrl_tzdram_setup
                0x0000000030003b3c       0xd0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
                0x0000000030003b3c                plat_memctrl_tzdram_setup
 .text.tegra_soc_validate_power_state
                0x0000000030003c0c       0x88 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030003c0c                tegra_soc_validate_power_state
 .text.tegra_soc_cpu_standby
                0x0000000030003c94        0x8 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030003c94                tegra_soc_cpu_standby
 .text.tegra_soc_pwr_domain_suspend
                0x0000000030003c9c      0x13c ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030003c9c                tegra_soc_pwr_domain_suspend
 .text.tegra_soc_get_target_pwr_state
                0x0000000030003dd8      0x11c ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030003dd8                tegra_soc_get_target_pwr_state
 .text.tegra_soc_pwr_domain_on
                0x0000000030003ef4       0x58 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030003ef4                tegra_soc_pwr_domain_on
 .text.tegra_soc_pwr_domain_on_finish
                0x0000000030003f4c       0xd4 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030003f4c                tegra_soc_pwr_domain_on_finish
 .text.tegra_soc_pwr_domain_off
                0x0000000030004020       0x3c ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x0000000030004020                tegra_soc_pwr_domain_off
 .text.tegra_soc_prepare_system_off
                0x000000003000405c       0x10 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x000000003000405c                tegra_soc_prepare_system_off
 .text.tegra_soc_prepare_system_reset
                0x000000003000406c       0x10 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x000000003000406c                tegra_soc_prepare_system_reset
 .text.tegra_soc_pwr_domain_power_down_wfi
                0x000000003000407c       0xec ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
                0x000000003000407c                tegra_soc_pwr_domain_power_down_wfi
 .text.plat_get_power_domain_tree_desc
                0x0000000030004168        0xc ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x0000000030004168                plat_get_power_domain_tree_desc
 .text.plat_get_mmio_map
                0x0000000030004174        0xc ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x0000000030004174                plat_get_mmio_map
 .text.plat_get_syscnt_freq2
                0x0000000030004180        0xc ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x0000000030004180                plat_get_syscnt_freq2
 .text.plat_get_console_from_id
                0x000000003000418c       0x20 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x000000003000418c                plat_get_console_from_id
 .text.plat_early_platform_setup
                0x00000000300041ac       0x4c ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x00000000300041ac                plat_early_platform_setup
 .text.plat_late_platform_setup
                0x00000000300041f8        0x4 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x00000000300041f8                plat_late_platform_setup
 .text.plat_gic_setup
                0x00000000300041fc       0x38 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x00000000300041fc                plat_gic_setup
 .text.plat_get_bl31_params
                0x0000000030004234       0x14 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x0000000030004234                plat_get_bl31_params
 .text.plat_get_bl31_plat_params
                0x0000000030004248       0x14 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x0000000030004248                plat_get_bl31_plat_params
 .text.plat_core_pos_by_mpidr
                0x000000003000425c       0x34 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x000000003000425c                plat_core_pos_by_mpidr
 .text.plat_relocate_bl32_image
                0x0000000030004290      0x110 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x0000000030004290                plat_relocate_bl32_image
 .text.plat_supports_system_suspend
                0x00000000300043a0        0x8 ./t186ref/tegra/t186/release/bl31/plat_setup.o
                0x00000000300043a0                plat_supports_system_suspend
 .text.plat_secondary_setup
                0x00000000300043a8       0x7c ./t186ref/tegra/t186/release/bl31/plat_secondary.o
                0x00000000300043a8                plat_secondary_setup
 .text.plat_sip_handler
                0x0000000030004424       0xe8 ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
                0x0000000030004424                plat_sip_handler
 .text.plat_get_smmu_ctx
                0x000000003000450c       0x14 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
                0x000000003000450c                plat_get_smmu_ctx
 .text.plat_get_num_smmu_devices
                0x0000000030004520        0x8 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
                0x0000000030004520                plat_get_num_smmu_devices
 .text.get_arm_std_svc_args
                0x0000000030004528       0x38 ./t186ref/tegra/t186/release/bl31/bl31_main.o
                0x0000000030004528                get_arm_std_svc_args
 .text.bl31_prepare_next_image_entry
                0x0000000030004560       0xc8 ./t186ref/tegra/t186/release/bl31/bl31_main.o
                0x0000000030004560                bl31_prepare_next_image_entry
 .text.bl31_main
                0x0000000030004628       0x80 ./t186ref/tegra/t186/release/bl31/bl31_main.o
                0x0000000030004628                bl31_main
 .text.bl31_register_bl32_init
                0x00000000300046a8        0xc ./t186ref/tegra/t186/release/bl31/bl31_main.o
                0x00000000300046a8                bl31_register_bl32_init
 .text.set_scr_el3_from_rm
                0x00000000300046b4       0x84 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .text.get_scr_el3_from_routing_model
                0x0000000030004738       0x58 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
                0x0000000030004738                get_scr_el3_from_routing_model
 .text.set_routing_model
                0x0000000030004790       0x98 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
                0x0000000030004790                set_routing_model
 .text.register_interrupt_type_handler
                0x0000000030004828       0x6c ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
                0x0000000030004828                register_interrupt_type_handler
 .text.get_interrupt_type_handler
                0x0000000030004894       0x2c ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
                0x0000000030004894                get_interrupt_type_handler
 .text.cm_get_context
                0x00000000300048c0       0x34 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
                0x00000000300048c0                cm_get_context
 .text.cm_set_context
                0x00000000300048f4       0x34 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
                0x00000000300048f4                cm_set_context
 .text.cm_get_context_by_index
                0x0000000030004928       0x44 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
                0x0000000030004928                cm_get_context_by_index
 .text.cm_set_context_by_index
                0x000000003000496c       0x48 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
                0x000000003000496c                cm_set_context_by_index
 .text.runtime_svc_init
                0x00000000300049b4      0x164 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
                0x00000000300049b4                runtime_svc_init
 .text.arm_arch_svc_smc_handler
                0x0000000030004b18       0xd0 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .text.std_svc_smc_handler
                0x0000000030004be8       0xb0 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
                0x0000000030004be8                std_svc_smc_handler
 .text.std_svc_setup
                0x0000000030004c98       0x34 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .text.cm_init_context_common
                0x0000000030004ccc      0x120 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .text.cm_set_next_context
                0x0000000030004dec       0x38 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .text.cm_init  0x0000000030004e24        0x4 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004e24                cm_init
 .text.cm_init_context_by_index
                0x0000000030004e28       0x2c ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004e28                cm_init_context_by_index
 .text.cm_init_my_context
                0x0000000030004e54       0x2c ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004e54                cm_init_my_context
 .text.cm_prepare_el3_exit
                0x0000000030004e80       0xe0 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004e80                cm_prepare_el3_exit
 .text.cm_el1_sysregs_context_save
                0x0000000030004f60       0x34 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004f60                cm_el1_sysregs_context_save
 .text.cm_el1_sysregs_context_restore
                0x0000000030004f94       0x34 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004f94                cm_el1_sysregs_context_restore
 .text.cm_set_elr_el3
                0x0000000030004fc8       0x40 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030004fc8                cm_set_elr_el3
 .text.cm_set_elr_spsr_el3
                0x0000000030005008       0x44 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x0000000030005008                cm_set_elr_spsr_el3
 .text.cm_write_scr_el3_bit
                0x000000003000504c       0x90 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x000000003000504c                cm_write_scr_el3_bit
 .text.cm_set_next_eret_context
                0x00000000300050dc       0x30 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
                0x00000000300050dc                cm_set_next_eret_context
 .text.psci_do_cpu_off
                0x000000003000510c      0x120 ./t186ref/tegra/t186/release/bl31/psci_off.o
                0x000000003000510c                psci_do_cpu_off
 .text.psci_cpu_on_start
                0x000000003000522c      0x210 ./t186ref/tegra/t186/release/bl31/psci_on.o
                0x000000003000522c                psci_cpu_on_start
 .text.psci_cpu_on_finish
                0x000000003000543c       0xc0 ./t186ref/tegra/t186/release/bl31/psci_on.o
                0x000000003000543c                psci_cpu_on_finish
 .text.psci_cpu_suspend_start
                0x00000000300054fc      0x180 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
                0x00000000300054fc                psci_cpu_suspend_start
 .text.psci_cpu_suspend_finish
                0x000000003000567c       0xc8 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
                0x000000003000567c                psci_cpu_suspend_finish
 .text.psci_validate_power_state
                0x0000000030005744       0x48 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005744                psci_validate_power_state
 .text.psci_query_sys_suspend_pwrstate
                0x000000003000578c       0x34 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003000578c                psci_query_sys_suspend_pwrstate
 .text.psci_is_last_on_cpu
                0x00000000300057c0       0x7c ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x00000000300057c0                psci_is_last_on_cpu
 .text.psci_init_req_local_pwr_states
                0x000000003000583c       0x14 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003000583c                psci_init_req_local_pwr_states
 .text.psci_get_target_local_pwr_states
                0x0000000030005850       0xb4 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005850                psci_get_target_local_pwr_states
 .text.psci_get_parent_pwr_domain_nodes
                0x0000000030005904       0x48 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005904                psci_get_parent_pwr_domain_nodes
 .text.psci_set_pwr_domains_to_run
                0x000000003000594c       0xa0 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003000594c                psci_set_pwr_domains_to_run
 .text.psci_do_state_coordination
                0x00000000300059ec      0x19c ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x00000000300059ec                psci_do_state_coordination
 .text.psci_find_max_off_lvl
                0x0000000030005b88       0x58 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005b88                psci_find_max_off_lvl
 .text.psci_find_target_suspend_lvl
                0x0000000030005be0       0x34 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005be0                psci_find_target_suspend_lvl
 .text.psci_validate_suspend_req
                0x0000000030005c14       0xa8 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005c14                psci_validate_suspend_req
 .text.psci_acquire_pwr_domain_locks
                0x0000000030005cbc       0x7c ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005cbc                psci_acquire_pwr_domain_locks
 .text.psci_release_pwr_domain_locks
                0x0000000030005d38       0x6c ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005d38                psci_release_pwr_domain_locks
 .text.psci_validate_mpidr
                0x0000000030005da4       0x20 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005da4                psci_validate_mpidr
 .text.psci_validate_entry_point
                0x0000000030005dc4       0xf8 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005dc4                psci_validate_entry_point
 .text.psci_warmboot_entrypoint
                0x0000000030005ebc       0xac ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005ebc                psci_warmboot_entrypoint
 .text.psci_register_spd_pm_hook
                0x0000000030005f68       0x60 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005f68                psci_register_spd_pm_hook
 .text.psci_spd_migrate_info
                0x0000000030005fc8       0x54 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x0000000030005fc8                psci_spd_migrate_info
 .text.psci_print_power_domain_map
                0x000000003000601c      0x110 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003000601c                psci_print_power_domain_map
 .text.psci_do_pwrdown_sequence
                0x000000003000612c        0x4 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003000612c                psci_do_pwrdown_sequence
 .text.psci_cpu_on
                0x0000000030006130       0x5c ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x0000000030006130                psci_cpu_on
 .text.psci_cpu_suspend
                0x000000003000618c      0x128 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x000000003000618c                psci_cpu_suspend
 .text.psci_system_suspend
                0x00000000300062b4       0xdc ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x00000000300062b4                psci_system_suspend
 .text.psci_cpu_off
                0x0000000030006390       0x38 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x0000000030006390                psci_cpu_off
 .text.psci_affinity_info
                0x00000000300063c8       0x38 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x00000000300063c8                psci_affinity_info
 .text.psci_migrate
                0x0000000030006400       0xb4 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x0000000030006400                psci_migrate
 .text.psci_migrate_info_type
                0x00000000300064b4       0x18 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x00000000300064b4                psci_migrate_info_type
 .text.psci_migrate_info_up_cpu
                0x00000000300064cc       0x28 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x00000000300064cc                psci_migrate_info_up_cpu
 .text.psci_node_hw_state
                0x00000000300064f4       0x8c ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x00000000300064f4                psci_node_hw_state
 .text.psci_features
                0x0000000030006580       0x80 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x0000000030006580                psci_features
 .text.psci_smc_handler
                0x0000000030006600      0x148 ./t186ref/tegra/t186/release/bl31/psci_main.o
                0x0000000030006600                psci_smc_handler
 .text.psci_arch_setup
                0x0000000030006748       0x1c ./t186ref/tegra/t186/release/bl31/psci_setup.o
                0x0000000030006748                psci_arch_setup
 .text.psci_setup
                0x0000000030006764      0x374 ./t186ref/tegra/t186/release/bl31/psci_setup.o
                0x0000000030006764                psci_setup
 .text.psci_system_off
                0x0000000030006ad8       0x64 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
                0x0000000030006ad8                psci_system_off
 .text.psci_system_reset
                0x0000000030006b3c       0x64 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
                0x0000000030006b3c                psci_system_reset
 .text.bakery_lock_get
                0x0000000030006ba0      0x18c ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
                0x0000000030006ba0                bakery_lock_get
 .text.bakery_lock_release
                0x0000000030006d2c       0x88 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
                0x0000000030006d2c                bakery_lock_release
 .text.trusty_context_switch
                0x0000000030006db4      0x148 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_fiq_handler
                0x0000000030006efc      0x100 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_cpu_resume
                0x0000000030006ffc       0x68 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_cpu_suspend_finish_handler
                0x0000000030007064        0x4 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_cpu_suspend
                0x0000000030007068       0x68 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_cpu_suspend_handler
                0x00000000300070d0        0x4 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_cpu_off_handler
                0x00000000300070d4       0x18 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_setup
                0x00000000300070ec       0x90 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_init
                0x000000003000717c      0x14c ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_cpu_on_finish_handler
                0x00000000300072c8       0x4c ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.trusty_smc_handler
                0x0000000030007314      0x2d0 ./t186ref/tegra/t186/release/bl31/trusty.o
 .text.print_entry_point_info
                0x00000000300075e4       0x38 ./t186ref/tegra/t186/release/bl31/bl_common.o
                0x00000000300075e4                print_entry_point_info
 .text.unsigned_num_print
                0x000000003000761c       0x74 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .text.tf_printf
                0x0000000030007690      0x328 ./t186ref/tegra/t186/release/bl31/tf_printf.o
                0x0000000030007690                tf_printf
 .text.__assert
                0x00000000300079b8       0x28 ./t186ref/tegra/t186/release/bl31/assert.o
                0x00000000300079b8                __assert
 .text.memset   0x00000000300079e0       0x1c ./t186ref/tegra/t186/release/bl31/mem.o
                0x00000000300079e0                memset
 .text.memcpy   0x00000000300079fc       0x20 ./t186ref/tegra/t186/release/bl31/mem.o
                0x00000000300079fc                memcpy
 .text.memmove  0x0000000030007a1c       0x48 ./t186ref/tegra/t186/release/bl31/mem.o
                0x0000000030007a1c                memmove
 .text.putchar  0x0000000030007a64       0x28 ./t186ref/tegra/t186/release/bl31/putchar.o
                0x0000000030007a64                putchar
 .text.strlen   0x0000000030007a8c       0x1c ./t186ref/tegra/t186/release/bl31/strlen.o
                0x0000000030007a8c                strlen
 .text.is_mmu_enabled
                0x0000000030007aa8       0x3c ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007aa8                is_mmu_enabled
 .text.xlat_arch_tlbi_va
                0x0000000030007ae4       0x48 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007ae4                xlat_arch_tlbi_va
 .text.xlat_arch_tlbi_va_sync
                0x0000000030007b2c        0xc ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007b2c                xlat_arch_tlbi_va_sync
 .text.xlat_arch_current_el
                0x0000000030007b38       0x30 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007b38                xlat_arch_current_el
 .text.xlat_arch_get_xn_desc
                0x0000000030007b68       0x40 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007b68                xlat_arch_get_xn_desc
 .text.init_xlat_tables_arch
                0x0000000030007ba8       0x74 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007ba8                init_xlat_tables_arch
 .text.enable_mmu_arch
                0x0000000030007c1c       0xe4 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
                0x0000000030007c1c                enable_mmu_arch
 .text.mmap_add_region
                0x0000000030007d00       0x2c ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007d00                mmap_add_region
 .text.mmap_add
                0x0000000030007d2c       0x40 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007d2c                mmap_add
 .text.mmap_add_dynamic_region
                0x0000000030007d6c       0x2c ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007d6c                mmap_add_dynamic_region
 .text.mmap_remove_dynamic_region
                0x0000000030007d98       0x14 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007d98                mmap_remove_dynamic_region
 .text.init_xlat_tables
                0x0000000030007dac       0xbc ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007dac                init_xlat_tables
 .text.enable_mmu_el1
                0x0000000030007e68        0xc ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007e68                enable_mmu_el1
 .text.enable_mmu_el3
                0x0000000030007e74        0x4 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030007e74                enable_mmu_el3
 .text.mmap_add_region_check
                0x0000000030007e78      0x144 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .text.xlat_table_get_index
                0x0000000030007fbc       0x54 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .text.xlat_tables_map_region
                0x0000000030008010      0x34c ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .text.xlat_tables_unmap_region
                0x000000003000835c      0x228 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .text.print_mmap
                0x0000000030008584        0x4 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                0x0000000030008584                print_mmap
 .text.mmap_add_region_ctx
                0x0000000030008588      0x1ac ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                0x0000000030008588                mmap_add_region_ctx
 .text.mmap_add_dynamic_region_ctx
                0x0000000030008734      0x224 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                0x0000000030008734                mmap_add_dynamic_region_ctx
 .text.mmap_remove_dynamic_region_ctx
                0x0000000030008958      0x16c ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                0x0000000030008958                mmap_remove_dynamic_region_ctx
 .text.xlat_tables_print
                0x0000000030008ac4        0x4 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                0x0000000030008ac4                xlat_tables_print
 .text.init_xlation_table
                0x0000000030008ac8       0xe0 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                0x0000000030008ac8                init_xlation_table
 .text.console_init
                0x0000000030008ba8       0x14 ./t186ref/tegra/t186/release/bl31/console.o
                0x0000000030008ba8                console_init
 .text.console_uninit
                0x0000000030008bbc       0x10 ./t186ref/tegra/t186/release/bl31/console.o
                0x0000000030008bbc                console_uninit
 .text.console_putc
                0x0000000030008bcc        0xc ./t186ref/tegra/t186/release/bl31/console.o
                0x0000000030008bcc                console_putc
 .text.console_flush
                0x0000000030008bd8        0xc ./t186ref/tegra/t186/release/bl31/console.o
                0x0000000030008bd8                console_flush
 .text.tegra_set_sec_entry_point
                0x0000000030008be4       0x10 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008be4                tegra_set_sec_entry_point
 .text.tegra_get_console_base
                0x0000000030008bf4        0xc ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008bf4                tegra_get_console_base
 .text.tegra_set_console_base
                0x0000000030008c00       0x10 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c00                tegra_set_console_base
 .text.tegra_get_bl31_phys_base
                0x0000000030008c10        0xc ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c10                tegra_get_bl31_phys_base
 .text.tegra_get_bl31_text_start
                0x0000000030008c1c        0x8 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c1c                tegra_get_bl31_text_start
 .text.tegra_get_bl31_text_end
                0x0000000030008c24        0x8 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c24                tegra_get_bl31_text_end
 .text.tegra_get_bl31_rw_start
                0x0000000030008c2c        0x8 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c2c                tegra_get_bl31_rw_start
 .text.tegra_get_bl31_rw_end
                0x0000000030008c34        0x8 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c34                tegra_get_bl31_rw_end
 .text.tegra_get_bl31_rodata_start
                0x0000000030008c3c        0x8 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c3c                tegra_get_bl31_rodata_start
 .text.tegra_get_bl31_rodata_end
                0x0000000030008c44        0x8 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
                0x0000000030008c44                tegra_get_bl31_rodata_end
 .text.plat_my_core_pos
                0x0000000030008c4c       0x10 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008c4c                plat_my_core_pos
 .text.plat_get_my_entrypoint
                0x0000000030008c5c        0xc ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008c5c                plat_get_my_entrypoint
 .text.platform_mem_init
                0x0000000030008c68        0x8 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008c68                platform_mem_init
 .text.plat_crash_console_init
                0x0000000030008c70       0x18 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008c70                plat_crash_console_init
 .text.plat_crash_console_putc
                0x0000000030008c88        0xc ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008c88                plat_crash_console_putc
 *fill*         0x0000000030008c94       0x2c 
 .text.plat_reset_handler
                0x0000000030008cc0      0x140 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008cc0                plat_reset_handler
 .text.tegra_secure_entrypoint
                0x0000000030008e00       0x10 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008e00                tegra_secure_entrypoint
 .text.tegra_zeromem16
                0x0000000030008e10        0xc ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008e10                tegra_zeromem16
 .text.tegra_memcpy16
                0x0000000030008e1c        0xc ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030008e1c                tegra_memcpy16
 .text.console_core_init
                0x0000000030008e28       0x68 ./t186ref/tegra/t186/release/bl31/16550_console.o
                0x0000000030008e28                console_core_init
 .text.console_core_putc
                0x0000000030008e90       0x44 ./t186ref/tegra/t186/release/bl31/16550_console.o
                0x0000000030008e90                console_core_putc
 .text.console_core_flush
                0x0000000030008ed4        0x8 ./t186ref/tegra/t186/release/bl31/16550_console.o
                0x0000000030008ed4                console_core_flush
 .text.denver_disable_ext_debug
                0x0000000030008edc       0x14 ./t186ref/tegra/t186/release/bl31/denver.o
 .text.denver_enable_dco
                0x0000000030008ef0       0x1c ./t186ref/tegra/t186/release/bl31/denver.o
 .text.denver_disable_dco
                0x0000000030008f0c       0x38 ./t186ref/tegra/t186/release/bl31/denver.o
                0x0000000030008f0c                denver_disable_dco
 .text.check_errata_cve_2017_5715
                0x0000000030008f44       0x1c ./t186ref/tegra/t186/release/bl31/denver.o
 .text.denver_reset_func
                0x0000000030008f60       0x6c ./t186ref/tegra/t186/release/bl31/denver.o
 .text.denver_core_pwr_dwn
                0x0000000030008fcc        0xc ./t186ref/tegra/t186/release/bl31/denver.o
 .text.denver_cluster_pwr_dwn
                0x0000000030008fd8        0x4 ./t186ref/tegra/t186/release/bl31/denver.o
 .text.denver_cpu_reg_dump
                0x0000000030008fdc        0xc ./t186ref/tegra/t186/release/bl31/denver.o
 .text.cortex_a57_disable_dcache
                0x0000000030008fe8       0x14 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_disable_l2_prefetch
                0x0000000030008ffc       0x24 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_disable_smp
                0x0000000030009020       0x10 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_disable_ext_debug
                0x0000000030009030       0x14 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_806969_wa
                0x0000000030009044       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_806969
                0x0000000030009060        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_813420_wa
                0x0000000030009068       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_813420
                0x0000000030009084        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.a57_disable_ldnp_overread
                0x000000003000908c       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_disable_ldnp_overread
                0x00000000300090a8        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_826974_wa
                0x00000000300090b0       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_826974
                0x00000000300090cc        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_826977_wa
                0x00000000300090d4       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_826977
                0x00000000300090f0        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_828024_wa
                0x00000000300090f8       0x20 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_828024
                0x0000000030009118        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_829520_wa
                0x0000000030009120       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_829520
                0x000000003000913c        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_833471_wa
                0x0000000030009144       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_833471
                0x0000000030009160        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.errata_a57_859972_wa
                0x0000000030009168       0x1c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_859972
                0x0000000030009184        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.check_errata_cve_2017_5715
                0x000000003000918c        0x8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_reset_func
                0x0000000030009194       0x90 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_core_pwr_dwn
                0x0000000030009224       0x20 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_cluster_pwr_dwn
                0x0000000030009244       0x2c ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.cortex_a57_cpu_reg_dump
                0x0000000030009270       0x14 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .text.nvg_set_request_data
                0x0000000030009284        0xc ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
                0x0000000030009284                nvg_set_request_data
 .text.nvg_set_request
                0x0000000030009290        0x8 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
                0x0000000030009290                nvg_set_request
 .text.nvg_get_result
                0x0000000030009298        0x8 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
                0x0000000030009298                nvg_get_result
 .text.tegra186_cpu_reset_handler
                0x00000000300092a0     0x21a0 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
                0x00000000300092a0                tegra186_cpu_reset_handler
                0x0000000030009320                __tegra186_cpu_reset_handler_data
                0x0000000030009330                __tegra186_system_suspend_state
                0x0000000030009340                __tegra186_smmu_context
                0x000000003000b440                __tegra186_cpu_reset_handler_end
 .text.tegra186_get_cpu_reset_handler_size
                0x000000003000b440       0x10 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
                0x000000003000b440                tegra186_get_cpu_reset_handler_size
 .text.tegra186_get_cpu_reset_handler_base
                0x000000003000b450        0x8 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
                0x000000003000b450                tegra186_get_cpu_reset_handler_base
 .text.tegra186_get_smmu_ctx_offset
                0x000000003000b458       0x10 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
                0x000000003000b458                tegra186_get_smmu_ctx_offset
 .text.tegra186_set_system_suspend_entry
                0x000000003000b468       0x40 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
                0x000000003000b468                tegra186_set_system_suspend_entry
 .text.smc_handler
                0x000000003000b4a8       0x88 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
 .text.print_newline
                0x000000003000b530        0x8 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .text.size_controlled_print
                0x000000003000b538       0x4c ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .text.str_in_crash_buf_print
                0x000000003000b584       0x18 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .text.report_unhandled_exception
                0x000000003000b59c       0x28 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
                0x000000003000b59c                report_unhandled_exception
 .text.report_unhandled_interrupt
                0x000000003000b5c4       0x28 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
                0x000000003000b5c4                report_unhandled_interrupt
 .text.el3_panic
                0x000000003000b5ec       0x2c ./t186ref/tegra/t186/release/bl31/crash_reporting.o
                0x000000003000b5ec                el3_panic
 .text.do_crash_reporting
                0x000000003000b618      0x1bc ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .text.crash_panic
                0x000000003000b7d4        0x4 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .text.plat_get_my_stack
                0x000000003000b7d8       0x20 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
                0x000000003000b7d8                plat_get_my_stack
 .text.plat_set_my_stack
                0x000000003000b7f8       0x10 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
                0x000000003000b7f8                plat_set_my_stack
 .text.init_cpu_data_ptr
                0x000000003000b808       0x14 ./t186ref/tegra/t186/release/bl31/cpu_data.o
                0x000000003000b808                init_cpu_data_ptr
 .text._cpu_data_by_index
                0x000000003000b81c        0xc ./t186ref/tegra/t186/release/bl31/cpu_data.o
                0x000000003000b81c                _cpu_data_by_index
 .text.reset_handler
                0x000000003000b828       0x34 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b828                reset_handler
 .text.prepare_cpu_pwr_dwn
                0x000000003000b85c       0x38 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b85c                prepare_cpu_pwr_dwn
 .text.init_cpu_ops
                0x000000003000b894       0x34 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b894                init_cpu_ops
 .text.do_cpu_reg_dump
                0x000000003000b8c8       0x20 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b8c8                do_cpu_reg_dump
 .text.get_cpu_ops_ptr
                0x000000003000b8e8       0x3c ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b8e8                get_cpu_ops_ptr
 .text.cpu_get_rev_var
                0x000000003000b924       0x10 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b924                cpu_get_rev_var
 .text.cpu_rev_var_ls
                0x000000003000b934       0x14 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b934                cpu_rev_var_ls
 .text.check_wa_cve_2017_5715
                0x000000003000b948       0x34 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
                0x000000003000b948                check_wa_cve_2017_5715
 .text.spin_lock
                0x000000003000b97c       0x20 ./t186ref/tegra/t186/release/bl31/spinlock.o
                0x000000003000b97c                spin_lock
 .text.spin_unlock
                0x000000003000b99c        0x8 ./t186ref/tegra/t186/release/bl31/spinlock.o
                0x000000003000b99c                spin_unlock
 .text.psci_do_pwrdown_cache_maintenance
                0x000000003000b9a4       0x3c ./t186ref/tegra/t186/release/bl31/psci_helpers.o
                0x000000003000b9a4                psci_do_pwrdown_cache_maintenance
 .text.psci_power_down_wfi
                0x000000003000b9e0        0xc ./t186ref/tegra/t186/release/bl31/psci_helpers.o
                0x000000003000b9e0                psci_power_down_wfi
 .text.el1_sysregs_context_save
                0x000000003000b9ec       0xbc ./t186ref/tegra/t186/release/bl31/context.o
                0x000000003000b9ec                el1_sysregs_context_save
 .text.el1_sysregs_context_restore
                0x000000003000baa8       0xbc ./t186ref/tegra/t186/release/bl31/context.o
                0x000000003000baa8                el1_sysregs_context_restore
 .text.save_gp_registers
                0x000000003000bb64       0x48 ./t186ref/tegra/t186/release/bl31/context.o
                0x000000003000bb64                save_gp_registers
 .text.restore_gp_registers
                0x000000003000bbac       0x48 ./t186ref/tegra/t186/release/bl31/context.o
                0x000000003000bbac                restore_gp_registers
 .text.restore_gp_registers_eret
                0x000000003000bbf4       0x14 ./t186ref/tegra/t186/release/bl31/context.o
                0x000000003000bbf4                restore_gp_registers_eret
 .text.el3_exit
                0x000000003000bc08       0x24 ./t186ref/tegra/t186/release/bl31/context.o
                0x000000003000bc08                el3_exit
 .text.trusty_context_switch_helper
                0x000000003000bc2c       0x7c ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
                0x000000003000bc2c                trusty_context_switch_helper
 .text.trusty_init_context_stack
                0x000000003000bca8       0x28 ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
                0x000000003000bca8                trusty_init_context_stack
 .text.asm_assert
                0x000000003000bcd0       0x5c ./t186ref/tegra/t186/release/bl31/debug.o
                0x000000003000bcd0                asm_assert
 .text.asm_print_str
                0x000000003000bd2c       0x18 ./t186ref/tegra/t186/release/bl31/debug.o
                0x000000003000bd2c                asm_print_str
 .text.asm_print_hex
                0x000000003000bd44       0x30 ./t186ref/tegra/t186/release/bl31/debug.o
                0x000000003000bd44                asm_print_hex
 .text.do_panic
                0x000000003000bd74       0x44 ./t186ref/tegra/t186/release/bl31/debug.o
                0x000000003000bd74                do_panic
 .text.flush_dcache_range
                0x000000003000bdb8       0x34 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
                0x000000003000bdb8                flush_dcache_range
 .text.clean_dcache_range
                0x000000003000bdec       0x34 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
                0x000000003000bdec                clean_dcache_range
 .text.inv_dcache_range
                0x000000003000be20       0x34 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
                0x000000003000be20                inv_dcache_range
 .text.do_dcsw_op
                0x000000003000be54       0xdc ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .text.dcsw_op_level1
                0x000000003000bf30       0x10 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
                0x000000003000bf30                dcsw_op_level1
 .text.dcsw_op_level2
                0x000000003000bf40       0x10 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
                0x000000003000bf40                dcsw_op_level2
 .text.zeromem  0x000000003000bf50        0x8 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
                0x000000003000bf50                zeromem
                0x000000003000bf50                zeromem16
 .text.zeromem_dczva
                0x000000003000bf58      0x114 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
                0x000000003000bf58                zero_normalmem
 .text.memcpy16
                0x000000003000c06c       0x48 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
                0x000000003000c06c                memcpy16
 .text.plat_crash_console_flush
                0x000000003000c0b4        0x4 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
                0x000000003000c0b4                plat_crash_console_flush
 .text.plat_disable_acp
                0x000000003000c0b8        0x4 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
                0x000000003000c0b8                plat_disable_acp
 .text.plat_panic_handler
                0x000000003000c0bc        0x8 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
                0x000000003000c0bc                plat_panic_handler
 *(.vectors)
 *fill*         0x000000003000c0c4      0x73c 
 .vectors       0x000000003000c800      0x800 ./t186ref/tegra/t186/release/bl31/denver.o
                0x000000003000c800                workaround_bpflush_runtime_exceptions
 .vectors       0x000000003000d000      0x800 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
                0x000000003000d000                sync_exception_sp_el0
                0x000000003000d000                runtime_exceptions
                0x000000003000d080                irq_sp_el0
                0x000000003000d100                fiq_sp_el0
                0x000000003000d180                serror_sp_el0
                0x000000003000d200                sync_exception_sp_elx
                0x000000003000d280                irq_sp_elx
                0x000000003000d300                fiq_sp_elx
                0x000000003000d380                serror_sp_elx
                0x000000003000d400                sync_exception_aarch64
                0x000000003000d480                irq_aarch64
                0x000000003000d500                fiq_aarch64
                0x000000003000d580                serror_aarch64
                0x000000003000d600                sync_exception_aarch32
                0x000000003000d680                irq_aarch32
                0x000000003000d700                fiq_aarch32
                0x000000003000d780                serror_aarch32
 .vectors       0x000000003000d800      0x800 ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
                0x000000003000d800                wa_cve_2017_5715_mmu_vbar
                0x000000003000e000                . = ALIGN (0x1000)
                0x000000003000e000                __TEXT_END__ = .

.iplt           0x000000003000e000        0x0
 .iplt          0x000000003000e000        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o

.rodata         0x000000003000e000     0x4000
                0x000000003000e000                __RODATA_START__ = .
 *(.rodata*)
 .rodata.build_message
                0x000000003000e000       0x1e ./t186ref/tegra/t186/release/bl31/build_message.o
                0x000000003000e000                build_message
 .rodata.version_string
                0x000000003000e01e        0xf ./t186ref/tegra/t186/release/bl31/build_message.o
                0x000000003000e01e                version_string
 .rodata.timer_init.str1.1
                0x000000003000e02d       0x71 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .rodata.udelay.str1.1
                0x000000003000e09e       0xa4 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .rodata.boot_profiler_init.str1.1
                0x000000003000e142       0x54 ./t186ref/tegra/t186/release/bl31/profiler.o
 .rodata.bl31_check_ns_address.str1.1
                0x000000003000e196       0x4d ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .rodata.bl31_early_platform_setup.str1.1
                0x000000003000e1e3       0xd6 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .rodata.bl31_plat_arch_setup.str1.1
                0x000000003000e2b9       0x70 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .rodata.bl31_plat_runtime_setup.str1.1
                0x000000003000e329        0xf ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .rodata.bl31_platform_setup.str1.1
                0x000000003000e338       0x5a ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .rodata.CSWTCH.8
                0x000000003000e392        0x7 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .rodata.CSWTCH.9
                0x000000003000e399        0x8 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .rodata.__func__.2750
                0x000000003000e3a1       0x12 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .rodata.tegra_cpu_standby.str1.1
                0x000000003000e3b3       0x14 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .rodata.tegra_system_off.str1.1
                0x000000003000e3c7       0x22 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .rodata.tegra_system_reset.str1.1
                0x000000003000e3e9       0x1f ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .rodata.tegra_validate_power_state.str1.1
                0x000000003000e408       0x36 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .rodata.__func__.2520
                0x000000003000e43e       0x12 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .rodata.str1.1
                0x000000003000e450        0xf ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .rodata.tegra_sip_handler.str1.1
                0x000000003000e45f       0x88 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .rodata.gicd_set_ipriorityr.str1.1
                0x000000003000e4e7       0xb4 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .rodata.__func__.1480
                0x000000003000e59b       0x1e ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.__func__.1527
                0x000000003000e5b9       0x1f ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.__func__.1538
                0x000000003000e5d8       0x14 ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.__func__.1553
                0x000000003000e5ec       0x1c ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.__func__.1559
                0x000000003000e608       0x1d ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.tegra_bpmp_ipc_init.str1.1
                0x000000003000e625       0xd6 ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.tegra_bpmp_ipc_reset_module.str1.1
                0x000000003000e6fb       0xae ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.tegra_bpmp_ipc_send_req_atomic.constprop.0.str1.1
                0x000000003000e7a9       0xac ./t186ref/tegra/t186/release/bl31/intf.o
 .rodata.__func__.2216
                0x000000003000e855        0xf ./t186ref/tegra/t186/release/bl31/ivc.o
 .rodata.ivc_frame_pointer.part.4.str1.1
                0x000000003000e864       0x45 ./t186ref/tegra/t186/release/bl31/ivc.o
 .rodata.tegra_ivc_init.str1.1
                0x000000003000e8a9       0xc7 ./t186ref/tegra/t186/release/bl31/ivc.o
 .rodata.tegra_ivc_total_queue_size.str1.1
                0x000000003000e970       0x32 ./t186ref/tegra/t186/release/bl31/ivc.o
 .rodata.plat_interrupt_type_to_line.str1.1
                0x000000003000e9a2       0x72 ./t186ref/tegra/t186/release/bl31/gic.o
 .rodata.tegra_gic_setup.str1.1
                0x000000003000ea14       0x58 ./t186ref/tegra/t186/release/bl31/gic.o
 .rodata.tegra_gpcdma_memcpy_priv.str1.1
                0x000000003000ea6c       0x3f ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .rodata.tegra_clear_videomem.str1.1
                0x000000003000eaab       0x71 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .rodata.tegra_memctrl_setup.str1.1
                0x000000003000eb1c       0x40 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .rodata.tegra_memctrl_tzram_setup.str1.1
                0x000000003000eb5c       0x59 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .rodata.tegra_memctrl_videomem_setup.str1.1
                0x000000003000ebb5       0x2c ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .rodata.tegra_smmu_save_context.str1.1
                0x000000003000ebe1       0xd8 ./t186ref/tegra/t186/release/bl31/smmu.o
 .rodata.__func__.2968
                0x000000003000ecb9       0x14 ./t186ref/tegra/t186/release/bl31/mce.o
 *fill*         0x000000003000eccd        0x3 
 .rodata.mce_cfg_table
                0x000000003000ecd0       0x60 ./t186ref/tegra/t186/release/bl31/mce.o
 .rodata.mce_command_handler.str1.1
                0x000000003000ed30      0x1cb ./t186ref/tegra/t186/release/bl31/mce.o
 .rodata.mce_verify_firmware_version.str1.1
                0x000000003000eefb       0x9d ./t186ref/tegra/t186/release/bl31/mce.o
 .rodata.__func__.3093
                0x000000003000ef98       0x11 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.__func__.3136
                0x000000003000efa9       0x13 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.__func__.3144
                0x000000003000efbc       0x13 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.__func__.3153
                0x000000003000efcf       0x10 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.__func__.3209
                0x000000003000efdf       0x10 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.ari_enter_cstate.str1.1
                0x000000003000efef       0x22 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.ari_is_ccx_allowed.str1.1
                0x000000003000f011       0x1a ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.ari_misc_ccplex.str1.1
                0x000000003000f02b       0x22 ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.ari_online_core.str1.1
                0x000000003000f04d       0x4a ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.ari_read_write_uncore_perfmon.str1.1
                0x000000003000f097       0x1d ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.ari_request_wait.constprop.1.str1.1
                0x000000003000f0b4       0x6d ./t186ref/tegra/t186/release/bl31/ari.o
 .rodata.__func__.3115
                0x000000003000f121       0x11 ./t186ref/tegra/t186/release/bl31/nvg.o
 .rodata.__func__.3155
                0x000000003000f132       0x13 ./t186ref/tegra/t186/release/bl31/nvg.o
 .rodata.__func__.3163
                0x000000003000f145       0x10 ./t186ref/tegra/t186/release/bl31/nvg.o
 .rodata.nvg_enter_cstate.str1.1
                0x000000003000f155       0x22 ./t186ref/tegra/t186/release/bl31/nvg.o
 .rodata.nvg_online_core.str1.1
                0x000000003000f155       0x4a ./t186ref/tegra/t186/release/bl31/nvg.o
 .rodata.__func__.2561
                0x000000003000f155       0x1c ./t186ref/tegra/t186/release/bl31/se.o
 .rodata.__func__.2610
                0x000000003000f171       0x1a ./t186ref/tegra/t186/release/bl31/se.o
 .rodata.tegra_se_save_sha256_hash.str1.1
                0x000000003000f18b      0x144 ./t186ref/tegra/t186/release/bl31/se.o
 .rodata.plat_memctrl_tzdram_setup.str1.1
                0x000000003000f2cf       0x35 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .rodata.str1.1
                0x000000003000f304      0x217 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .rodata.tegra186_memctrl_reconfig_mss_clients.str1.1
                0x000000003000f51b       0x9c ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 *fill*         0x000000003000f5b7        0x1 
 .rodata.tegra186_streamid_override_regs
                0x000000003000f5b8      0x120 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .rodata.tegra186_streamid_sec_cfgs
                0x000000003000f6d8      0x6c0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .rodata.tegra186_txn_override_cfgs
                0x000000003000fd98       0xf8 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .rodata.__func__.3380
                0x000000003000fe90       0x1f ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .rodata.__func__.3438
                0x000000003000feaf       0x18 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .rodata.tegra_soc_pwr_domain_on.str1.1
                0x000000003000fec7       0x26 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .rodata.tegra_soc_pwr_domain_power_down_wfi.str1.1
                0x000000003000feed       0xb8 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .rodata.tegra_soc_validate_power_state.str1.1
                0x000000003000ffa5       0x28 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .rodata.plat_relocate_bl32_image.str1.1
                0x000000003000ffcd       0xb8 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 *fill*         0x0000000030010085        0x3 
 .rodata.tegra186_sec_irqs
                0x0000000030010088       0x18 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .rodata.tegra186_uart_addresses
                0x00000000300100a0       0x20 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .rodata.tegra_mmap
                0x00000000300100c0      0x2e0 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .rodata.tegra_power_domain_tree_desc
                0x00000000300103a0        0x4 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .rodata.plat_secondary_setup.str1.1
                0x00000000300103a4       0x28 ./t186ref/tegra/t186/release/bl31/plat_secondary.o
 .rodata.bl31_main.str1.1
                0x00000000300103cc       0x63 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .rodata.bl31_prepare_next_image_entry.str1.1
                0x000000003001042f       0xea ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .rodata.get_arm_std_svc_args.str1.1
                0x0000000030010519       0x2b ./t186ref/tegra/t186/release/bl31/bl31_main.o
 *fill*         0x0000000030010544        0x4 
 .rodata.psci_args.2559
                0x0000000030010548       0x10 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .rodata.get_scr_el3_from_routing_model.str1.1
                0x0000000030010558       0x16 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
                                         0x39 (size before relaxing)
 .rodata.cm_get_context.str1.1
                0x000000003001056e       0x36 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .rodata.cm_get_context_by_index.str1.1
                0x00000000300105a4       0x23 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .rodata.handle_runtime_svc.str1.1
                0x00000000300105a4       0x24 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .rodata.runtime_svc_init.str1.1
                0x00000000300105c8       0x93 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .rodata.arm_arch_svc_smc_handler.str1.1
                0x000000003001065b       0x3d ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .rodata.str1.1
                0x0000000030010698        0xd ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .rodata.std_svc_setup.str1.1
                0x00000000300106a5       0x2f ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .rodata.std_svc_smc_handler.str1.1
                0x00000000300106d4       0x35 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .rodata.str1.1
                0x0000000030010709        0x8 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .rodata.cm_init_context_common.str1.1
                0x0000000030010711       0x33 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .rodata.cm_set_next_context.str1.1
                0x0000000030010744       0x3e ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .rodata.cm_write_scr_el3_bit.str1.1
                0x0000000030010782       0x42 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .rodata.psci_do_cpu_off.str1.1
                0x00000000300107c4       0x3d ./t186ref/tegra/t186/release/bl31/psci_off.o
 .rodata.psci_cpu_on_finish.str1.1
                0x0000000030010801       0x3b ./t186ref/tegra/t186/release/bl31/psci_on.o
 .rodata.psci_cpu_on_start.str1.1
                0x000000003001083c      0x162 ./t186ref/tegra/t186/release/bl31/psci_on.o
 .rodata.psci_cpu_suspend_finish.str1.1
                0x000000003001099e       0xa0 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .rodata.psci_cpu_suspend_start.str1.1
                0x0000000030010a3e       0x80 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .rodata.psci_do_state_coordination.str1.1
                0x0000000030010abe       0x1f ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_is_last_on_cpu.str1.1
                0x0000000030010add       0x33 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_print_power_domain_map.str1.1
                0x0000000030010b10       0xa9 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_query_sys_suspend_pwrstate.str1.1
                0x0000000030010bb9       0x36 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_register_spd_pm_hook.str1.1
                0x0000000030010bef        0xb ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_set_req_local_pwr_state.part.0.str1.1
                0x0000000030010bfa       0x31 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_spd_migrate_info.str1.1
                0x0000000030010c2b       0xa0 ./t186ref/tegra/t186/release/bl31/psci_common.o
 *fill*         0x0000000030010ccb        0x5 
 .rodata.psci_state_type_str.2752
                0x0000000030010cd0       0x18 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_validate_power_state.str1.1
                0x0000000030010ce8       0x2f ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.psci_warmboot_entrypoint.str1.1
                0x0000000030010d17       0x28 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .rodata.str1.1
                0x0000000030010d3f        0xa ./t186ref/tegra/t186/release/bl31/psci_common.o
                                         0x11 (size before relaxing)
 *fill*         0x0000000030010d49        0x3 
 .rodata.psci_smc_handler
                0x0000000030010d4c       0x1e ./t186ref/tegra/t186/release/bl31/psci_main.o
 .rodata.psci_cpu_off.str1.1
                0x0000000030010d6a       0x14 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .rodata.psci_cpu_suspend.str1.1
                0x0000000030010d7e       0xba ./t186ref/tegra/t186/release/bl31/psci_main.o
 .rodata.psci_migrate.str1.1
                0x0000000030010e38       0x3c ./t186ref/tegra/t186/release/bl31/psci_main.o
                                         0x6d (size before relaxing)
 .rodata.psci_node_hw_state.str1.1
                0x0000000030010e74       0xa5 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .rodata.psci_smc_handler.str1.1
                0x0000000030010f19       0x29 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .rodata.psci_system_suspend.str1.1
                0x0000000030010f42       0xd0 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .rodata.psci_setup.str1.1
                0x0000000030011012       0xb0 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .rodata.psci_system_off.str1.1
                0x00000000300110c2       0x40 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .rodata.psci_system_reset.str1.1
                0x0000000030011102       0x27 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .rodata.bakery_lock_get.str1.1
                0x0000000030011129       0x84 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
 .rodata.bakery_lock_release.str1.1
                0x00000000300111ad       0x84 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
                                         0x2c (size before relaxing)
 .rodata.__func__.2565
                0x00000000300111ad       0x13 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.__func__.2573
                0x00000000300111c0       0x17 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.__func__.2587
                0x00000000300111d7       0x10 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.__func__.2601
                0x00000000300111e7       0x13 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.__func__.2619
                0x00000000300111fa       0x13 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.__func__.2624
                0x000000003001120d       0x12 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.str1.1
                0x000000003001121f       0x17 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.trusty_context_switch.str1.1
                0x0000000030011236       0x99 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.trusty_cpu_resume.str1.1
                0x00000000300112cf       0x47 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.trusty_cpu_suspend.str1.1
                0x0000000030011316       0x48 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.trusty_fiq_handler.str1.1
                0x000000003001135e       0x42 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.trusty_init.str1.1
                0x00000000300113a0       0x36 ./t186ref/tegra/t186/release/bl31/trusty.o
                                         0x46 (size before relaxing)
 *fill*         0x00000000300113d6        0x2 
 .rodata.trusty_pm
                0x00000000300113d8       0x48 ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.trusty_smc_handler.str1.1
                0x0000000030011420       0xdb ./t186ref/tegra/t186/release/bl31/trusty.o
 .rodata.print_entry_point_info.str1.1
                0x00000000300114fb       0x3c ./t186ref/tegra/t186/release/bl31/bl_common.o
 .rodata.tf_printf.str1.1
                0x0000000030011537        0x3 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .rodata.__assert.str1.1
                0x000000003001153a       0x16 ./t186ref/tegra/t186/release/bl31/assert.o
 .rodata.enable_mmu_arch.str1.1
                0x0000000030011550       0x27 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .rodata.init_xlat_tables_arch.str1.1
                0x0000000030011577       0x6d ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .rodata.is_mmu_enabled.str1.1
                0x00000000300115e4       0x3a ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 *fill*         0x000000003001161e        0x2 
 .rodata.pa_range_bits_arr
                0x0000000030011620       0x18 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .rodata.xlat_arch_current_el.str1.1
                0x0000000030011638        0x7 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .rodata.xlat_arch_get_xn_desc.str1.1
                0x000000003001163f        0x8 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .rodata.init_xlat_tables.str1.1
                0x0000000030011647       0xc5 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .rodata.init_xlation_table.str1.1
                0x000000003001170c       0x56 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .rodata.mmap_add_region_ctx.str1.1
                0x0000000030011762       0x71 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .rodata.mmap_remove_dynamic_region_ctx.str1.1
                0x00000000300117d3       0x1d ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .rodata.xlat_table_get_index.str1.1
                0x00000000300117f0       0x2a ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
                                         0x30 (size before relaxing)
 .rodata.xlat_tables_map_region.str1.1
                0x000000003001181a       0xef ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .rodata.xlat_tables_unmap_region.str1.1
                0x0000000030011909       0x17 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
 .rodata.denver_regs
                0x0000000030011920        0xb ./t186ref/tegra/t186/release/bl31/denver.o
 .rodata.cortex_a57_regs
                0x000000003001192b       0x29 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .rodata.gic_reg_name
                0x0000000030011954       0x66 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .rodata.crash_prints
                0x00000000300119ba      0x2b0 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .rodata.str1.1
                0x0000000030011c6a       0x1f ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .rodata.assert_str
                0x0000000030011c89       0x15 ./t186ref/tegra/t186/release/bl31/debug.o
 .rodata.panic_str
                0x0000000030011c9e       0x11 ./t186ref/tegra/t186/release/bl31/debug.o
 .rodata.str1.1
                0x0000000030011caf       0x1b ./t186ref/tegra/t186/release/bl31/misc_helpers.o
                0x0000000030011cd0                . = ALIGN (0x8)
 *fill*         0x0000000030011cca        0x6 
                0x0000000030011cd0                __RT_SVC_DESCS_START__ = .
 *(rt_svc_descs)
 rt_svc_descs   0x0000000030011cd0       0x20 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 rt_svc_descs   0x0000000030011cf0       0x20 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 rt_svc_descs   0x0000000030011d10       0x20 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 rt_svc_descs   0x0000000030011d30       0x40 ./t186ref/tegra/t186/release/bl31/trusty.o
                0x0000000030011d70                __RT_SVC_DESCS_END__ = .
                0x0000000030011d70                . = ALIGN (0x8)
                0x0000000030011d70                __CPU_OPS_START__ = .
 *(cpu_ops)
 cpu_ops        0x0000000030011d70      0x118 ./t186ref/tegra/t186/release/bl31/denver.o
 cpu_ops        0x0000000030011e88       0x38 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
                0x0000000030011ec0                __CPU_OPS_END__ = .
                0x0000000030012000                . = ALIGN (0x1000)
 *fill*         0x0000000030011ec0      0x140 
                0x0000000030012000                __RODATA_END__ = .
                0x00000000000000a0                __RT_SVC_DESCS_SIZE__ = (__RT_SVC_DESCS_END__ - __RT_SVC_DESCS_START__)
                0x0000000000000001                ASSERT ((__CPU_OPS_END__ > __CPU_OPS_START__), cpu_ops not defined for this platform.)
                0x0000000030012000                __RW_START__ = .

.rela.dyn       0x0000000030012000        0x0
 .rela.iplt     0x0000000030012000        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o

.data           0x0000000030012000     0x2398
                0x0000000030012000                __DATA_START__ = .
 *(.data*)
 .data.plat_bl31_params_from_bl2
                0x0000000030012000       0x38 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .data.tegra_plat_psci_ops
                0x0000000030012038       0x78 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .data.ari_mce_ops
                0x00000000300120b0       0x98 ./t186ref/tegra/t186/release/bl31/mce.o
 .data.nvg_mce_ops
                0x0000000030012148       0x98 ./t186ref/tegra/t186/release/bl31/mce.o
 .data.tegra186_mc_settings
                0x00000000300121e0       0x40 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .data.tegra186_smmu_context
                0x0000000030012220     0x20e0 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
 .data.next_image_type
                0x0000000030014300        0x4 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 *fill*         0x0000000030014304        0x4 
 .data.tf_xlat_ctx
                0x0000000030014308       0x70 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .data.console_base
                0x0000000030014378        0x8 ./t186ref/tegra/t186/release/bl31/console.o
 .data          0x0000000030014380       0x18 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
                0x0000000030014380                tegra_sec_entry_point
                0x0000000030014388                tegra_bl31_phys_base
                0x0000000030014390                tegra_console_base
                0x0000000030014398                __DATA_END__ = .

.igot.plt       0x0000000030014398        0x0
 .igot.plt      0x0000000030014398        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o

stacks          0x00000000300143c0     0x2000
                0x00000000300143c0                __STACKS_START__ = .
 *(tzfw_normal_stacks)
 tzfw_normal_stacks
                0x00000000300143c0     0x2000 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
                0x00000000300163c0                __STACKS_END__ = .

.bss            0x0000000030016400     0x5e80
                0x0000000030016400                __BSS_START__ = .
 *(.bss*)
 .bss.ops       0x0000000030016400        0x8 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .bss.cur       0x0000000030016408        0x8 ./t186ref/tegra/t186/release/bl31/profiler.o
 .bss.head      0x0000000030016410        0x8 ./t186ref/tegra/t186/release/bl31/profiler.o
 .bss.is_shmem_buf_mapped
                0x0000000030016418        0x1 ./t186ref/tegra/t186/release/bl31/profiler.o
 *fill*         0x0000000030016419        0x7 
 .bss.shmem_base_addr
                0x0000000030016420        0x8 ./t186ref/tegra/t186/release/bl31/profiler.o
 .bss.tail      0x0000000030016428        0x8 ./t186ref/tegra/t186/release/bl31/profiler.o
 .bss.tmr       0x0000000030016430        0x4 ./t186ref/tegra/t186/release/bl31/profiler.o
 *fill*         0x0000000030016434        0x4 
 .bss.bl32_image_ep_info
                0x0000000030016438       0x58 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .bss.bl33_image_ep_info
                0x0000000030016490       0x58 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .bss.tegra_timer_ops.2562
                0x00000000300164e8       0x10 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .bss.fiq_handler_active
                0x00000000300164f8        0x4 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 *fill*         0x00000000300164fc        0x4 
 .bss.fiq_state
                0x0000000030016500       0x80 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .bss.ns_fiq_handler_addr
                0x0000000030016580        0x8 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .bss.ivc_ccplex_bpmp_channel
                0x0000000030016588       0x28 ./t186ref/tegra/t186/release/bl31/intf.o
 .bss.s_channel
                0x00000000300165b0       0x10 ./t186ref/tegra/t186/release/bl31/intf.o
 .bss.g_irq_sec_ptr
                0x00000000300165c0        0x8 ./t186ref/tegra/t186/release/bl31/gic.o
 .bss.g_num_irqs
                0x00000000300165c8        0x4 ./t186ref/tegra/t186/release/bl31/gic.o
 .bss.init_done
                0x00000000300165cc        0x1 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 *fill*         0x00000000300165cd        0x3 
 .bss.video_mem_base
                0x00000000300165d0        0x8 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .bss.video_mem_size_mb
                0x00000000300165d8        0x8 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .bss.se_regs   0x00000000300165e0        0xc ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 *fill*         0x00000000300165ec       0x14 
 .bss.tegra_percpu_data
                0x0000000030016600      0x200 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .bss.bl32_init
                0x0000000030016800        0x8 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .bss.intr_type_descs
                0x0000000030016808       0x48 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .bss.rt_svc_descs
                0x0000000030016850        0x8 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .bss.psci_req_local_pwr_states
                0x0000000030016858       0x10 ./t186ref/tegra/t186/release/bl31/psci_common.o
 *fill*         0x0000000030016868        0x8 
 .bss.psci_ns_context
                0x0000000030016870     0x1180 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .bss.trusty_cpu_ctx_array
                0x00000000300179f0     0x3c00 ./t186ref/tegra/t186/release/bl31/trusty.o
 .bss.tcr_ps_bits
                0x000000003001b5f0        0x8 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 *fill*         0x000000003001b5f8        0x8 
 .bss.tf_base_xlat_table
                0x000000003001b600      0x100 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .bss.tf_mmap   0x000000003001b700      0x380 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .bss.xlat_tables_mapped_regions
                0x000000003001ba80       0x64 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 *(COMMON)
 COMMON         0x000000003001bae4       0x80 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
                0x000000003001bae4                rt_svc_descs_indices
 *fill*         0x000000003001bb64       0x1c 
 COMMON         0x000000003001bb80      0x400 ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
                0x000000003001bb80                percpu_data
 COMMON         0x000000003001bf80       0xc0 ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003001bf80                psci_cpu_pd_nodes
                0x000000003001c000                psci_non_cpu_pd_nodes
                0x000000003001c030                psci_plat_pm_ops
                0x000000003001c038                psci_spd_pm
 COMMON         0x000000003001c040        0x4 ./t186ref/tegra/t186/release/bl31/psci_setup.o
                0x000000003001c040                psci_caps
                0x000000003001c080                . = ALIGN (0x40)
 *fill*         0x000000003001c044       0x3c 
                0x000000003001c080                __BAKERY_LOCK_START__ = .
 *(bakery_lock)
 bakery_lock    0x000000003001c080        0xc ./t186ref/tegra/t186/release/bl31/psci_common.o
                0x000000003001c080                psci_locks
                0x000000003001c0c0                . = ALIGN (0x40)
 *fill*         0x000000003001c08c       0x34 
                0x0000000000000040                __PERCPU_BAKERY_LOCK_SIZE__ = ABSOLUTE ((. - __BAKERY_LOCK_START__))
                0x000000003001c280                . = (. + (__PERCPU_BAKERY_LOCK_SIZE__ * 0x7))
 *fill*         0x000000003001c0c0      0x1c0 
                0x000000003001c280                __BAKERY_LOCK_END__ = .
                0x000000003001c280                __BSS_END__ = .

xlat_table      0x000000003001d000    0x19000
 *(xlat_table)
 xlat_table     0x000000003001d000    0x19000 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
                0x0000000030036000                __RW_END__ = .
                0x0000000030036000                __BL31_END__ = .
                0x0000000000005e80                __BSS_SIZE__ = SIZEOF (.bss)
                0x0000000000000001                ASSERT ((. <= 0x3003ffff), BL31 image has exceeded its limit.)
LOAD ./t186ref/tegra/t186/release/bl31/build_message.o
LOAD ./t186ref/tegra/t186/release/bl31/delay_timer.o
LOAD ./t186ref/tegra/t186/release/bl31/profiler.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_common.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_platform.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_pm.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_topology.o
LOAD ./t186ref/tegra/t186/release/bl31/gic_v2.o
LOAD ./t186ref/tegra/t186/release/bl31/intf.o
LOAD ./t186ref/tegra/t186/release/bl31/ivc.o
LOAD ./t186ref/tegra/t186/release/bl31/gic.o
LOAD ./t186ref/tegra/t186/release/bl31/gpcdma.o
LOAD ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
LOAD ./t186ref/tegra/t186/release/bl31/smmu.o
LOAD ./t186ref/tegra/t186/release/bl31/mce.o
LOAD ./t186ref/tegra/t186/release/bl31/ari.o
LOAD ./t186ref/tegra/t186/release/bl31/nvg.o
LOAD ./t186ref/tegra/t186/release/bl31/se.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_setup.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_secondary.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_smmu.o
LOAD ./t186ref/tegra/t186/release/bl31/bl31_main.o
LOAD ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
LOAD ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
LOAD ./t186ref/tegra/t186/release/bl31/runtime_svc.o
LOAD ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
LOAD ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
LOAD ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
LOAD ./t186ref/tegra/t186/release/bl31/context_mgmt.o
LOAD ./t186ref/tegra/t186/release/bl31/errata_report.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_off.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_on.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_suspend.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_common.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_main.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_setup.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_system_off.o
LOAD ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
LOAD ./t186ref/tegra/t186/release/bl31/trusty.o
LOAD ./t186ref/tegra/t186/release/bl31/bl_common.o
LOAD ./t186ref/tegra/t186/release/bl31/tf_printf.o
LOAD ./t186ref/tegra/t186/release/bl31/assert.o
LOAD ./t186ref/tegra/t186/release/bl31/mem.o
LOAD ./t186ref/tegra/t186/release/bl31/putchar.o
LOAD ./t186ref/tegra/t186/release/bl31/strlen.o
LOAD ./t186ref/tegra/t186/release/bl31/strnlen.o
LOAD ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
LOAD ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
LOAD ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o
LOAD ./t186ref/tegra/t186/release/bl31/console.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_globals.o
LOAD ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/16550_console.o
LOAD ./t186ref/tegra/t186/release/bl31/denver.o
LOAD ./t186ref/tegra/t186/release/bl31/cortex_a57.o
LOAD ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
LOAD ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
LOAD ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
LOAD ./t186ref/tegra/t186/release/bl31/crash_reporting.o
LOAD ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
LOAD ./t186ref/tegra/t186/release/bl31/cpu_data.o
LOAD ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/spinlock.o
LOAD ./t186ref/tegra/t186/release/bl31/psci_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/context.o
LOAD ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
LOAD ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/debug.o
LOAD ./t186ref/tegra/t186/release/bl31/cache_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/misc_helpers.o
LOAD ./t186ref/tegra/t186/release/bl31/platform_helpers.o
OUTPUT(t186ref/tegra/t186/release/bl31/bl31.elf elf64-littleaarch64)

.comment        0x0000000000000000       0x74
 .comment       0x0000000000000000       0x74 ./t186ref/tegra/t186/release/bl31/build_message.o
                                         0x75 (size before relaxing)
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/profiler.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_common.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/intf.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/ivc.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/gic.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/smmu.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/mce.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/ari.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/nvg.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/se.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/plat_secondary.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_off.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_on.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/trusty.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/bl_common.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/assert.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/mem.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/putchar.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/strlen.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .comment       0x0000000000000074       0x75 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o

.note.GNU-stack
                0x0000000000000000        0x0
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/build_message.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/delay_timer.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/profiler.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_bl31_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_delay_timer.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_fiq_glue.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_platform.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_pm.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tegra_sip_calls.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic_v2.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/intf.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ivc.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gic.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/gpcdma.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/memctrl_v2.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/smmu.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mce.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/ari.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/nvg.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/se.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_memctrl.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_psci_handlers.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_secondary.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_sip_calls.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/plat_smmu.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_main.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/interrupt_mgmt.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl31_context_mgmt.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/runtime_svc.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/arm_arch_svc_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/std_svc_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/cpu_data_array.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/context_mgmt.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_off.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_on.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_suspend.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_main.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_setup.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/psci_system_off.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bakery_lock_normal.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/trusty.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/bl_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/tf_printf.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/assert.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/mem.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/putchar.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/strlen.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_arch.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_common.o
 .note.GNU-stack
                0x0000000000000000        0x0 ./t186ref/tegra/t186/release/bl31/xlat_tables_internal.o

.debug_frame    0x0000000000000000     0x1418
 .debug_frame   0x0000000000000000       0x88 ./t186ref/tegra/t186/release/bl31/console.o
 .debug_frame   0x0000000000000088      0x118 ./t186ref/tegra/t186/release/bl31/tegra_globals.o
 .debug_frame   0x00000000000001a0      0x130 ./t186ref/tegra/t186/release/bl31/tegra_helpers.o
 .debug_frame   0x00000000000002d0       0x70 ./t186ref/tegra/t186/release/bl31/16550_console.o
 .debug_frame   0x0000000000000340      0x268 ./t186ref/tegra/t186/release/bl31/denver.o
 .debug_frame   0x00000000000005a8      0x2c8 ./t186ref/tegra/t186/release/bl31/cortex_a57.o
 .debug_frame   0x0000000000000870       0x58 ./t186ref/tegra/t186/release/bl31/nvg_helpers.o
 .debug_frame   0x00000000000008c8       0x88 ./t186ref/tegra/t186/release/bl31/plat_trampoline.o
 .debug_frame   0x0000000000000950       0x40 ./t186ref/tegra/t186/release/bl31/bl31_entrypoint.o
 .debug_frame   0x0000000000000990      0x1a8 ./t186ref/tegra/t186/release/bl31/runtime_exceptions.o
 .debug_frame   0x0000000000000b38       0xd0 ./t186ref/tegra/t186/release/bl31/crash_reporting.o
 .debug_frame   0x0000000000000c08       0x70 ./t186ref/tegra/t186/release/bl31/platform_mp_stack.o
 .debug_frame   0x0000000000000c78       0x40 ./t186ref/tegra/t186/release/bl31/cpu_data.o
 .debug_frame   0x0000000000000cb8      0x100 ./t186ref/tegra/t186/release/bl31/cpu_helpers.o
 .debug_frame   0x0000000000000db8       0x40 ./t186ref/tegra/t186/release/bl31/spinlock.o
 .debug_frame   0x0000000000000df8       0x70 ./t186ref/tegra/t186/release/bl31/psci_helpers.o
 .debug_frame   0x0000000000000e68       0xa0 ./t186ref/tegra/t186/release/bl31/context.o
 .debug_frame   0x0000000000000f08      0x190 ./t186ref/tegra/t186/release/bl31/wa_cve_2017_5715_mmu.o
 .debug_frame   0x0000000000001098       0x40 ./t186ref/tegra/t186/release/bl31/trusty_helpers.o
 .debug_frame   0x00000000000010d8       0x70 ./t186ref/tegra/t186/release/bl31/debug.o
 .debug_frame   0x0000000000001148       0xe8 ./t186ref/tegra/t186/release/bl31/cache_helpers.o
 .debug_frame   0x0000000000001230       0xe8 ./t186ref/tegra/t186/release/bl31/misc_helpers.o
 .debug_frame   0x0000000000001318      0x100 ./t186ref/tegra/t186/release/bl31/platform_helpers.o
