<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2580" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2580{left:627px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_2580{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2580{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2580{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2580{left:69px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.04px;}
#t6_2580{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t7_2580{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t8_2580{left:292px;bottom:1065px;letter-spacing:-0.13px;}
#t9_2580{left:292px;bottom:1050px;letter-spacing:-0.09px;}
#ta_2580{left:338px;bottom:1065px;letter-spacing:-0.12px;}
#tb_2580{left:338px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.05px;}
#tc_2580{left:338px;bottom:1034px;letter-spacing:-0.12px;}
#td_2580{left:412px;bottom:1065px;letter-spacing:-0.15px;}
#te_2580{left:501px;bottom:1065px;letter-spacing:-0.13px;}
#tf_2580{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#tg_2580{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#th_2580{left:192px;bottom:995px;}
#ti_2580{left:199px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tj_2580{left:78px;bottom:978px;letter-spacing:-0.17px;}
#tk_2580{left:292px;bottom:1011px;}
#tl_2580{left:338px;bottom:1011px;letter-spacing:-0.09px;}
#tm_2580{left:412px;bottom:1011px;letter-spacing:-0.17px;}
#tn_2580{left:412px;bottom:995px;letter-spacing:-0.17px;}
#to_2580{left:501px;bottom:1011px;letter-spacing:-0.12px;}
#tp_2580{left:501px;bottom:995px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#tq_2580{left:501px;bottom:978px;letter-spacing:-0.11px;}
#tr_2580{left:78px;bottom:938px;letter-spacing:-0.13px;}
#ts_2580{left:78px;bottom:921px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_2580{left:192px;bottom:921px;}
#tu_2580{left:199px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tv_2580{left:78px;bottom:904px;letter-spacing:-0.17px;}
#tw_2580{left:292px;bottom:938px;}
#tx_2580{left:338px;bottom:938px;letter-spacing:-0.09px;}
#ty_2580{left:412px;bottom:938px;letter-spacing:-0.17px;}
#tz_2580{left:412px;bottom:921px;letter-spacing:-0.17px;}
#t10_2580{left:501px;bottom:938px;letter-spacing:-0.12px;}
#t11_2580{left:501px;bottom:921px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t12_2580{left:501px;bottom:904px;letter-spacing:-0.11px;}
#t13_2580{left:78px;bottom:865px;letter-spacing:-0.13px;}
#t14_2580{left:78px;bottom:848px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t15_2580{left:192px;bottom:848px;}
#t16_2580{left:199px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t17_2580{left:78px;bottom:831px;letter-spacing:-0.17px;}
#t18_2580{left:292px;bottom:865px;}
#t19_2580{left:338px;bottom:865px;letter-spacing:-0.09px;}
#t1a_2580{left:412px;bottom:865px;letter-spacing:-0.17px;}
#t1b_2580{left:412px;bottom:848px;letter-spacing:-0.17px;}
#t1c_2580{left:501px;bottom:865px;letter-spacing:-0.12px;}
#t1d_2580{left:501px;bottom:848px;letter-spacing:-0.12px;}
#t1e_2580{left:501px;bottom:831px;letter-spacing:-0.11px;}
#t1f_2580{left:78px;bottom:791px;letter-spacing:-0.13px;}
#t1g_2580{left:78px;bottom:774px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1h_2580{left:195px;bottom:774px;}
#t1i_2580{left:202px;bottom:774px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1j_2580{left:78px;bottom:758px;letter-spacing:-0.17px;}
#t1k_2580{left:292px;bottom:791px;}
#t1l_2580{left:338px;bottom:791px;letter-spacing:-0.09px;}
#t1m_2580{left:412px;bottom:791px;letter-spacing:-0.17px;}
#t1n_2580{left:412px;bottom:774px;letter-spacing:-0.17px;}
#t1o_2580{left:501px;bottom:791px;letter-spacing:-0.12px;}
#t1p_2580{left:501px;bottom:774px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t1q_2580{left:501px;bottom:758px;letter-spacing:-0.11px;}
#t1r_2580{left:78px;bottom:718px;letter-spacing:-0.13px;}
#t1s_2580{left:78px;bottom:701px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_2580{left:195px;bottom:701px;}
#t1u_2580{left:202px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1v_2580{left:78px;bottom:684px;letter-spacing:-0.17px;}
#t1w_2580{left:292px;bottom:718px;}
#t1x_2580{left:338px;bottom:718px;letter-spacing:-0.09px;}
#t1y_2580{left:412px;bottom:718px;letter-spacing:-0.17px;}
#t1z_2580{left:412px;bottom:701px;letter-spacing:-0.17px;}
#t20_2580{left:501px;bottom:718px;letter-spacing:-0.12px;}
#t21_2580{left:501px;bottom:701px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t22_2580{left:501px;bottom:684px;letter-spacing:-0.11px;}
#t23_2580{left:78px;bottom:645px;letter-spacing:-0.13px;}
#t24_2580{left:78px;bottom:628px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t25_2580{left:195px;bottom:628px;}
#t26_2580{left:202px;bottom:628px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_2580{left:78px;bottom:611px;letter-spacing:-0.17px;}
#t28_2580{left:292px;bottom:645px;}
#t29_2580{left:338px;bottom:645px;letter-spacing:-0.09px;}
#t2a_2580{left:412px;bottom:645px;letter-spacing:-0.17px;}
#t2b_2580{left:412px;bottom:628px;letter-spacing:-0.17px;}
#t2c_2580{left:501px;bottom:645px;letter-spacing:-0.12px;}
#t2d_2580{left:501px;bottom:628px;letter-spacing:-0.12px;}
#t2e_2580{left:501px;bottom:611px;letter-spacing:-0.11px;}
#t2f_2580{left:78px;bottom:571px;letter-spacing:-0.13px;}
#t2g_2580{left:78px;bottom:554px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_2580{left:78px;bottom:538px;letter-spacing:-0.15px;}
#t2i_2580{left:292px;bottom:571px;}
#t2j_2580{left:338px;bottom:571px;letter-spacing:-0.09px;}
#t2k_2580{left:412px;bottom:571px;letter-spacing:-0.17px;}
#t2l_2580{left:412px;bottom:554px;letter-spacing:-0.17px;}
#t2m_2580{left:501px;bottom:571px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t2n_2580{left:501px;bottom:554px;letter-spacing:-0.13px;}
#t2o_2580{left:501px;bottom:538px;letter-spacing:-0.11px;}
#t2p_2580{left:501px;bottom:521px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_2580{left:78px;bottom:498px;letter-spacing:-0.13px;}
#t2r_2580{left:78px;bottom:481px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_2580{left:78px;bottom:464px;letter-spacing:-0.15px;}
#t2t_2580{left:292px;bottom:498px;}
#t2u_2580{left:338px;bottom:498px;letter-spacing:-0.09px;}
#t2v_2580{left:412px;bottom:498px;letter-spacing:-0.17px;}
#t2w_2580{left:412px;bottom:481px;letter-spacing:-0.17px;}
#t2x_2580{left:501px;bottom:498px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t2y_2580{left:501px;bottom:481px;letter-spacing:-0.12px;}
#t2z_2580{left:501px;bottom:464px;letter-spacing:-0.11px;}
#t30_2580{left:501px;bottom:448px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_2580{left:78px;bottom:425px;letter-spacing:-0.13px;}
#t32_2580{left:78px;bottom:408px;letter-spacing:-0.13px;}
#t33_2580{left:78px;bottom:391px;letter-spacing:-0.15px;}
#t34_2580{left:292px;bottom:425px;}
#t35_2580{left:338px;bottom:425px;letter-spacing:-0.09px;}
#t36_2580{left:412px;bottom:425px;letter-spacing:-0.17px;}
#t37_2580{left:501px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t38_2580{left:501px;bottom:408px;letter-spacing:-0.12px;}
#t39_2580{left:501px;bottom:391px;letter-spacing:-0.11px;}
#t3a_2580{left:501px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3b_2580{left:78px;bottom:351px;letter-spacing:-0.13px;}
#t3c_2580{left:78px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3d_2580{left:78px;bottom:318px;letter-spacing:-0.15px;}
#t3e_2580{left:292px;bottom:351px;}
#t3f_2580{left:338px;bottom:351px;letter-spacing:-0.09px;}
#t3g_2580{left:412px;bottom:351px;letter-spacing:-0.17px;}
#t3h_2580{left:412px;bottom:334px;letter-spacing:-0.17px;}
#t3i_2580{left:501px;bottom:351px;letter-spacing:-0.12px;}
#t3j_2580{left:501px;bottom:334px;letter-spacing:-0.13px;}
#t3k_2580{left:501px;bottom:318px;letter-spacing:-0.11px;}
#t3l_2580{left:501px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3m_2580{left:78px;bottom:278px;letter-spacing:-0.13px;}
#t3n_2580{left:78px;bottom:261px;letter-spacing:-0.13px;}
#t3o_2580{left:78px;bottom:244px;letter-spacing:-0.15px;}
#t3p_2580{left:292px;bottom:278px;}
#t3q_2580{left:338px;bottom:278px;letter-spacing:-0.09px;}
#t3r_2580{left:412px;bottom:278px;letter-spacing:-0.17px;}
#t3s_2580{left:412px;bottom:261px;letter-spacing:-0.17px;}
#t3t_2580{left:501px;bottom:278px;letter-spacing:-0.12px;}
#t3u_2580{left:501px;bottom:261px;letter-spacing:-0.12px;}
#t3v_2580{left:501px;bottom:244px;letter-spacing:-0.11px;}
#t3w_2580{left:501px;bottom:228px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3x_2580{left:78px;bottom:205px;letter-spacing:-0.13px;}
#t3y_2580{left:78px;bottom:188px;letter-spacing:-0.13px;}
#t3z_2580{left:78px;bottom:171px;letter-spacing:-0.15px;}
#t40_2580{left:292px;bottom:205px;}
#t41_2580{left:338px;bottom:205px;letter-spacing:-0.09px;}
#t42_2580{left:412px;bottom:205px;letter-spacing:-0.17px;}
#t43_2580{left:501px;bottom:205px;letter-spacing:-0.12px;}
#t44_2580{left:501px;bottom:188px;letter-spacing:-0.12px;}
#t45_2580{left:501px;bottom:171px;letter-spacing:-0.11px;}
#t46_2580{left:501px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_2580{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2580{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2580{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2580{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_2580{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_2580{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2580" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2580Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2580" style="-webkit-user-select: none;"><object width="935" height="1210" data="2580/2580.svg" type="image/svg+xml" id="pdf2580" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2580" class="t s1_2580">VPTESTNMB/W/D/Q—Logical NAND and Set </span>
<span id="t2_2580" class="t s2_2580">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2580" class="t s1_2580">5-618 </span><span id="t4_2580" class="t s1_2580">Vol. 2C </span>
<span id="t5_2580" class="t s3_2580">VPTESTNMB/W/D/Q—Logical NAND and Set </span>
<span id="t6_2580" class="t s4_2580">Opcode/ </span>
<span id="t7_2580" class="t s4_2580">Instruction </span>
<span id="t8_2580" class="t s4_2580">Op/ </span>
<span id="t9_2580" class="t s4_2580">En </span>
<span id="ta_2580" class="t s4_2580">64/32 </span>
<span id="tb_2580" class="t s4_2580">bit Mode </span>
<span id="tc_2580" class="t s4_2580">Support </span>
<span id="td_2580" class="t s4_2580">CPUID </span><span id="te_2580" class="t s4_2580">Description </span>
<span id="tf_2580" class="t s5_2580">EVEX.128.F3.0F38.W0 26 /r </span>
<span id="tg_2580" class="t s5_2580">VPTESTNMB k2 {k1</span><span id="th_2580" class="t s6_2580">}</span><span id="ti_2580" class="t s5_2580">, xmm2, </span>
<span id="tj_2580" class="t s5_2580">xmm3/m128 </span>
<span id="tk_2580" class="t s5_2580">A </span><span id="tl_2580" class="t s5_2580">V/V </span><span id="tm_2580" class="t s5_2580">AVX512VL </span>
<span id="tn_2580" class="t s5_2580">AVX512BW </span>
<span id="to_2580" class="t s5_2580">Bitwise NAND of packed byte integers in xmm2 and </span>
<span id="tp_2580" class="t s5_2580">xmm3/m128 and set mask k2 to reflect the zero/non-zero </span>
<span id="tq_2580" class="t s5_2580">status of each element of the result, under writemask k1. </span>
<span id="tr_2580" class="t s5_2580">EVEX.256.F3.0F38.W0 26 /r </span>
<span id="ts_2580" class="t s5_2580">VPTESTNMB k2 {k1</span><span id="tt_2580" class="t s6_2580">}</span><span id="tu_2580" class="t s5_2580">, ymm2, </span>
<span id="tv_2580" class="t s5_2580">ymm3/m256 </span>
<span id="tw_2580" class="t s5_2580">A </span><span id="tx_2580" class="t s5_2580">V/V </span><span id="ty_2580" class="t s5_2580">AVX512VL </span>
<span id="tz_2580" class="t s5_2580">AVX512BW </span>
<span id="t10_2580" class="t s5_2580">Bitwise NAND of packed byte integers in ymm2 and </span>
<span id="t11_2580" class="t s5_2580">ymm3/m256 and set mask k2 to reflect the zero/non-zero </span>
<span id="t12_2580" class="t s5_2580">status of each element of the result, under writemask k1. </span>
<span id="t13_2580" class="t s5_2580">EVEX.512.F3.0F38.W0 26 /r </span>
<span id="t14_2580" class="t s5_2580">VPTESTNMB k2 {k1</span><span id="t15_2580" class="t s6_2580">}</span><span id="t16_2580" class="t s5_2580">, zmm2, </span>
<span id="t17_2580" class="t s5_2580">zmm3/m512 </span>
<span id="t18_2580" class="t s5_2580">A </span><span id="t19_2580" class="t s5_2580">V/V </span><span id="t1a_2580" class="t s5_2580">AVX512F </span>
<span id="t1b_2580" class="t s5_2580">AVX512BW </span>
<span id="t1c_2580" class="t s5_2580">Bitwise NAND of packed byte integers in zmm2 and </span>
<span id="t1d_2580" class="t s5_2580">zmm3/m512 and set mask k2 to reflect the zero/non-zero </span>
<span id="t1e_2580" class="t s5_2580">status of each element of the result, under writemask k1. </span>
<span id="t1f_2580" class="t s5_2580">EVEX.128.F3.0F38.W1 26 /r </span>
<span id="t1g_2580" class="t s5_2580">VPTESTNMW k2 {k1</span><span id="t1h_2580" class="t s6_2580">}</span><span id="t1i_2580" class="t s5_2580">, xmm2, </span>
<span id="t1j_2580" class="t s5_2580">xmm3/m128 </span>
<span id="t1k_2580" class="t s5_2580">A </span><span id="t1l_2580" class="t s5_2580">V/V </span><span id="t1m_2580" class="t s5_2580">AVX512VL </span>
<span id="t1n_2580" class="t s5_2580">AVX512BW </span>
<span id="t1o_2580" class="t s5_2580">Bitwise NAND of packed word integers in xmm2 and </span>
<span id="t1p_2580" class="t s5_2580">xmm3/m128 and set mask k2 to reflect the zero/non-zero </span>
<span id="t1q_2580" class="t s5_2580">status of each element of the result, under writemask k1. </span>
<span id="t1r_2580" class="t s5_2580">EVEX.256.F3.0F38.W1 26 /r </span>
<span id="t1s_2580" class="t s5_2580">VPTESTNMW k2 {k1</span><span id="t1t_2580" class="t s6_2580">}</span><span id="t1u_2580" class="t s5_2580">, ymm2, </span>
<span id="t1v_2580" class="t s5_2580">ymm3/m256 </span>
<span id="t1w_2580" class="t s5_2580">A </span><span id="t1x_2580" class="t s5_2580">V/V </span><span id="t1y_2580" class="t s5_2580">AVX512VL </span>
<span id="t1z_2580" class="t s5_2580">AVX512BW </span>
<span id="t20_2580" class="t s5_2580">Bitwise NAND of packed word integers in ymm2 and </span>
<span id="t21_2580" class="t s5_2580">ymm3/m256 and set mask k2 to reflect the zero/non-zero </span>
<span id="t22_2580" class="t s5_2580">status of each element of the result, under writemask k1. </span>
<span id="t23_2580" class="t s5_2580">EVEX.512.F3.0F38.W1 26 /r </span>
<span id="t24_2580" class="t s5_2580">VPTESTNMW k2 {k1</span><span id="t25_2580" class="t s6_2580">}</span><span id="t26_2580" class="t s5_2580">, zmm2, </span>
<span id="t27_2580" class="t s5_2580">zmm3/m512 </span>
<span id="t28_2580" class="t s5_2580">A </span><span id="t29_2580" class="t s5_2580">V/V </span><span id="t2a_2580" class="t s5_2580">AVX512F </span>
<span id="t2b_2580" class="t s5_2580">AVX512BW </span>
<span id="t2c_2580" class="t s5_2580">Bitwise NAND of packed word integers in zmm2 and </span>
<span id="t2d_2580" class="t s5_2580">zmm3/m512 and set mask k2 to reflect the zero/non-zero </span>
<span id="t2e_2580" class="t s5_2580">status of each element of the result, under writemask k1. </span>
<span id="t2f_2580" class="t s5_2580">EVEX.128.F3.0F38.W0 27 /r </span>
<span id="t2g_2580" class="t s5_2580">VPTESTNMD k2 {k1}, xmm2, </span>
<span id="t2h_2580" class="t s5_2580">xmm3/m128/m32bcst </span>
<span id="t2i_2580" class="t s5_2580">B </span><span id="t2j_2580" class="t s5_2580">V/V </span><span id="t2k_2580" class="t s5_2580">AVX512VL </span>
<span id="t2l_2580" class="t s5_2580">AVX512F </span>
<span id="t2m_2580" class="t s5_2580">Bitwise NAND of packed doubleword integers in xmm2 and </span>
<span id="t2n_2580" class="t s5_2580">xmm3/m128/m32bcst and set mask k2 to reflect the </span>
<span id="t2o_2580" class="t s5_2580">zero/non-zero status of each element of the result, under </span>
<span id="t2p_2580" class="t s5_2580">writemask k1. </span>
<span id="t2q_2580" class="t s5_2580">EVEX.256.F3.0F38.W0 27 /r </span>
<span id="t2r_2580" class="t s5_2580">VPTESTNMD k2 {k1}, ymm2, </span>
<span id="t2s_2580" class="t s5_2580">ymm3/m256/m32bcst </span>
<span id="t2t_2580" class="t s5_2580">B </span><span id="t2u_2580" class="t s5_2580">V/V </span><span id="t2v_2580" class="t s5_2580">AVX512VL </span>
<span id="t2w_2580" class="t s5_2580">AVX512F </span>
<span id="t2x_2580" class="t s5_2580">Bitwise NAND of packed doubleword integers in ymm2 and </span>
<span id="t2y_2580" class="t s5_2580">ymm3/m256/m32bcst and set mask k2 to reflect the </span>
<span id="t2z_2580" class="t s5_2580">zero/non-zero status of each element of the result, under </span>
<span id="t30_2580" class="t s5_2580">writemask k1. </span>
<span id="t31_2580" class="t s5_2580">EVEX.512.F3.0F38.W0 27 /r </span>
<span id="t32_2580" class="t s5_2580">VPTESTNMD k2 {k1}, zmm2, </span>
<span id="t33_2580" class="t s5_2580">zmm3/m512/m32bcst </span>
<span id="t34_2580" class="t s5_2580">B </span><span id="t35_2580" class="t s5_2580">V/V </span><span id="t36_2580" class="t s5_2580">AVX512F </span><span id="t37_2580" class="t s5_2580">Bitwise NAND of packed doubleword integers in zmm2 and </span>
<span id="t38_2580" class="t s5_2580">zmm3/m512/m32bcst and set mask k2 to reflect the </span>
<span id="t39_2580" class="t s5_2580">zero/non-zero status of each element of the result, under </span>
<span id="t3a_2580" class="t s5_2580">writemask k1. </span>
<span id="t3b_2580" class="t s5_2580">EVEX.128.F3.0F38.W1 27 /r </span>
<span id="t3c_2580" class="t s5_2580">VPTESTNMQ k2 {k1}, xmm2, </span>
<span id="t3d_2580" class="t s5_2580">xmm3/m128/m64bcst </span>
<span id="t3e_2580" class="t s5_2580">B </span><span id="t3f_2580" class="t s5_2580">V/V </span><span id="t3g_2580" class="t s5_2580">AVX512VL </span>
<span id="t3h_2580" class="t s5_2580">AVX512F </span>
<span id="t3i_2580" class="t s5_2580">Bitwise NAND of packed quadword integers in xmm2 and </span>
<span id="t3j_2580" class="t s5_2580">xmm3/m128/m64bcst and set mask k2 to reflect the </span>
<span id="t3k_2580" class="t s5_2580">zero/non-zero status of each element of the result, under </span>
<span id="t3l_2580" class="t s5_2580">writemask k1. </span>
<span id="t3m_2580" class="t s5_2580">EVEX.256.F3.0F38.W1 27 /r </span>
<span id="t3n_2580" class="t s5_2580">VPTESTNMQ k2 {k1}, ymm2, </span>
<span id="t3o_2580" class="t s5_2580">ymm3/m256/m64bcst </span>
<span id="t3p_2580" class="t s5_2580">B </span><span id="t3q_2580" class="t s5_2580">V/V </span><span id="t3r_2580" class="t s5_2580">AVX512VL </span>
<span id="t3s_2580" class="t s5_2580">AVX512F </span>
<span id="t3t_2580" class="t s5_2580">Bitwise NAND of packed quadword integers in ymm2 and </span>
<span id="t3u_2580" class="t s5_2580">ymm3/m256/m64bcst and set mask k2 to reflect the </span>
<span id="t3v_2580" class="t s5_2580">zero/non-zero status of each element of the result, under </span>
<span id="t3w_2580" class="t s5_2580">writemask k1. </span>
<span id="t3x_2580" class="t s5_2580">EVEX.512.F3.0F38.W1 27 /r </span>
<span id="t3y_2580" class="t s5_2580">VPTESTNMQ k2 {k1}, zmm2, </span>
<span id="t3z_2580" class="t s5_2580">zmm3/m512/m64bcst </span>
<span id="t40_2580" class="t s5_2580">B </span><span id="t41_2580" class="t s5_2580">V/V </span><span id="t42_2580" class="t s5_2580">AVX512F </span><span id="t43_2580" class="t s5_2580">Bitwise NAND of packed quadword integers in zmm2 and </span>
<span id="t44_2580" class="t s5_2580">zmm3/m512/m64bcst and set mask k2 to reflect the </span>
<span id="t45_2580" class="t s5_2580">zero/non-zero status of each element of the result, under </span>
<span id="t46_2580" class="t s5_2580">writemask k1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
