
FreeRTOS_EXP_19_1_TaskHook_Function.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001618  08007780  08007780  00017780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008d98  08008d98  00018d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008d9c  08008d9c  00018d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000ac  20000000  08008da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 0X10000000+MEM3_MAX_SIZE 00001000  200000ac  08008e4c  000200ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00010000  10000000  08009e4c  00030000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0001e8c8  200010b0  200010b0  000410b0  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  2001f978  2001f978  000410b0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00040000  2**0
                  CONTENTS, READONLY
 11 .debug_line   0000763e  00000000  00000000  00040030  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00018817  00000000  00000000  0004766e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034aa  00000000  00000000  0005fe85  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001118  00000000  00000000  00063330  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f70  00000000  00000000  00064448  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005b62  00000000  00000000  000653b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006af1a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004e34  00000000  00000000  0006af98  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  0006fdcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  0006fe68  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200010b0 	.word	0x200010b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007768 	.word	0x08007768

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200010b4 	.word	0x200010b4
 80001cc:	08007768 	.word	0x08007768

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000290:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000292:	e003      	b.n	800029c <LoopCopyDataInit>

08000294 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000294:	4b0b      	ldr	r3, [pc, #44]	; (80002c4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000296:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000298:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800029a:	3104      	adds	r1, #4

0800029c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800029c:	480a      	ldr	r0, [pc, #40]	; (80002c8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800029e:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80002a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002a4:	d3f6      	bcc.n	8000294 <CopyDataInit>
  ldr  r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80002a8:	e002      	b.n	80002b0 <LoopFillZerobss>

080002aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002ac:	f842 3b04 	str.w	r3, [r2], #4

080002b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002b0:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80002b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002b4:	d3f9      	bcc.n	80002aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80002b6:	f006 f9b9 	bl	800662c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ba:	f006 fa69 	bl	8006790 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002be:	f006 f89f 	bl	8006400 <main>
  bx  lr    
 80002c2:	4770      	bx	lr
  ldr  r3, =_sidata
 80002c4:	08008da0 	.word	0x08008da0
  ldr  r0, =_sdata
 80002c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002cc:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 80002d0:	200010b0 	.word	0x200010b0
  ldr  r3, = _ebss
 80002d4:	2001f978 	.word	0x2001f978

080002d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC_IRQHandler>
	...

080002dc <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80002e4:	4a06      	ldr	r2, [pc, #24]	; (8000300 <NVIC_PriorityGroupConfig+0x24>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002f0:	60d3      	str	r3, [r2, #12]
}
 80002f2:	bf00      	nop
 80002f4:	370c      	adds	r7, #12
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00

08000304 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800030c:	2300      	movs	r3, #0
 800030e:	73fb      	strb	r3, [r7, #15]
 8000310:	2300      	movs	r3, #0
 8000312:	73bb      	strb	r3, [r7, #14]
 8000314:	230f      	movs	r3, #15
 8000316:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	78db      	ldrb	r3, [r3, #3]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d039      	beq.n	8000394 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000320:	4b27      	ldr	r3, [pc, #156]	; (80003c0 <NVIC_Init+0xbc>)
 8000322:	68db      	ldr	r3, [r3, #12]
 8000324:	43db      	mvns	r3, r3
 8000326:	0a1b      	lsrs	r3, r3, #8
 8000328:	b2db      	uxtb	r3, r3
 800032a:	f003 0307 	and.w	r3, r3, #7
 800032e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000330:	7bfb      	ldrb	r3, [r7, #15]
 8000332:	f1c3 0304 	rsb	r3, r3, #4
 8000336:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000338:	7b7a      	ldrb	r2, [r7, #13]
 800033a:	7bfb      	ldrb	r3, [r7, #15]
 800033c:	fa42 f303 	asr.w	r3, r2, r3
 8000340:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	785b      	ldrb	r3, [r3, #1]
 8000346:	461a      	mov	r2, r3
 8000348:	7bbb      	ldrb	r3, [r7, #14]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	789a      	ldrb	r2, [r3, #2]
 8000354:	7b7b      	ldrb	r3, [r7, #13]
 8000356:	4013      	ands	r3, r2
 8000358:	b2da      	uxtb	r2, r3
 800035a:	7bfb      	ldrb	r3, [r7, #15]
 800035c:	4313      	orrs	r3, r2
 800035e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000360:	7bfb      	ldrb	r3, [r7, #15]
 8000362:	011b      	lsls	r3, r3, #4
 8000364:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000366:	4a17      	ldr	r2, [pc, #92]	; (80003c4 <NVIC_Init+0xc0>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	4413      	add	r3, r2
 800036e:	7bfa      	ldrb	r2, [r7, #15]
 8000370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000374:	4a13      	ldr	r2, [pc, #76]	; (80003c4 <NVIC_Init+0xc0>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	095b      	lsrs	r3, r3, #5
 800037c:	b2db      	uxtb	r3, r3
 800037e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	f003 031f 	and.w	r3, r3, #31
 8000388:	2101      	movs	r1, #1
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800038e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000392:	e00f      	b.n	80003b4 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000394:	490b      	ldr	r1, [pc, #44]	; (80003c4 <NVIC_Init+0xc0>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	095b      	lsrs	r3, r3, #5
 800039c:	b2db      	uxtb	r3, r3
 800039e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	f003 031f 	and.w	r3, r3, #31
 80003a8:	2201      	movs	r2, #1
 80003aa:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80003ac:	f100 0320 	add.w	r3, r0, #32
 80003b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003b4:	bf00      	nop
 80003b6:	3714      	adds	r7, #20
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr
 80003c0:	e000ed00 	.word	0xe000ed00
 80003c4:	e000e100 	.word	0xe000e100

080003c8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	2b04      	cmp	r3, #4
 80003d4:	d106      	bne.n	80003e4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80003d6:	4a09      	ldr	r2, [pc, #36]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f043 0304 	orr.w	r3, r3, #4
 80003e0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 80003e2:	e005      	b.n	80003f0 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80003e4:	4a05      	ldr	r2, [pc, #20]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003e6:	4b05      	ldr	r3, [pc, #20]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f023 0304 	bic.w	r3, r3, #4
 80003ee:	6013      	str	r3, [r2, #0]
}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr
 80003fc:	e000e010 	.word	0xe000e010

08000400 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000408:	4a04      	ldr	r2, [pc, #16]	; (800041c <EXTI_ClearITPendingBit+0x1c>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6153      	str	r3, [r2, #20]
}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40013c00 	.word	0x40013c00

08000420 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000420:	b480      	push	{r7}
 8000422:	b087      	sub	sp, #28
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
 800042e:	2300      	movs	r3, #0
 8000430:	613b      	str	r3, [r7, #16]
 8000432:	2300      	movs	r3, #0
 8000434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000436:	2300      	movs	r3, #0
 8000438:	617b      	str	r3, [r7, #20]
 800043a:	e076      	b.n	800052a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800043c:	2201      	movs	r2, #1
 800043e:	697b      	ldr	r3, [r7, #20]
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
 8000444:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	693b      	ldr	r3, [r7, #16]
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000450:	68fa      	ldr	r2, [r7, #12]
 8000452:	693b      	ldr	r3, [r7, #16]
 8000454:	429a      	cmp	r2, r3
 8000456:	d165      	bne.n	8000524 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	697b      	ldr	r3, [r7, #20]
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	2103      	movs	r1, #3
 8000462:	fa01 f303 	lsl.w	r3, r1, r3
 8000466:	43db      	mvns	r3, r3
 8000468:	401a      	ands	r2, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681a      	ldr	r2, [r3, #0]
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	791b      	ldrb	r3, [r3, #4]
 8000476:	4619      	mov	r1, r3
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	fa01 f303 	lsl.w	r3, r1, r3
 8000480:	431a      	orrs	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	791b      	ldrb	r3, [r3, #4]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d003      	beq.n	8000496 <GPIO_Init+0x76>
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	791b      	ldrb	r3, [r3, #4]
 8000492:	2b02      	cmp	r3, #2
 8000494:	d12e      	bne.n	80004f4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	689a      	ldr	r2, [r3, #8]
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	2103      	movs	r1, #3
 80004a0:	fa01 f303 	lsl.w	r3, r1, r3
 80004a4:	43db      	mvns	r3, r3
 80004a6:	401a      	ands	r2, r3
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689a      	ldr	r2, [r3, #8]
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	795b      	ldrb	r3, [r3, #5]
 80004b4:	4619      	mov	r1, r3
 80004b6:	697b      	ldr	r3, [r7, #20]
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	431a      	orrs	r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	685a      	ldr	r2, [r3, #4]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	4619      	mov	r1, r3
 80004ce:	2301      	movs	r3, #1
 80004d0:	408b      	lsls	r3, r1
 80004d2:	43db      	mvns	r3, r3
 80004d4:	401a      	ands	r2, r3
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	683a      	ldr	r2, [r7, #0]
 80004e0:	7992      	ldrb	r2, [r2, #6]
 80004e2:	4611      	mov	r1, r2
 80004e4:	697a      	ldr	r2, [r7, #20]
 80004e6:	b292      	uxth	r2, r2
 80004e8:	fa01 f202 	lsl.w	r2, r1, r2
 80004ec:	b292      	uxth	r2, r2
 80004ee:	431a      	orrs	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	68da      	ldr	r2, [r3, #12]
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	b29b      	uxth	r3, r3
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	2103      	movs	r1, #3
 8000500:	fa01 f303 	lsl.w	r3, r1, r3
 8000504:	43db      	mvns	r3, r3
 8000506:	401a      	ands	r2, r3
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	68da      	ldr	r2, [r3, #12]
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	79db      	ldrb	r3, [r3, #7]
 8000514:	4619      	mov	r1, r3
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	fa01 f303 	lsl.w	r3, r1, r3
 800051e:	431a      	orrs	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	3301      	adds	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	2b0f      	cmp	r3, #15
 800052e:	d985      	bls.n	800043c <GPIO_Init+0x1c>
    }
  }
}
 8000530:	bf00      	nop
 8000532:	371c      	adds	r7, #28
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000548:	2300      	movs	r3, #0
 800054a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	691a      	ldr	r2, [r3, #16]
 8000550:	887b      	ldrh	r3, [r7, #2]
 8000552:	4013      	ands	r3, r2
 8000554:	2b00      	cmp	r3, #0
 8000556:	d002      	beq.n	800055e <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000558:	2301      	movs	r3, #1
 800055a:	73fb      	strb	r3, [r7, #15]
 800055c:	e001      	b.n	8000562 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800055e:	2300      	movs	r3, #0
 8000560:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000562:	7bfb      	ldrb	r3, [r7, #15]
}
 8000564:	4618      	mov	r0, r3
 8000566:	3714      	adds	r7, #20
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	460b      	mov	r3, r1
 800057a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	887a      	ldrh	r2, [r7, #2]
 8000580:	831a      	strh	r2, [r3, #24]
}
 8000582:	bf00      	nop
 8000584:	370c      	adds	r7, #12
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800058e:	b480      	push	{r7}
 8000590:	b083      	sub	sp, #12
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	887a      	ldrh	r2, [r7, #2]
 800059e:	835a      	strh	r2, [r3, #26]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	807b      	strh	r3, [r7, #2]
 80005b8:	4613      	mov	r3, r2
 80005ba:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005bc:	2300      	movs	r3, #0
 80005be:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005c4:	787a      	ldrb	r2, [r7, #1]
 80005c6:	887b      	ldrh	r3, [r7, #2]
 80005c8:	f003 0307 	and.w	r3, r3, #7
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	08db      	lsrs	r3, r3, #3
 80005d8:	b29b      	uxth	r3, r3
 80005da:	4618      	mov	r0, r3
 80005dc:	887b      	ldrh	r3, [r7, #2]
 80005de:	08db      	lsrs	r3, r3, #3
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	461a      	mov	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3208      	adds	r2, #8
 80005e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005ec:	887b      	ldrh	r3, [r7, #2]
 80005ee:	f003 0307 	and.w	r3, r3, #7
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	210f      	movs	r1, #15
 80005f6:	fa01 f303 	lsl.w	r3, r1, r3
 80005fa:	43db      	mvns	r3, r3
 80005fc:	ea02 0103 	and.w	r1, r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	f100 0208 	add.w	r2, r0, #8
 8000606:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800060a:	887b      	ldrh	r3, [r7, #2]
 800060c:	08db      	lsrs	r3, r3, #3
 800060e:	b29b      	uxth	r3, r3
 8000610:	461a      	mov	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3208      	adds	r2, #8
 8000616:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	4313      	orrs	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000620:	887b      	ldrh	r3, [r7, #2]
 8000622:	08db      	lsrs	r3, r3, #3
 8000624:	b29b      	uxth	r3, r3
 8000626:	461a      	mov	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3208      	adds	r2, #8
 800062c:	68b9      	ldr	r1, [r7, #8]
 800062e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000640:	b480      	push	{r7}
 8000642:	b089      	sub	sp, #36	; 0x24
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000648:	2300      	movs	r3, #0
 800064a:	61bb      	str	r3, [r7, #24]
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
 8000654:	2302      	movs	r3, #2
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	2302      	movs	r3, #2
 800065e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000660:	4b47      	ldr	r3, [pc, #284]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	f003 030c 	and.w	r3, r3, #12
 8000668:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	2b04      	cmp	r3, #4
 800066e:	d007      	beq.n	8000680 <RCC_GetClocksFreq+0x40>
 8000670:	2b08      	cmp	r3, #8
 8000672:	d009      	beq.n	8000688 <RCC_GetClocksFreq+0x48>
 8000674:	2b00      	cmp	r3, #0
 8000676:	d13d      	bne.n	80006f4 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a42      	ldr	r2, [pc, #264]	; (8000784 <RCC_GetClocksFreq+0x144>)
 800067c:	601a      	str	r2, [r3, #0]
      break;
 800067e:	e03d      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a41      	ldr	r2, [pc, #260]	; (8000788 <RCC_GetClocksFreq+0x148>)
 8000684:	601a      	str	r2, [r3, #0]
      break;
 8000686:	e039      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000688:	4b3d      	ldr	r3, [pc, #244]	; (8000780 <RCC_GetClocksFreq+0x140>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	0d9b      	lsrs	r3, r3, #22
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000694:	4b3a      	ldr	r3, [pc, #232]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800069c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d00c      	beq.n	80006be <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006a4:	4a38      	ldr	r2, [pc, #224]	; (8000788 <RCC_GetClocksFreq+0x148>)
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ac:	4a34      	ldr	r2, [pc, #208]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006ae:	6852      	ldr	r2, [r2, #4]
 80006b0:	0992      	lsrs	r2, r2, #6
 80006b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006b6:	fb02 f303 	mul.w	r3, r2, r3
 80006ba:	61fb      	str	r3, [r7, #28]
 80006bc:	e00b      	b.n	80006d6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006be:	4a31      	ldr	r2, [pc, #196]	; (8000784 <RCC_GetClocksFreq+0x144>)
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	4a2e      	ldr	r2, [pc, #184]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006c8:	6852      	ldr	r2, [r2, #4]
 80006ca:	0992      	lsrs	r2, r2, #6
 80006cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006d0:	fb02 f303 	mul.w	r3, r2, r3
 80006d4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006d6:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	0c1b      	lsrs	r3, r3, #16
 80006dc:	f003 0303 	and.w	r3, r3, #3
 80006e0:	3301      	adds	r3, #1
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80006e6:	69fa      	ldr	r2, [r7, #28]
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	601a      	str	r2, [r3, #0]
      break;
 80006f2:	e003      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a23      	ldr	r2, [pc, #140]	; (8000784 <RCC_GetClocksFreq+0x144>)
 80006f8:	601a      	str	r2, [r3, #0]
      break;
 80006fa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80006fc:	4b20      	ldr	r3, [pc, #128]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000704:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	091b      	lsrs	r3, r3, #4
 800070a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800070c:	4a1f      	ldr	r2, [pc, #124]	; (800078c <RCC_GetClocksFreq+0x14c>)
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	4413      	add	r3, r2
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	40da      	lsrs	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800072c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	0a9b      	lsrs	r3, r3, #10
 8000732:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000734:	4a15      	ldr	r2, [pc, #84]	; (800078c <RCC_GetClocksFreq+0x14c>)
 8000736:	69bb      	ldr	r3, [r7, #24]
 8000738:	4413      	add	r3, r2
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	40da      	lsrs	r2, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <RCC_GetClocksFreq+0x140>)
 800074e:	689b      	ldr	r3, [r3, #8]
 8000750:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000754:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	0b5b      	lsrs	r3, r3, #13
 800075a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800075c:	4a0b      	ldr	r2, [pc, #44]	; (800078c <RCC_GetClocksFreq+0x14c>)
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	4413      	add	r3, r2
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	685a      	ldr	r2, [r3, #4]
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	40da      	lsrs	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	60da      	str	r2, [r3, #12]
}
 8000774:	bf00      	nop
 8000776:	3724      	adds	r7, #36	; 0x24
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40023800 	.word	0x40023800
 8000784:	00f42400 	.word	0x00f42400
 8000788:	007a1200 	.word	0x007a1200
 800078c:	20000000 	.word	0x20000000

08000790 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800079c:	78fb      	ldrb	r3, [r7, #3]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d006      	beq.n	80007b0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007a2:	490a      	ldr	r1, [pc, #40]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4313      	orrs	r3, r2
 80007ac:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007ae:	e006      	b.n	80007be <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007b0:	4906      	ldr	r1, [pc, #24]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	43db      	mvns	r3, r3
 80007ba:	4013      	ands	r3, r2
 80007bc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800

080007d0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007dc:	78fb      	ldrb	r3, [r7, #3]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d006      	beq.n	80007f0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80007e2:	490a      	ldr	r1, [pc, #40]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80007ee:	e006      	b.n	80007fe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80007f0:	4906      	ldr	r1, [pc, #24]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	43db      	mvns	r3, r3
 80007fa:	4013      	ands	r3, r2
 80007fc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d006      	beq.n	8000830 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000822:	490a      	ldr	r1, [pc, #40]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000826:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4313      	orrs	r3, r2
 800082c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800082e:	e006      	b.n	800083e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000830:	4906      	ldr	r1, [pc, #24]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	43db      	mvns	r3, r3
 800083a:	4013      	ands	r3, r2
 800083c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a29      	ldr	r2, [pc, #164]	; (800090c <TIM_TimeBaseInit+0xbc>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d013      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a28      	ldr	r2, [pc, #160]	; (8000910 <TIM_TimeBaseInit+0xc0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d00f      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800087a:	d00b      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a25      	ldr	r2, [pc, #148]	; (8000914 <TIM_TimeBaseInit+0xc4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d007      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4a24      	ldr	r2, [pc, #144]	; (8000918 <TIM_TimeBaseInit+0xc8>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d003      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a23      	ldr	r2, [pc, #140]	; (800091c <TIM_TimeBaseInit+0xcc>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d108      	bne.n	80008a6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800089a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	885a      	ldrh	r2, [r3, #2]
 80008a0:	89fb      	ldrh	r3, [r7, #14]
 80008a2:	4313      	orrs	r3, r2
 80008a4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a1d      	ldr	r2, [pc, #116]	; (8000920 <TIM_TimeBaseInit+0xd0>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d00c      	beq.n	80008c8 <TIM_TimeBaseInit+0x78>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <TIM_TimeBaseInit+0xd4>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d008      	beq.n	80008c8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80008b6:	89fb      	ldrh	r3, [r7, #14]
 80008b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008bc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	891a      	ldrh	r2, [r3, #8]
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	89fa      	ldrh	r2, [r7, #14]
 80008cc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685a      	ldr	r2, [r3, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a0a      	ldr	r2, [pc, #40]	; (800090c <TIM_TimeBaseInit+0xbc>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d003      	beq.n	80008ee <TIM_TimeBaseInit+0x9e>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a09      	ldr	r2, [pc, #36]	; (8000910 <TIM_TimeBaseInit+0xc0>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d104      	bne.n	80008f8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	7a9b      	ldrb	r3, [r3, #10]
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2201      	movs	r2, #1
 80008fc:	829a      	strh	r2, [r3, #20]
}
 80008fe:	bf00      	nop
 8000900:	3714      	adds	r7, #20
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	40010000 	.word	0x40010000
 8000910:	40010400 	.word	0x40010400
 8000914:	40000400 	.word	0x40000400
 8000918:	40000800 	.word	0x40000800
 800091c:	40000c00 	.word	0x40000c00
 8000920:	40001000 	.word	0x40001000
 8000924:	40001400 	.word	0x40001400

08000928 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000934:	78fb      	ldrb	r3, [r7, #3]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d008      	beq.n	800094c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	881b      	ldrh	r3, [r3, #0]
 800093e:	b29b      	uxth	r3, r3
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	b29a      	uxth	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800094a:	e007      	b.n	800095c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	b29b      	uxth	r3, r3
 8000952:	f023 0301 	bic.w	r3, r3, #1
 8000956:	b29a      	uxth	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	801a      	strh	r2, [r3, #0]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	460b      	mov	r3, r1
 8000972:	807b      	strh	r3, [r7, #2]
 8000974:	4613      	mov	r3, r2
 8000976:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000978:	787b      	ldrb	r3, [r7, #1]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d008      	beq.n	8000990 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	899b      	ldrh	r3, [r3, #12]
 8000982:	b29a      	uxth	r2, r3
 8000984:	887b      	ldrh	r3, [r7, #2]
 8000986:	4313      	orrs	r3, r2
 8000988:	b29a      	uxth	r2, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800098e:	e009      	b.n	80009a4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	899b      	ldrh	r3, [r3, #12]
 8000994:	b29a      	uxth	r2, r3
 8000996:	887b      	ldrh	r3, [r7, #2]
 8000998:	43db      	mvns	r3, r3
 800099a:	b29b      	uxth	r3, r3
 800099c:	4013      	ands	r3, r2
 800099e:	b29a      	uxth	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	819a      	strh	r2, [r3, #12]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80009bc:	2300      	movs	r3, #0
 80009be:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	81bb      	strh	r3, [r7, #12]
 80009c4:	2300      	movs	r3, #0
 80009c6:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	8a1b      	ldrh	r3, [r3, #16]
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	887b      	ldrh	r3, [r7, #2]
 80009d0:	4013      	ands	r3, r2
 80009d2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	899b      	ldrh	r3, [r3, #12]
 80009d8:	b29a      	uxth	r2, r3
 80009da:	887b      	ldrh	r3, [r7, #2]
 80009dc:	4013      	ands	r3, r2
 80009de:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80009e0:	89bb      	ldrh	r3, [r7, #12]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d005      	beq.n	80009f2 <TIM_GetITStatus+0x42>
 80009e6:	897b      	ldrh	r3, [r7, #10]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80009ec:	2301      	movs	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
 80009f0:	e001      	b.n	80009f6 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80009f2:	2300      	movs	r3, #0
 80009f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a10:	887b      	ldrh	r3, [r7, #2]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	821a      	strh	r2, [r3, #16]
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
	...

08000a28 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	; 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	; 0x24
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	8a1b      	ldrh	r3, [r3, #16]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	88db      	ldrh	r3, [r3, #6]
 8000a56:	461a      	mov	r2, r3
 8000a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	899b      	ldrh	r3, [r3, #12]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a70:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a74:	f023 030c 	bic.w	r3, r3, #12
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	889a      	ldrh	r2, [r3, #4]
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	891b      	ldrh	r3, [r3, #8]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	461a      	mov	r2, r3
 8000a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a92:	4313      	orrs	r3, r2
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	8a9b      	ldrh	r3, [r3, #20]
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	899b      	ldrh	r3, [r3, #12]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff fdba 	bl	8000640 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a30      	ldr	r2, [pc, #192]	; (8000b90 <USART_Init+0x168>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d003      	beq.n	8000adc <USART_Init+0xb4>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a2f      	ldr	r2, [pc, #188]	; (8000b94 <USART_Init+0x16c>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d102      	bne.n	8000ae2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	623b      	str	r3, [r7, #32]
 8000ae0:	e001      	b.n	8000ae6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	899b      	ldrh	r3, [r3, #12]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	b21b      	sxth	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	da0c      	bge.n	8000b0c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000af2:	6a3a      	ldr	r2, [r7, #32]
 8000af4:	4613      	mov	r3, r2
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	4413      	add	r3, r2
 8000afa:	009a      	lsls	r2, r3, #2
 8000afc:	441a      	add	r2, r3
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b08:	61fb      	str	r3, [r7, #28]
 8000b0a:	e00b      	b.n	8000b24 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b0c:	6a3a      	ldr	r2, [r7, #32]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	009a      	lsls	r2, r3, #2
 8000b16:	441a      	add	r2, r3
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b22:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	4a1c      	ldr	r2, [pc, #112]	; (8000b98 <USART_Init+0x170>)
 8000b28:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2c:	095b      	lsrs	r3, r3, #5
 8000b2e:	011b      	lsls	r3, r3, #4
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b34:	091b      	lsrs	r3, r3, #4
 8000b36:	2264      	movs	r2, #100	; 0x64
 8000b38:	fb02 f303 	mul.w	r3, r2, r3
 8000b3c:	69fa      	ldr	r2, [r7, #28]
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	899b      	ldrh	r3, [r3, #12]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	b21b      	sxth	r3, r3
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	da0c      	bge.n	8000b68 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	3332      	adds	r3, #50	; 0x32
 8000b54:	4a10      	ldr	r2, [pc, #64]	; (8000b98 <USART_Init+0x170>)
 8000b56:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5a:	095b      	lsrs	r3, r3, #5
 8000b5c:	f003 0307 	and.w	r3, r3, #7
 8000b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b62:	4313      	orrs	r3, r2
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
 8000b66:	e00b      	b.n	8000b80 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	011b      	lsls	r3, r3, #4
 8000b6c:	3332      	adds	r3, #50	; 0x32
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <USART_Init+0x170>)
 8000b70:	fba2 2303 	umull	r2, r3, r2, r3
 8000b74:	095b      	lsrs	r3, r3, #5
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	811a      	strh	r2, [r3, #8]
}
 8000b88:	bf00      	nop
 8000b8a:	3728      	adds	r7, #40	; 0x28
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40011000 	.word	0x40011000
 8000b94:	40011400 	.word	0x40011400
 8000b98:	51eb851f 	.word	0x51eb851f

08000b9c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ba8:	78fb      	ldrb	r3, [r7, #3]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d008      	beq.n	8000bc0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	899b      	ldrh	r3, [r3, #12]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000bbe:	e007      	b.n	8000bd0 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	899b      	ldrh	r3, [r3, #12]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	819a      	strh	r2, [r3, #12]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	889b      	ldrh	r3, [r3, #4]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bee:	b29b      	uxth	r3, r3
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b087      	sub	sp, #28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	2300      	movs	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c20:	887b      	ldrh	r3, [r7, #2]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	095b      	lsrs	r3, r3, #5
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000c2a:	887b      	ldrh	r3, [r7, #2]
 8000c2c:	f003 031f 	and.w	r3, r3, #31
 8000c30:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000c32:	2201      	movs	r2, #1
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d103      	bne.n	8000c4a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	330c      	adds	r3, #12
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e009      	b.n	8000c5e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d103      	bne.n	8000c58 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	3310      	adds	r3, #16
 8000c54:	617b      	str	r3, [r7, #20]
 8000c56:	e002      	b.n	8000c5e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	3314      	adds	r3, #20
 8000c5c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000c5e:	787b      	ldrb	r3, [r7, #1]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d006      	beq.n	8000c72 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	697a      	ldr	r2, [r7, #20]
 8000c68:	6811      	ldr	r1, [r2, #0]
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000c70:	e006      	b.n	8000c80 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	6811      	ldr	r1, [r2, #0]
 8000c78:	68ba      	ldr	r2, [r7, #8]
 8000c7a:	43d2      	mvns	r2, r2
 8000c7c:	400a      	ands	r2, r1
 8000c7e:	601a      	str	r2, [r3, #0]
}
 8000c80:	bf00      	nop
 8000c82:	371c      	adds	r7, #28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b087      	sub	sp, #28
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	095b      	lsrs	r3, r3, #5
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	f003 031f 	and.w	r3, r3, #31
 8000cb8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000cba:	2201      	movs	r2, #1
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d107      	bne.n	8000cda <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	899b      	ldrh	r3, [r3, #12]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	e011      	b.n	8000cfe <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d107      	bne.n	8000cf0 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	8a1b      	ldrh	r3, [r3, #16]
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	4013      	ands	r3, r2
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e006      	b.n	8000cfe <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	8a9b      	ldrh	r3, [r3, #20]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000d06:	2201      	movs	r2, #1
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <USART_GetITStatus+0xa4>
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	74fb      	strb	r3, [r7, #19]
 8000d2e:	e001      	b.n	8000d34 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000d30:	2300      	movs	r3, #0
 8000d32:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000d34:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	371c      	adds	r7, #28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f103 0208 	add.w	r2, r3, #8
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d5a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f103 0208 	add.w	r2, r3, #8
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f103 0208 	add.w	r2, r3, #8
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	68fa      	ldr	r2, [r7, #12]
 8000db0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	689a      	ldr	r2, [r3, #8]
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	683a      	ldr	r2, [r7, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	683a      	ldr	r2, [r7, #0]
 8000dc6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	601a      	str	r2, [r3, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dfa:	d103      	bne.n	8000e04 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	e00c      	b.n	8000e1e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3308      	adds	r3, #8
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	e002      	b.n	8000e12 <vListInsert+0x2e>
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d9f6      	bls.n	8000e0c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	1c5a      	adds	r2, r3, #1
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	601a      	str	r2, [r3, #0]
}
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr

08000e56 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000e56:	b480      	push	{r7}
 8000e58:	b085      	sub	sp, #20
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	6892      	ldr	r2, [r2, #8]
 8000e6c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6852      	ldr	r2, [r2, #4]
 8000e76:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d103      	bne.n	8000e8a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	1e5a      	subs	r2, r3, #1
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681b      	ldr	r3, [r3, #0]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3714      	adds	r7, #20
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
	...

08000eac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3b04      	subs	r3, #4
 8000ebc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	3b04      	subs	r3, #4
 8000eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	f023 0201 	bic.w	r2, r3, #1
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3b04      	subs	r3, #4
 8000eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000edc:	4a0c      	ldr	r2, [pc, #48]	; (8000f10 <pxPortInitialiseStack+0x64>)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	3b14      	subs	r3, #20
 8000ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3b04      	subs	r3, #4
 8000ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f06f 0202 	mvn.w	r2, #2
 8000efa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	3b20      	subs	r3, #32
 8000f00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000f02:	68fb      	ldr	r3, [r7, #12]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	08000f15 	.word	0x08000f15

08000f14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <prvTaskExitError+0x30>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f22:	d005      	beq.n	8000f30 <prvTaskExitError+0x1c>
 8000f24:	f240 120b 	movw	r2, #267	; 0x10b
 8000f28:	4907      	ldr	r1, [pc, #28]	; (8000f48 <prvTaskExitError+0x34>)
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <prvTaskExitError+0x38>)
 8000f2c:	f005 fc68 	bl	8006800 <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f34:	f383 8811 	msr	BASEPRI, r3
 8000f38:	f3bf 8f6f 	isb	sy
 8000f3c:	f3bf 8f4f 	dsb	sy
 8000f40:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000f42:	e7fe      	b.n	8000f42 <prvTaskExitError+0x2e>
 8000f44:	20000010 	.word	0x20000010
 8000f48:	08007780 	.word	0x08007780
 8000f4c:	080077ac 	.word	0x080077ac

08000f50 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000f50:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <pxCurrentTCBConst2>)
 8000f52:	6819      	ldr	r1, [r3, #0]
 8000f54:	6808      	ldr	r0, [r1, #0]
 8000f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f5a:	f380 8809 	msr	PSP, r0
 8000f5e:	f3bf 8f6f 	isb	sy
 8000f62:	f04f 0000 	mov.w	r0, #0
 8000f66:	f380 8811 	msr	BASEPRI, r0
 8000f6a:	4770      	bx	lr
 8000f6c:	f3af 8000 	nop.w

08000f70 <pxCurrentTCBConst2>:
 8000f70:	200060ec 	.word	0x200060ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop

08000f78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000f78:	4806      	ldr	r0, [pc, #24]	; (8000f94 <prvPortStartFirstTask+0x1c>)
 8000f7a:	6800      	ldr	r0, [r0, #0]
 8000f7c:	6800      	ldr	r0, [r0, #0]
 8000f7e:	f380 8808 	msr	MSP, r0
 8000f82:	b662      	cpsie	i
 8000f84:	b661      	cpsie	f
 8000f86:	f3bf 8f4f 	dsb	sy
 8000f8a:	f3bf 8f6f 	isb	sy
 8000f8e:	df00      	svc	0
 8000f90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000f92:	bf00      	nop
 8000f94:	e000ed08 	.word	0xe000ed08

08000f98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000f9e:	4b37      	ldr	r3, [pc, #220]	; (800107c <xPortStartScheduler+0xe4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a37      	ldr	r2, [pc, #220]	; (8001080 <xPortStartScheduler+0xe8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d105      	bne.n	8000fb4 <xPortStartScheduler+0x1c>
 8000fa8:	f240 1241 	movw	r2, #321	; 0x141
 8000fac:	4935      	ldr	r1, [pc, #212]	; (8001084 <xPortStartScheduler+0xec>)
 8000fae:	4836      	ldr	r0, [pc, #216]	; (8001088 <xPortStartScheduler+0xf0>)
 8000fb0:	f005 fc26 	bl	8006800 <iprintf>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000fb4:	4b31      	ldr	r3, [pc, #196]	; (800107c <xPortStartScheduler+0xe4>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a34      	ldr	r2, [pc, #208]	; (800108c <xPortStartScheduler+0xf4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d105      	bne.n	8000fca <xPortStartScheduler+0x32>
 8000fbe:	f44f 72a1 	mov.w	r2, #322	; 0x142
 8000fc2:	4930      	ldr	r1, [pc, #192]	; (8001084 <xPortStartScheduler+0xec>)
 8000fc4:	4830      	ldr	r0, [pc, #192]	; (8001088 <xPortStartScheduler+0xf0>)
 8000fc6:	f005 fc1b 	bl	8006800 <iprintf>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000fca:	4b31      	ldr	r3, [pc, #196]	; (8001090 <xPortStartScheduler+0xf8>)
 8000fcc:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	22ff      	movs	r2, #255	; 0xff
 8000fda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	4b29      	ldr	r3, [pc, #164]	; (8001094 <xPortStartScheduler+0xfc>)
 8000ff0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000ff2:	4b29      	ldr	r3, [pc, #164]	; (8001098 <xPortStartScheduler+0x100>)
 8000ff4:	2207      	movs	r2, #7
 8000ff6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000ff8:	e009      	b.n	800100e <xPortStartScheduler+0x76>
		{
			ulMaxPRIGROUPValue--;
 8000ffa:	4b27      	ldr	r3, [pc, #156]	; (8001098 <xPortStartScheduler+0x100>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	4a25      	ldr	r2, [pc, #148]	; (8001098 <xPortStartScheduler+0x100>)
 8001002:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	b2db      	uxtb	r3, r3
 800100c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001016:	2b80      	cmp	r3, #128	; 0x80
 8001018:	d0ef      	beq.n	8000ffa <xPortStartScheduler+0x62>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <xPortStartScheduler+0x100>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	4a1d      	ldr	r2, [pc, #116]	; (8001098 <xPortStartScheduler+0x100>)
 8001022:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001024:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <xPortStartScheduler+0x100>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800102c:	4a1a      	ldr	r2, [pc, #104]	; (8001098 <xPortStartScheduler+0x100>)
 800102e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001038:	4a18      	ldr	r2, [pc, #96]	; (800109c <xPortStartScheduler+0x104>)
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <xPortStartScheduler+0x104>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001042:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001044:	4a15      	ldr	r2, [pc, #84]	; (800109c <xPortStartScheduler+0x104>)
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <xPortStartScheduler+0x104>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800104e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001050:	f000 f8d2 	bl	80011f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <xPortStartScheduler+0x108>)
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800105a:	f000 f8e9 	bl	8001230 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800105e:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <xPortStartScheduler+0x10c>)
 8001060:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <xPortStartScheduler+0x10c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001068:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800106a:	f7ff ff85 	bl	8000f78 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800106e:	f7ff ff51 	bl	8000f14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	e000ed00 	.word	0xe000ed00
 8001080:	410fc271 	.word	0x410fc271
 8001084:	08007780 	.word	0x08007780
 8001088:	080077ac 	.word	0x080077ac
 800108c:	410fc270 	.word	0x410fc270
 8001090:	e000e400 	.word	0xe000e400
 8001094:	200010cc 	.word	0x200010cc
 8001098:	200010d0 	.word	0x200010d0
 800109c:	e000ed20 	.word	0xe000ed20
 80010a0:	20000010 	.word	0x20000010
 80010a4:	e000ef34 	.word	0xe000ef34

080010a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010b2:	f383 8811 	msr	BASEPRI, r3
 80010b6:	f3bf 8f6f 	isb	sy
 80010ba:	f3bf 8f4f 	dsb	sy
 80010be:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <vPortEnterCritical+0x48>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <vPortEnterCritical+0x48>)
 80010c8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <vPortEnterCritical+0x48>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d10a      	bne.n	80010e8 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <vPortEnterCritical+0x4c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <vPortEnterCritical+0x40>
 80010dc:	f240 12a3 	movw	r2, #419	; 0x1a3
 80010e0:	4905      	ldr	r1, [pc, #20]	; (80010f8 <vPortEnterCritical+0x50>)
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <vPortEnterCritical+0x54>)
 80010e4:	f005 fb8c 	bl	8006800 <iprintf>
	}
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000010 	.word	0x20000010
 80010f4:	e000ed04 	.word	0xe000ed04
 80010f8:	08007780 	.word	0x08007780
 80010fc:	080077ac 	.word	0x080077ac

08001100 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <vPortExitCritical+0x40>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d105      	bne.n	800111a <vPortExitCritical+0x1a>
 800110e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8001112:	490c      	ldr	r1, [pc, #48]	; (8001144 <vPortExitCritical+0x44>)
 8001114:	480c      	ldr	r0, [pc, #48]	; (8001148 <vPortExitCritical+0x48>)
 8001116:	f005 fb73 	bl	8006800 <iprintf>
	uxCriticalNesting--;
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <vPortExitCritical+0x40>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	3b01      	subs	r3, #1
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <vPortExitCritical+0x40>)
 8001122:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <vPortExitCritical+0x40>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d104      	bne.n	8001136 <vPortExitCritical+0x36>
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000010 	.word	0x20000010
 8001144:	08007780 	.word	0x08007780
 8001148:	080077ac 	.word	0x080077ac
 800114c:	00000000 	.word	0x00000000

08001150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001150:	f3ef 8009 	mrs	r0, PSP
 8001154:	f3bf 8f6f 	isb	sy
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <pxCurrentTCBConst>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f01e 0f10 	tst.w	lr, #16
 8001160:	bf08      	it	eq
 8001162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800116a:	6010      	str	r0, [r2, #0]
 800116c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001170:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001174:	f380 8811 	msr	BASEPRI, r0
 8001178:	f3bf 8f4f 	dsb	sy
 800117c:	f3bf 8f6f 	isb	sy
 8001180:	f002 f804 	bl	800318c <vTaskSwitchContext>
 8001184:	f04f 0000 	mov.w	r0, #0
 8001188:	f380 8811 	msr	BASEPRI, r0
 800118c:	bc08      	pop	{r3}
 800118e:	6819      	ldr	r1, [r3, #0]
 8001190:	6808      	ldr	r0, [r1, #0]
 8001192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001196:	f01e 0f10 	tst.w	lr, #16
 800119a:	bf08      	it	eq
 800119c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80011a0:	f380 8809 	msr	PSP, r0
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w

080011b0 <pxCurrentTCBConst>:
 80011b0:	200060ec 	.word	0x200060ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop

080011b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
	__asm volatile
 80011be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c2:	f383 8811 	msr	BASEPRI, r3
 80011c6:	f3bf 8f6f 	isb	sy
 80011ca:	f3bf 8f4f 	dsb	sy
 80011ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80011d0:	f001 ff04 	bl	8002fdc <xTaskIncrementTick>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <xPortSysTickHandler+0x3c>)
 80011dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	2300      	movs	r3, #0
 80011e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	e000ed04 	.word	0xe000ed04

080011f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80011fc:	4a08      	ldr	r2, [pc, #32]	; (8001220 <vPortSetupTimerInterrupt+0x28>)
 80011fe:	4b09      	ldr	r3, [pc, #36]	; (8001224 <vPortSetupTimerInterrupt+0x2c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4909      	ldr	r1, [pc, #36]	; (8001228 <vPortSetupTimerInterrupt+0x30>)
 8001204:	fba1 1303 	umull	r1, r3, r1, r3
 8001208:	099b      	lsrs	r3, r3, #6
 800120a:	3b01      	subs	r3, #1
 800120c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <vPortSetupTimerInterrupt+0x34>)
 8001210:	2207      	movs	r2, #7
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000e014 	.word	0xe000e014
 8001224:	20000044 	.word	0x20000044
 8001228:	10624dd3 	.word	0x10624dd3
 800122c:	e000e010 	.word	0xe000e010

08001230 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001230:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001240 <vPortEnableVFP+0x10>
 8001234:	6801      	ldr	r1, [r0, #0]
 8001236:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800123a:	6001      	str	r1, [r0, #0]
 800123c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800123e:	bf00      	nop
 8001240:	e000ed88 	.word	0xe000ed88

08001244 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800124a:	f3ef 8305 	mrs	r3, IPSR
 800124e:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b0f      	cmp	r3, #15
 8001254:	d90f      	bls.n	8001276 <vPortValidateInterruptPriority+0x32>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001256:	4a11      	ldr	r2, [pc, #68]	; (800129c <vPortValidateInterruptPriority+0x58>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4413      	add	r3, r2
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <vPortValidateInterruptPriority+0x5c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	78fa      	ldrb	r2, [r7, #3]
 8001266:	429a      	cmp	r2, r3
 8001268:	d205      	bcs.n	8001276 <vPortValidateInterruptPriority+0x32>
 800126a:	f240 22e6 	movw	r2, #742	; 0x2e6
 800126e:	490d      	ldr	r1, [pc, #52]	; (80012a4 <vPortValidateInterruptPriority+0x60>)
 8001270:	480d      	ldr	r0, [pc, #52]	; (80012a8 <vPortValidateInterruptPriority+0x64>)
 8001272:	f005 fac5 	bl	8006800 <iprintf>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <vPortValidateInterruptPriority+0x68>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <vPortValidateInterruptPriority+0x6c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d905      	bls.n	8001292 <vPortValidateInterruptPriority+0x4e>
 8001286:	f240 22f6 	movw	r2, #758	; 0x2f6
 800128a:	4906      	ldr	r1, [pc, #24]	; (80012a4 <vPortValidateInterruptPriority+0x60>)
 800128c:	4806      	ldr	r0, [pc, #24]	; (80012a8 <vPortValidateInterruptPriority+0x64>)
 800128e:	f005 fab7 	bl	8006800 <iprintf>
	}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	e000e3f0 	.word	0xe000e3f0
 80012a0:	200010cc 	.word	0x200010cc
 80012a4:	08007780 	.word	0x08007780
 80012a8:	080077ac 	.word	0x080077ac
 80012ac:	e000ed0c 	.word	0xe000ed0c
 80012b0:	200010d0 	.word	0x200010d0

080012b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80012c0:	f001 fdcc 	bl	8002e5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80012c4:	4b54      	ldr	r3, [pc, #336]	; (8001418 <pvPortMalloc+0x164>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d101      	bne.n	80012d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80012cc:	f000 f90e 	bl	80014ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80012d0:	4b52      	ldr	r3, [pc, #328]	; (800141c <pvPortMalloc+0x168>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f040 8082 	bne.w	80013e2 <pvPortMalloc+0x12e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d017      	beq.n	8001314 <pvPortMalloc+0x60>
			{
				xWantedSize += xHeapStructSize;
 80012e4:	2208      	movs	r2, #8
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00e      	beq.n	8001314 <pvPortMalloc+0x60>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f023 0307 	bic.w	r3, r3, #7
 80012fc:	3308      	adds	r3, #8
 80012fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	2b00      	cmp	r3, #0
 8001308:	d004      	beq.n	8001314 <pvPortMalloc+0x60>
 800130a:	22bf      	movs	r2, #191	; 0xbf
 800130c:	4944      	ldr	r1, [pc, #272]	; (8001420 <pvPortMalloc+0x16c>)
 800130e:	4845      	ldr	r0, [pc, #276]	; (8001424 <pvPortMalloc+0x170>)
 8001310:	f005 fa76 	bl	8006800 <iprintf>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d063      	beq.n	80013e2 <pvPortMalloc+0x12e>
 800131a:	4b43      	ldr	r3, [pc, #268]	; (8001428 <pvPortMalloc+0x174>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	d85e      	bhi.n	80013e2 <pvPortMalloc+0x12e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001324:	4b41      	ldr	r3, [pc, #260]	; (800142c <pvPortMalloc+0x178>)
 8001326:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8001328:	4b40      	ldr	r3, [pc, #256]	; (800142c <pvPortMalloc+0x178>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800132e:	e004      	b.n	800133a <pvPortMalloc+0x86>
				{
					pxPreviousBlock = pxBlock;
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	d203      	bcs.n	800134c <pvPortMalloc+0x98>
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1f1      	bne.n	8001330 <pvPortMalloc+0x7c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800134c:	4b32      	ldr	r3, [pc, #200]	; (8001418 <pvPortMalloc+0x164>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	429a      	cmp	r2, r3
 8001354:	d045      	beq.n	80013e2 <pvPortMalloc+0x12e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2208      	movs	r2, #8
 800135c:	4413      	add	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	1ad2      	subs	r2, r2, r3
 8001370:	2308      	movs	r3, #8
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	429a      	cmp	r2, r3
 8001376:	d919      	bls.n	80013ac <pvPortMalloc+0xf8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	2b00      	cmp	r3, #0
 8001388:	d004      	beq.n	8001394 <pvPortMalloc+0xe0>
 800138a:	22ec      	movs	r2, #236	; 0xec
 800138c:	4924      	ldr	r1, [pc, #144]	; (8001420 <pvPortMalloc+0x16c>)
 800138e:	4825      	ldr	r0, [pc, #148]	; (8001424 <pvPortMalloc+0x170>)
 8001390:	f005 fa36 	bl	8006800 <iprintf>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	1ad2      	subs	r2, r2, r3
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80013a6:	68b8      	ldr	r0, [r7, #8]
 80013a8:	f000 f902 	bl	80015b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <pvPortMalloc+0x174>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <pvPortMalloc+0x174>)
 80013b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013ba:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <pvPortMalloc+0x174>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <pvPortMalloc+0x17c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d203      	bcs.n	80013ce <pvPortMalloc+0x11a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <pvPortMalloc+0x174>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <pvPortMalloc+0x17c>)
 80013cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	685a      	ldr	r2, [r3, #4]
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <pvPortMalloc+0x168>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	431a      	orrs	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <pvPortMalloc+0x140>
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	4619      	mov	r1, r3
 80013ee:	2094      	movs	r0, #148	; 0x94
 80013f0:	f003 fc6e 	bl	8004cd0 <vTraceStoreMemMangEvent>
	}
	( void ) xTaskResumeAll();
 80013f4:	f001 fd40 	bl	8002e78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d005      	beq.n	800140e <pvPortMalloc+0x15a>
 8001402:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001406:	4906      	ldr	r1, [pc, #24]	; (8001420 <pvPortMalloc+0x16c>)
 8001408:	4806      	ldr	r0, [pc, #24]	; (8001424 <pvPortMalloc+0x170>)
 800140a:	f005 f9f9 	bl	8006800 <iprintf>
	return pvReturn;
 800140e:	68fb      	ldr	r3, [r7, #12]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200060dc 	.word	0x200060dc
 800141c:	200060e8 	.word	0x200060e8
 8001420:	080077bc 	.word	0x080077bc
 8001424:	080077e4 	.word	0x080077e4
 8001428:	200060e0 	.word	0x200060e0
 800142c:	200060d4 	.word	0x200060d4
 8001430:	200060e4 	.word	0x200060e4

08001434 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d046      	beq.n	80014d4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001446:	2308      	movs	r3, #8
 8001448:	425b      	negs	r3, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4413      	add	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	4b20      	ldr	r3, [pc, #128]	; (80014dc <vPortFree+0xa8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4013      	ands	r3, r2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d105      	bne.n	800146e <vPortFree+0x3a>
 8001462:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001466:	491e      	ldr	r1, [pc, #120]	; (80014e0 <vPortFree+0xac>)
 8001468:	481e      	ldr	r0, [pc, #120]	; (80014e4 <vPortFree+0xb0>)
 800146a:	f005 f9c9 	bl	8006800 <iprintf>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d005      	beq.n	8001482 <vPortFree+0x4e>
 8001476:	f240 1241 	movw	r2, #321	; 0x141
 800147a:	4919      	ldr	r1, [pc, #100]	; (80014e0 <vPortFree+0xac>)
 800147c:	4819      	ldr	r0, [pc, #100]	; (80014e4 <vPortFree+0xb0>)
 800147e:	f005 f9bf 	bl	8006800 <iprintf>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <vPortFree+0xa8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4013      	ands	r3, r2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d021      	beq.n	80014d4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d11d      	bne.n	80014d4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	4b0f      	ldr	r3, [pc, #60]	; (80014dc <vPortFree+0xa8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	43db      	mvns	r3, r3
 80014a2:	401a      	ands	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80014a8:	f001 fcd8 	bl	8002e5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <vPortFree+0xb4>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a0c      	ldr	r2, [pc, #48]	; (80014e8 <vPortFree+0xb4>)
 80014b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	425b      	negs	r3, r3
 80014c2:	461a      	mov	r2, r3
 80014c4:	2096      	movs	r0, #150	; 0x96
 80014c6:	f003 fc03 	bl	8004cd0 <vTraceStoreMemMangEvent>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80014ca:	68b8      	ldr	r0, [r7, #8]
 80014cc:	f000 f870 	bl	80015b0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80014d0:	f001 fcd2 	bl	8002e78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80014d4:	bf00      	nop
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200060e8 	.word	0x200060e8
 80014e0:	080077bc 	.word	0x080077bc
 80014e4:	080077e4 	.word	0x080077e4
 80014e8:	200060e0 	.word	0x200060e0

080014ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80014f2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80014f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80014f8:	4b27      	ldr	r3, [pc, #156]	; (8001598 <prvHeapInit+0xac>)
 80014fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	2b00      	cmp	r3, #0
 8001504:	d00c      	beq.n	8001520 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	3307      	adds	r3, #7
 800150a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f023 0307 	bic.w	r3, r3, #7
 8001512:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	4a1f      	ldr	r2, [pc, #124]	; (8001598 <prvHeapInit+0xac>)
 800151c:	4413      	add	r3, r2
 800151e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001524:	4a1d      	ldr	r2, [pc, #116]	; (800159c <prvHeapInit+0xb0>)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800152a:	4b1c      	ldr	r3, [pc, #112]	; (800159c <prvHeapInit+0xb0>)
 800152c:	2200      	movs	r2, #0
 800152e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	4413      	add	r3, r2
 8001536:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001538:	2208      	movs	r2, #8
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	1a9b      	subs	r3, r3, r2
 800153e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f023 0307 	bic.w	r3, r3, #7
 8001546:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4a15      	ldr	r2, [pc, #84]	; (80015a0 <prvHeapInit+0xb4>)
 800154c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <prvHeapInit+0xb4>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2200      	movs	r2, #0
 8001554:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <prvHeapInit+0xb4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	1ad2      	subs	r2, r2, r3
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <prvHeapInit+0xb4>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <prvHeapInit+0xb8>)
 800157a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	4a09      	ldr	r2, [pc, #36]	; (80015a8 <prvHeapInit+0xbc>)
 8001582:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <prvHeapInit+0xc0>)
 8001586:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800158a:	601a      	str	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	200010d4 	.word	0x200010d4
 800159c:	200060d4 	.word	0x200060d4
 80015a0:	200060dc 	.word	0x200060dc
 80015a4:	200060e4 	.word	0x200060e4
 80015a8:	200060e0 	.word	0x200060e0
 80015ac:	200060e8 	.word	0x200060e8

080015b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80015b8:	4b28      	ldr	r3, [pc, #160]	; (800165c <prvInsertBlockIntoFreeList+0xac>)
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	e002      	b.n	80015c4 <prvInsertBlockIntoFreeList+0x14>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d3f7      	bcc.n	80015be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	441a      	add	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d108      	bne.n	80015f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	685a      	ldr	r2, [r3, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	441a      	add	r2, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	441a      	add	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	429a      	cmp	r2, r3
 8001604:	d118      	bne.n	8001638 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <prvInsertBlockIntoFreeList+0xb0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d00d      	beq.n	800162e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	441a      	add	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	e008      	b.n	8001640 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <prvInsertBlockIntoFreeList+0xb0>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	e003      	b.n	8001640 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	429a      	cmp	r2, r3
 8001646:	d002      	beq.n	800164e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	200060d4 	.word	0x200060d4
 8001660:	200060dc 	.word	0x200060dc

08001664 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d105      	bne.n	8001684 <xQueueGenericReset+0x20>
 8001678:	f240 121b 	movw	r2, #283	; 0x11b
 800167c:	492a      	ldr	r1, [pc, #168]	; (8001728 <xQueueGenericReset+0xc4>)
 800167e:	482b      	ldr	r0, [pc, #172]	; (800172c <xQueueGenericReset+0xc8>)
 8001680:	f005 f8be 	bl	8006800 <iprintf>

	taskENTER_CRITICAL();
 8001684:	f7ff fd10 	bl	80010a8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001690:	68f9      	ldr	r1, [r7, #12]
 8001692:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001694:	fb01 f303 	mul.w	r3, r1, r3
 8001698:	441a      	add	r2, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b4:	3b01      	subs	r3, #1
 80016b6:	68f9      	ldr	r1, [r7, #12]
 80016b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80016ba:	fb01 f303 	mul.w	r3, r1, r3
 80016be:	441a      	add	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	22ff      	movs	r2, #255	; 0xff
 80016c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	22ff      	movs	r2, #255	; 0xff
 80016d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d114      	bne.n	8001704 <xQueueGenericReset+0xa0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d01a      	beq.n	8001718 <xQueueGenericReset+0xb4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	3310      	adds	r3, #16
 80016e6:	4618      	mov	r0, r3
 80016e8:	f001 fe3e 	bl	8003368 <xTaskRemoveFromEventList>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d012      	beq.n	8001718 <xQueueGenericReset+0xb4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <xQueueGenericReset+0xcc>)
 80016f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	f3bf 8f4f 	dsb	sy
 80016fe:	f3bf 8f6f 	isb	sy
 8001702:	e009      	b.n	8001718 <xQueueGenericReset+0xb4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	3310      	adds	r3, #16
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fb1a 	bl	8000d42 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	3324      	adds	r3, #36	; 0x24
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fb15 	bl	8000d42 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001718:	f7ff fcf2 	bl	8001100 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800171c:	2301      	movs	r3, #1
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	080077f4 	.word	0x080077f4
 800172c:	08007808 	.word	0x08007808
 8001730:	e000ed04 	.word	0xe000ed04

08001734 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	; 0x28
 8001738:	af02      	add	r7, sp, #8
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	4613      	mov	r3, r2
 8001740:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d105      	bne.n	8001754 <xQueueGenericCreate+0x20>
 8001748:	f44f 72c4 	mov.w	r2, #392	; 0x188
 800174c:	4914      	ldr	r1, [pc, #80]	; (80017a0 <xQueueGenericCreate+0x6c>)
 800174e:	4815      	ldr	r0, [pc, #84]	; (80017a4 <xQueueGenericCreate+0x70>)
 8001750:	f005 f856 	bl	8006800 <iprintf>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <xQueueGenericCreate+0x2c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
 800175e:	e004      	b.n	800176a <xQueueGenericCreate+0x36>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	fb02 f303 	mul.w	r3, r2, r3
 8001768:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3354      	adds	r3, #84	; 0x54
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fda0 	bl	80012b4 <pvPortMalloc>
 8001774:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00b      	beq.n	8001794 <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	3354      	adds	r3, #84	; 0x54
 8001780:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001782:	79fa      	ldrb	r2, [r7, #7]
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	4613      	mov	r3, r2
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f000 f80a 	bl	80017a8 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8001794:	69bb      	ldr	r3, [r7, #24]
	}
 8001796:	4618      	mov	r0, r3
 8001798:	3720      	adds	r7, #32
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	080077f4 	.word	0x080077f4
 80017a4:	08007808 	.word	0x08007808

080017a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80017a8:	b5b0      	push	{r4, r5, r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d103      	bne.n	80017c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80017bc:	6a3b      	ldr	r3, [r7, #32]
 80017be:	6a3a      	ldr	r2, [r7, #32]
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e002      	b.n	80017ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80017c4:	6a3b      	ldr	r3, [r7, #32]
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80017ca:	6a3b      	ldr	r3, [r7, #32]
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80017d0:	6a3b      	ldr	r3, [r7, #32]
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80017d6:	2101      	movs	r1, #1
 80017d8:	6a38      	ldr	r0, [r7, #32]
 80017da:	f7ff ff43 	bl	8001664 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 80017e6:	6a3b      	ldr	r3, [r7, #32]
 80017e8:	2200      	movs	r2, #0
 80017ea:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 80017ec:	6a38      	ldr	r0, [r7, #32]
 80017ee:	f003 f8db 	bl	80049a8 <prvTraceGetObjectType>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	4b23      	ldr	r3, [pc, #140]	; (8001884 <prvInitialiseNewQueue+0xdc>)
 80017f8:	5c9b      	ldrb	r3, [r3, r2]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f003 fffa 	bl	80057f4 <prvTraceGetObjectHandle>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	6a3b      	ldr	r3, [r7, #32]
 8001806:	64da      	str	r2, [r3, #76]	; 0x4c
 8001808:	6a38      	ldr	r0, [r7, #32]
 800180a:	f003 f8cd 	bl	80049a8 <prvTraceGetObjectType>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	4b1c      	ldr	r3, [pc, #112]	; (8001884 <prvInitialiseNewQueue+0xdc>)
 8001814:	5c9c      	ldrb	r4, [r3, r2]
 8001816:	6a38      	ldr	r0, [r7, #32]
 8001818:	f003 f8b9 	bl	800498e <prvTraceGetObjectNumber>
 800181c:	4603      	mov	r3, r0
 800181e:	4619      	mov	r1, r3
 8001820:	4620      	mov	r0, r4
 8001822:	f004 f95f 	bl	8005ae4 <prvMarkObjectAsUsed>
 8001826:	6a38      	ldr	r0, [r7, #32]
 8001828:	f003 f8be 	bl	80049a8 <prvTraceGetObjectType>
 800182c:	4603      	mov	r3, r0
 800182e:	461a      	mov	r2, r3
 8001830:	4b14      	ldr	r3, [pc, #80]	; (8001884 <prvInitialiseNewQueue+0xdc>)
 8001832:	5c9b      	ldrb	r3, [r3, r2]
 8001834:	3318      	adds	r3, #24
 8001836:	b2db      	uxtb	r3, r3
 8001838:	461d      	mov	r5, r3
 800183a:	6a38      	ldr	r0, [r7, #32]
 800183c:	f003 f8b4 	bl	80049a8 <prvTraceGetObjectType>
 8001840:	4603      	mov	r3, r0
 8001842:	461a      	mov	r2, r3
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <prvInitialiseNewQueue+0xdc>)
 8001846:	5c9c      	ldrb	r4, [r3, r2]
 8001848:	6a38      	ldr	r0, [r7, #32]
 800184a:	f003 f8a0 	bl	800498e <prvTraceGetObjectNumber>
 800184e:	4603      	mov	r3, r0
 8001850:	461a      	mov	r2, r3
 8001852:	4621      	mov	r1, r4
 8001854:	4628      	mov	r0, r5
 8001856:	f003 fad1 	bl	8004dfc <prvTraceStoreKernelCall>
 800185a:	6a38      	ldr	r0, [r7, #32]
 800185c:	f003 f8a4 	bl	80049a8 <prvTraceGetObjectType>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b07      	ldr	r3, [pc, #28]	; (8001884 <prvInitialiseNewQueue+0xdc>)
 8001866:	5c9c      	ldrb	r4, [r3, r2]
 8001868:	6a38      	ldr	r0, [r7, #32]
 800186a:	f003 f890 	bl	800498e <prvTraceGetObjectNumber>
 800186e:	4603      	mov	r3, r0
 8001870:	2200      	movs	r2, #0
 8001872:	4619      	mov	r1, r3
 8001874:	4620      	mov	r0, r4
 8001876:	f003 fe9f 	bl	80055b8 <prvTraceSetObjectState>
}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bdb0      	pop	{r4, r5, r7, pc}
 8001882:	bf00      	nop
 8001884:	20000038 	.word	0x20000038

08001888 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b08a      	sub	sp, #40	; 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d105      	bne.n	80018b0 <xQueueGenericSend+0x28>
 80018a4:	f240 22d9 	movw	r2, #729	; 0x2d9
 80018a8:	49ba      	ldr	r1, [pc, #744]	; (8001b94 <xQueueGenericSend+0x30c>)
 80018aa:	48bb      	ldr	r0, [pc, #748]	; (8001b98 <xQueueGenericSend+0x310>)
 80018ac:	f004 ffa8 	bl	8006800 <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d103      	bne.n	80018be <xQueueGenericSend+0x36>
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <xQueueGenericSend+0x3a>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <xQueueGenericSend+0x3c>
 80018c2:	2300      	movs	r3, #0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d105      	bne.n	80018d4 <xQueueGenericSend+0x4c>
 80018c8:	f240 22da 	movw	r2, #730	; 0x2da
 80018cc:	49b1      	ldr	r1, [pc, #708]	; (8001b94 <xQueueGenericSend+0x30c>)
 80018ce:	48b2      	ldr	r0, [pc, #712]	; (8001b98 <xQueueGenericSend+0x310>)
 80018d0:	f004 ff96 	bl	8006800 <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d103      	bne.n	80018e2 <xQueueGenericSend+0x5a>
 80018da:	6a3b      	ldr	r3, [r7, #32]
 80018dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d101      	bne.n	80018e6 <xQueueGenericSend+0x5e>
 80018e2:	2301      	movs	r3, #1
 80018e4:	e000      	b.n	80018e8 <xQueueGenericSend+0x60>
 80018e6:	2300      	movs	r3, #0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d105      	bne.n	80018f8 <xQueueGenericSend+0x70>
 80018ec:	f240 22db 	movw	r2, #731	; 0x2db
 80018f0:	49a8      	ldr	r1, [pc, #672]	; (8001b94 <xQueueGenericSend+0x30c>)
 80018f2:	48a9      	ldr	r0, [pc, #676]	; (8001b98 <xQueueGenericSend+0x310>)
 80018f4:	f004 ff84 	bl	8006800 <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80018f8:	f001 ff18 	bl	800372c <xTaskGetSchedulerState>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d102      	bne.n	8001908 <xQueueGenericSend+0x80>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <xQueueGenericSend+0x84>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <xQueueGenericSend+0x86>
 800190c:	2300      	movs	r3, #0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d105      	bne.n	800191e <xQueueGenericSend+0x96>
 8001912:	f240 22de 	movw	r2, #734	; 0x2de
 8001916:	499f      	ldr	r1, [pc, #636]	; (8001b94 <xQueueGenericSend+0x30c>)
 8001918:	489f      	ldr	r0, [pc, #636]	; (8001b98 <xQueueGenericSend+0x310>)
 800191a:	f004 ff71 	bl	8006800 <iprintf>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800191e:	f7ff fbc3 	bl	80010a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001922:	6a3b      	ldr	r3, [r7, #32]
 8001924:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800192a:	429a      	cmp	r2, r3
 800192c:	d302      	bcc.n	8001934 <xQueueGenericSend+0xac>
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d178      	bne.n	8001a26 <xQueueGenericSend+0x19e>
			{
				traceQUEUE_SEND( pxQueue );
 8001934:	6a38      	ldr	r0, [r7, #32]
 8001936:	f003 f837 	bl	80049a8 <prvTraceGetObjectType>
 800193a:	4603      	mov	r3, r0
 800193c:	461a      	mov	r2, r3
 800193e:	4b97      	ldr	r3, [pc, #604]	; (8001b9c <xQueueGenericSend+0x314>)
 8001940:	5c9b      	ldrb	r3, [r3, r2]
 8001942:	3320      	adds	r3, #32
 8001944:	b2db      	uxtb	r3, r3
 8001946:	461d      	mov	r5, r3
 8001948:	6a38      	ldr	r0, [r7, #32]
 800194a:	f003 f82d 	bl	80049a8 <prvTraceGetObjectType>
 800194e:	4603      	mov	r3, r0
 8001950:	461a      	mov	r2, r3
 8001952:	4b92      	ldr	r3, [pc, #584]	; (8001b9c <xQueueGenericSend+0x314>)
 8001954:	5c9c      	ldrb	r4, [r3, r2]
 8001956:	6a38      	ldr	r0, [r7, #32]
 8001958:	f003 f819 	bl	800498e <prvTraceGetObjectNumber>
 800195c:	4603      	mov	r3, r0
 800195e:	461a      	mov	r2, r3
 8001960:	4621      	mov	r1, r4
 8001962:	4628      	mov	r0, r5
 8001964:	f003 fa4a 	bl	8004dfc <prvTraceStoreKernelCall>
 8001968:	6a38      	ldr	r0, [r7, #32]
 800196a:	f003 f81d 	bl	80049a8 <prvTraceGetObjectType>
 800196e:	4603      	mov	r3, r0
 8001970:	461a      	mov	r2, r3
 8001972:	4b8a      	ldr	r3, [pc, #552]	; (8001b9c <xQueueGenericSend+0x314>)
 8001974:	5c9c      	ldrb	r4, [r3, r2]
 8001976:	6a38      	ldr	r0, [r7, #32]
 8001978:	f003 f809 	bl	800498e <prvTraceGetObjectNumber>
 800197c:	4603      	mov	r3, r0
 800197e:	461d      	mov	r5, r3
 8001980:	6a38      	ldr	r0, [r7, #32]
 8001982:	f003 f811 	bl	80049a8 <prvTraceGetObjectType>
 8001986:	4603      	mov	r3, r0
 8001988:	461a      	mov	r2, r3
 800198a:	4b84      	ldr	r3, [pc, #528]	; (8001b9c <xQueueGenericSend+0x314>)
 800198c:	5c9b      	ldrb	r3, [r3, r2]
 800198e:	2b02      	cmp	r3, #2
 8001990:	d005      	beq.n	800199e <xQueueGenericSend+0x116>
 8001992:	6a3b      	ldr	r3, [r7, #32]
 8001994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001996:	b2db      	uxtb	r3, r3
 8001998:	3301      	adds	r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	e000      	b.n	80019a0 <xQueueGenericSend+0x118>
 800199e:	2300      	movs	r3, #0
 80019a0:	461a      	mov	r2, r3
 80019a2:	4629      	mov	r1, r5
 80019a4:	4620      	mov	r0, r4
 80019a6:	f003 fe07 	bl	80055b8 <prvTraceSetObjectState>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	68b9      	ldr	r1, [r7, #8]
 80019ae:	6a38      	ldr	r0, [r7, #32]
 80019b0:	f000 fca5 	bl	80022fe <prvCopyDataToQueue>
 80019b4:	61f8      	str	r0, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 80019b6:	6a3b      	ldr	r3, [r7, #32]
 80019b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00f      	beq.n	80019de <xQueueGenericSend+0x156>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 80019be:	6839      	ldr	r1, [r7, #0]
 80019c0:	6a38      	ldr	r0, [r7, #32]
 80019c2:	f000 fe27 	bl	8002614 <prvNotifyQueueSetContainer>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d028      	beq.n	8001a1e <xQueueGenericSend+0x196>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 80019cc:	4b74      	ldr	r3, [pc, #464]	; (8001ba0 <xQueueGenericSend+0x318>)
 80019ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	f3bf 8f4f 	dsb	sy
 80019d8:	f3bf 8f6f 	isb	sy
 80019dc:	e01f      	b.n	8001a1e <xQueueGenericSend+0x196>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d010      	beq.n	8001a08 <xQueueGenericSend+0x180>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80019e6:	6a3b      	ldr	r3, [r7, #32]
 80019e8:	3324      	adds	r3, #36	; 0x24
 80019ea:	4618      	mov	r0, r3
 80019ec:	f001 fcbc 	bl	8003368 <xTaskRemoveFromEventList>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d013      	beq.n	8001a1e <xQueueGenericSend+0x196>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 80019f6:	4b6a      	ldr	r3, [pc, #424]	; (8001ba0 <xQueueGenericSend+0x318>)
 80019f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	f3bf 8f4f 	dsb	sy
 8001a02:	f3bf 8f6f 	isb	sy
 8001a06:	e00a      	b.n	8001a1e <xQueueGenericSend+0x196>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <xQueueGenericSend+0x196>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8001a0e:	4b64      	ldr	r3, [pc, #400]	; (8001ba0 <xQueueGenericSend+0x318>)
 8001a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	f3bf 8f4f 	dsb	sy
 8001a1a:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001a1e:	f7ff fb6f 	bl	8001100 <vPortExitCritical>
				return pdPASS;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e0b1      	b.n	8001b8a <xQueueGenericSend+0x302>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d11d      	bne.n	8001a68 <xQueueGenericSend+0x1e0>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001a2c:	f7ff fb68 	bl	8001100 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8001a30:	6a38      	ldr	r0, [r7, #32]
 8001a32:	f002 ffb9 	bl	80049a8 <prvTraceGetObjectType>
 8001a36:	4603      	mov	r3, r0
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b58      	ldr	r3, [pc, #352]	; (8001b9c <xQueueGenericSend+0x314>)
 8001a3c:	5c9b      	ldrb	r3, [r3, r2]
 8001a3e:	3348      	adds	r3, #72	; 0x48
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	461d      	mov	r5, r3
 8001a44:	6a38      	ldr	r0, [r7, #32]
 8001a46:	f002 ffaf 	bl	80049a8 <prvTraceGetObjectType>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b53      	ldr	r3, [pc, #332]	; (8001b9c <xQueueGenericSend+0x314>)
 8001a50:	5c9c      	ldrb	r4, [r3, r2]
 8001a52:	6a38      	ldr	r0, [r7, #32]
 8001a54:	f002 ff9b 	bl	800498e <prvTraceGetObjectNumber>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4621      	mov	r1, r4
 8001a5e:	4628      	mov	r0, r5
 8001a60:	f003 f9cc 	bl	8004dfc <prvTraceStoreKernelCall>
					return errQUEUE_FULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	e090      	b.n	8001b8a <xQueueGenericSend+0x302>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d106      	bne.n	8001a7c <xQueueGenericSend+0x1f4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001a6e:	f107 0314 	add.w	r3, r7, #20
 8001a72:	4618      	mov	r0, r3
 8001a74:	f001 fce0 	bl	8003438 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001a7c:	f7ff fb40 	bl	8001100 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001a80:	f001 f9ec 	bl	8002e5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001a84:	f7ff fb10 	bl	80010a8 <vPortEnterCritical>
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a94:	d103      	bne.n	8001a9e <xQueueGenericSend+0x216>
 8001a96:	6a3b      	ldr	r3, [r7, #32]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a9e:	6a3b      	ldr	r3, [r7, #32]
 8001aa0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001aaa:	d103      	bne.n	8001ab4 <xQueueGenericSend+0x22c>
 8001aac:	6a3b      	ldr	r3, [r7, #32]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ab4:	f7ff fb24 	bl	8001100 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ab8:	1d3a      	adds	r2, r7, #4
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4611      	mov	r1, r2
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f001 fcdb 	bl	800347c <xTaskCheckForTimeOut>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d13e      	bne.n	8001b4a <xQueueGenericSend+0x2c2>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001acc:	6a38      	ldr	r0, [r7, #32]
 8001ace:	f000 fd1c 	bl	800250a <prvIsQueueFull>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d032      	beq.n	8001b3e <xQueueGenericSend+0x2b6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 8001ad8:	6a38      	ldr	r0, [r7, #32]
 8001ada:	f002 ff65 	bl	80049a8 <prvTraceGetObjectType>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b2e      	ldr	r3, [pc, #184]	; (8001b9c <xQueueGenericSend+0x314>)
 8001ae4:	5c9b      	ldrb	r3, [r3, r2]
 8001ae6:	3370      	adds	r3, #112	; 0x70
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	461d      	mov	r5, r3
 8001aec:	6a38      	ldr	r0, [r7, #32]
 8001aee:	f002 ff5b 	bl	80049a8 <prvTraceGetObjectType>
 8001af2:	4603      	mov	r3, r0
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b29      	ldr	r3, [pc, #164]	; (8001b9c <xQueueGenericSend+0x314>)
 8001af8:	5c9c      	ldrb	r4, [r3, r2]
 8001afa:	6a38      	ldr	r0, [r7, #32]
 8001afc:	f002 ff47 	bl	800498e <prvTraceGetObjectNumber>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	4621      	mov	r1, r4
 8001b06:	4628      	mov	r0, r5
 8001b08:	f003 f978 	bl	8004dfc <prvTraceStoreKernelCall>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001b0c:	6a3b      	ldr	r3, [r7, #32]
 8001b0e:	3310      	adds	r3, #16
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	4611      	mov	r1, r2
 8001b14:	4618      	mov	r0, r3
 8001b16:	f001 fbbb 	bl	8003290 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001b1a:	6a38      	ldr	r0, [r7, #32]
 8001b1c:	f000 fc7f 	bl	800241e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001b20:	f001 f9aa 	bl	8002e78 <xTaskResumeAll>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f47f aef9 	bne.w	800191e <xQueueGenericSend+0x96>
				{
					portYIELD_WITHIN_API();
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <xQueueGenericSend+0x318>)
 8001b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	f3bf 8f4f 	dsb	sy
 8001b38:	f3bf 8f6f 	isb	sy
 8001b3c:	e6ef      	b.n	800191e <xQueueGenericSend+0x96>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001b3e:	6a38      	ldr	r0, [r7, #32]
 8001b40:	f000 fc6d 	bl	800241e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001b44:	f001 f998 	bl	8002e78 <xTaskResumeAll>
 8001b48:	e6e9      	b.n	800191e <xQueueGenericSend+0x96>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001b4a:	6a38      	ldr	r0, [r7, #32]
 8001b4c:	f000 fc67 	bl	800241e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b50:	f001 f992 	bl	8002e78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8001b54:	6a38      	ldr	r0, [r7, #32]
 8001b56:	f002 ff27 	bl	80049a8 <prvTraceGetObjectType>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <xQueueGenericSend+0x314>)
 8001b60:	5c9b      	ldrb	r3, [r3, r2]
 8001b62:	3348      	adds	r3, #72	; 0x48
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	461d      	mov	r5, r3
 8001b68:	6a38      	ldr	r0, [r7, #32]
 8001b6a:	f002 ff1d 	bl	80049a8 <prvTraceGetObjectType>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <xQueueGenericSend+0x314>)
 8001b74:	5c9c      	ldrb	r4, [r3, r2]
 8001b76:	6a38      	ldr	r0, [r7, #32]
 8001b78:	f002 ff09 	bl	800498e <prvTraceGetObjectNumber>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4621      	mov	r1, r4
 8001b82:	4628      	mov	r0, r5
 8001b84:	f003 f93a 	bl	8004dfc <prvTraceStoreKernelCall>
			return errQUEUE_FULL;
 8001b88:	2300      	movs	r3, #0
		}
	}
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3728      	adds	r7, #40	; 0x28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bdb0      	pop	{r4, r5, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	080077f4 	.word	0x080077f4
 8001b98:	08007808 	.word	0x08007808
 8001b9c:	20000038 	.word	0x20000038
 8001ba0:	e000ed04 	.word	0xe000ed04

08001ba4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001ba4:	b5b0      	push	{r4, r5, r7, lr}
 8001ba6:	b08c      	sub	sp, #48	; 0x30
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
 8001bb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 8001bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d105      	bne.n	8001bc8 <xQueueGenericSendFromISR+0x24>
 8001bbc:	f240 329f 	movw	r2, #927	; 0x39f
 8001bc0:	496a      	ldr	r1, [pc, #424]	; (8001d6c <xQueueGenericSendFromISR+0x1c8>)
 8001bc2:	486b      	ldr	r0, [pc, #428]	; (8001d70 <xQueueGenericSendFromISR+0x1cc>)
 8001bc4:	f004 fe1c 	bl	8006800 <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d103      	bne.n	8001bd6 <xQueueGenericSendFromISR+0x32>
 8001bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <xQueueGenericSendFromISR+0x36>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <xQueueGenericSendFromISR+0x38>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d105      	bne.n	8001bec <xQueueGenericSendFromISR+0x48>
 8001be0:	f44f 7268 	mov.w	r2, #928	; 0x3a0
 8001be4:	4961      	ldr	r1, [pc, #388]	; (8001d6c <xQueueGenericSendFromISR+0x1c8>)
 8001be6:	4862      	ldr	r0, [pc, #392]	; (8001d70 <xQueueGenericSendFromISR+0x1cc>)
 8001be8:	f004 fe0a 	bl	8006800 <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d103      	bne.n	8001bfa <xQueueGenericSendFromISR+0x56>
 8001bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d101      	bne.n	8001bfe <xQueueGenericSendFromISR+0x5a>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <xQueueGenericSendFromISR+0x5c>
 8001bfe:	2300      	movs	r3, #0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d105      	bne.n	8001c10 <xQueueGenericSendFromISR+0x6c>
 8001c04:	f240 32a1 	movw	r2, #929	; 0x3a1
 8001c08:	4958      	ldr	r1, [pc, #352]	; (8001d6c <xQueueGenericSendFromISR+0x1c8>)
 8001c0a:	4859      	ldr	r0, [pc, #356]	; (8001d70 <xQueueGenericSendFromISR+0x1cc>)
 8001c0c:	f004 fdf8 	bl	8006800 <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001c10:	f7ff fb18 	bl	8001244 <vPortValidateInterruptPriority>
	__asm volatile
 8001c14:	f3ef 8211 	mrs	r2, BASEPRI
 8001c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c1c:	f383 8811 	msr	BASEPRI, r3
 8001c20:	f3bf 8f6f 	isb	sy
 8001c24:	f3bf 8f4f 	dsb	sy
 8001c28:	61fa      	str	r2, [r7, #28]
 8001c2a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8001c2c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d302      	bcc.n	8001c42 <xQueueGenericSendFromISR+0x9e>
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d16d      	bne.n	8001d1e <xQueueGenericSendFromISR+0x17a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001c4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c4e:	f002 feab 	bl	80049a8 <prvTraceGetObjectType>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b47      	ldr	r3, [pc, #284]	; (8001d74 <xQueueGenericSendFromISR+0x1d0>)
 8001c58:	5c9b      	ldrb	r3, [r3, r2]
 8001c5a:	3330      	adds	r3, #48	; 0x30
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	461d      	mov	r5, r3
 8001c60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c62:	f002 fea1 	bl	80049a8 <prvTraceGetObjectType>
 8001c66:	4603      	mov	r3, r0
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4b42      	ldr	r3, [pc, #264]	; (8001d74 <xQueueGenericSendFromISR+0x1d0>)
 8001c6c:	5c9c      	ldrb	r4, [r3, r2]
 8001c6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c70:	f002 fe8d 	bl	800498e <prvTraceGetObjectNumber>
 8001c74:	4603      	mov	r3, r0
 8001c76:	461a      	mov	r2, r3
 8001c78:	4621      	mov	r1, r4
 8001c7a:	4628      	mov	r0, r5
 8001c7c:	f003 f8be 	bl	8004dfc <prvTraceStoreKernelCall>
 8001c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c82:	f002 fe91 	bl	80049a8 <prvTraceGetObjectType>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b3a      	ldr	r3, [pc, #232]	; (8001d74 <xQueueGenericSendFromISR+0x1d0>)
 8001c8c:	5c9c      	ldrb	r4, [r3, r2]
 8001c8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c90:	f002 fe7d 	bl	800498e <prvTraceGetObjectNumber>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4619      	mov	r1, r3
 8001c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	f003 fc87 	bl	80055b8 <prvTraceSetObjectState>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cb0:	f000 fb25 	bl	80022fe <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001cb4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001cbc:	d124      	bne.n	8001d08 <xQueueGenericSendFromISR+0x164>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00d      	beq.n	8001ce2 <xQueueGenericSendFromISR+0x13e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8001cc6:	6839      	ldr	r1, [r7, #0]
 8001cc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cca:	f000 fca3 	bl	8002614 <prvNotifyQueueSetContainer>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d021      	beq.n	8001d18 <xQueueGenericSendFromISR+0x174>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d01e      	beq.n	8001d18 <xQueueGenericSendFromISR+0x174>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	e01a      	b.n	8001d18 <xQueueGenericSendFromISR+0x174>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d016      	beq.n	8001d18 <xQueueGenericSendFromISR+0x174>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cec:	3324      	adds	r3, #36	; 0x24
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f001 fb3a 	bl	8003368 <xTaskRemoveFromEventList>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d00e      	beq.n	8001d18 <xQueueGenericSendFromISR+0x174>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d00b      	beq.n	8001d18 <xQueueGenericSendFromISR+0x174>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	e007      	b.n	8001d18 <xQueueGenericSendFromISR+0x174>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001d08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	b25a      	sxtb	r2, r3
 8001d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
 8001d1c:	e01b      	b.n	8001d56 <xQueueGenericSendFromISR+0x1b2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8001d1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d20:	f002 fe42 	bl	80049a8 <prvTraceGetObjectType>
 8001d24:	4603      	mov	r3, r0
 8001d26:	461a      	mov	r2, r3
 8001d28:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <xQueueGenericSendFromISR+0x1d0>)
 8001d2a:	5c9b      	ldrb	r3, [r3, r2]
 8001d2c:	3358      	adds	r3, #88	; 0x58
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	461d      	mov	r5, r3
 8001d32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d34:	f002 fe38 	bl	80049a8 <prvTraceGetObjectType>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <xQueueGenericSendFromISR+0x1d0>)
 8001d3e:	5c9c      	ldrb	r4, [r3, r2]
 8001d40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d42:	f002 fe24 	bl	800498e <prvTraceGetObjectNumber>
 8001d46:	4603      	mov	r3, r0
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4621      	mov	r1, r4
 8001d4c:	4628      	mov	r0, r5
 8001d4e:	f003 f855 	bl	8004dfc <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	617b      	str	r3, [r7, #20]
	__asm volatile
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3730      	adds	r7, #48	; 0x30
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	080077f4 	.word	0x080077f4
 8001d70:	08007808 	.word	0x08007808
 8001d74:	20000038 	.word	0x20000038

08001d78 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001d78:	b5b0      	push	{r4, r5, r7, lr}
 8001d7a:	b08a      	sub	sp, #40	; 0x28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	623b      	str	r3, [r7, #32]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8001d86:	6a3b      	ldr	r3, [r7, #32]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d105      	bne.n	8001d98 <xQueueGiveFromISR+0x20>
 8001d8c:	f240 423c 	movw	r2, #1084	; 0x43c
 8001d90:	4964      	ldr	r1, [pc, #400]	; (8001f24 <xQueueGiveFromISR+0x1ac>)
 8001d92:	4865      	ldr	r0, [pc, #404]	; (8001f28 <xQueueGiveFromISR+0x1b0>)
 8001d94:	f004 fd34 	bl	8006800 <iprintf>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d005      	beq.n	8001dac <xQueueGiveFromISR+0x34>
 8001da0:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8001da4:	495f      	ldr	r1, [pc, #380]	; (8001f24 <xQueueGiveFromISR+0x1ac>)
 8001da6:	4860      	ldr	r0, [pc, #384]	; (8001f28 <xQueueGiveFromISR+0x1b0>)
 8001da8:	f004 fd2a 	bl	8006800 <iprintf>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001dac:	6a3b      	ldr	r3, [r7, #32]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d103      	bne.n	8001dbc <xQueueGiveFromISR+0x44>
 8001db4:	6a3b      	ldr	r3, [r7, #32]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <xQueueGiveFromISR+0x48>
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e000      	b.n	8001dc2 <xQueueGiveFromISR+0x4a>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d105      	bne.n	8001dd2 <xQueueGiveFromISR+0x5a>
 8001dc6:	f240 4245 	movw	r2, #1093	; 0x445
 8001dca:	4956      	ldr	r1, [pc, #344]	; (8001f24 <xQueueGiveFromISR+0x1ac>)
 8001dcc:	4856      	ldr	r0, [pc, #344]	; (8001f28 <xQueueGiveFromISR+0x1b0>)
 8001dce:	f004 fd17 	bl	8006800 <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001dd2:	f7ff fa37 	bl	8001244 <vPortValidateInterruptPriority>
	__asm volatile
 8001dd6:	f3ef 8211 	mrs	r2, BASEPRI
 8001dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dde:	f383 8811 	msr	BASEPRI, r3
 8001de2:	f3bf 8f6f 	isb	sy
 8001de6:	f3bf 8f4f 	dsb	sy
 8001dea:	613a      	str	r2, [r7, #16]
 8001dec:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 8001dee:	693b      	ldr	r3, [r7, #16]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001df0:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001df2:	6a3b      	ldr	r3, [r7, #32]
 8001df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df6:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001df8:	6a3b      	ldr	r3, [r7, #32]
 8001dfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d96a      	bls.n	8001ed8 <xQueueGiveFromISR+0x160>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001e02:	6a3b      	ldr	r3, [r7, #32]
 8001e04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e08:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001e0a:	6a38      	ldr	r0, [r7, #32]
 8001e0c:	f002 fdcc 	bl	80049a8 <prvTraceGetObjectType>
 8001e10:	4603      	mov	r3, r0
 8001e12:	461a      	mov	r2, r3
 8001e14:	4b45      	ldr	r3, [pc, #276]	; (8001f2c <xQueueGiveFromISR+0x1b4>)
 8001e16:	5c9b      	ldrb	r3, [r3, r2]
 8001e18:	3330      	adds	r3, #48	; 0x30
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	461d      	mov	r5, r3
 8001e1e:	6a38      	ldr	r0, [r7, #32]
 8001e20:	f002 fdc2 	bl	80049a8 <prvTraceGetObjectType>
 8001e24:	4603      	mov	r3, r0
 8001e26:	461a      	mov	r2, r3
 8001e28:	4b40      	ldr	r3, [pc, #256]	; (8001f2c <xQueueGiveFromISR+0x1b4>)
 8001e2a:	5c9c      	ldrb	r4, [r3, r2]
 8001e2c:	6a38      	ldr	r0, [r7, #32]
 8001e2e:	f002 fdae 	bl	800498e <prvTraceGetObjectNumber>
 8001e32:	4603      	mov	r3, r0
 8001e34:	461a      	mov	r2, r3
 8001e36:	4621      	mov	r1, r4
 8001e38:	4628      	mov	r0, r5
 8001e3a:	f002 ffdf 	bl	8004dfc <prvTraceStoreKernelCall>
 8001e3e:	6a38      	ldr	r0, [r7, #32]
 8001e40:	f002 fdb2 	bl	80049a8 <prvTraceGetObjectType>
 8001e44:	4603      	mov	r3, r0
 8001e46:	461a      	mov	r2, r3
 8001e48:	4b38      	ldr	r3, [pc, #224]	; (8001f2c <xQueueGiveFromISR+0x1b4>)
 8001e4a:	5c9c      	ldrb	r4, [r3, r2]
 8001e4c:	6a38      	ldr	r0, [r7, #32]
 8001e4e:	f002 fd9e 	bl	800498e <prvTraceGetObjectNumber>
 8001e52:	4603      	mov	r3, r0
 8001e54:	4619      	mov	r1, r3
 8001e56:	6a3b      	ldr	r3, [r7, #32]
 8001e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	461a      	mov	r2, r3
 8001e62:	4620      	mov	r0, r4
 8001e64:	f003 fba8 	bl	80055b8 <prvTraceSetObjectState>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	1c5a      	adds	r2, r3, #1
 8001e6c:	6a3b      	ldr	r3, [r7, #32]
 8001e6e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001e70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e78:	d124      	bne.n	8001ec4 <xQueueGiveFromISR+0x14c>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001e7a:	6a3b      	ldr	r3, [r7, #32]
 8001e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00d      	beq.n	8001e9e <xQueueGiveFromISR+0x126>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8001e82:	2100      	movs	r1, #0
 8001e84:	6a38      	ldr	r0, [r7, #32]
 8001e86:	f000 fbc5 	bl	8002614 <prvNotifyQueueSetContainer>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d020      	beq.n	8001ed2 <xQueueGiveFromISR+0x15a>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d01d      	beq.n	8001ed2 <xQueueGiveFromISR+0x15a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	e019      	b.n	8001ed2 <xQueueGiveFromISR+0x15a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d015      	beq.n	8001ed2 <xQueueGiveFromISR+0x15a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	3324      	adds	r3, #36	; 0x24
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f001 fa5c 	bl	8003368 <xTaskRemoveFromEventList>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00d      	beq.n	8001ed2 <xQueueGiveFromISR+0x15a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00a      	beq.n	8001ed2 <xQueueGiveFromISR+0x15a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	e006      	b.n	8001ed2 <xQueueGiveFromISR+0x15a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001ec4:	7dfb      	ldrb	r3, [r7, #23]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	b25a      	sxtb	r2, r3
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed6:	e01b      	b.n	8001f10 <xQueueGiveFromISR+0x198>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8001ed8:	6a38      	ldr	r0, [r7, #32]
 8001eda:	f002 fd65 	bl	80049a8 <prvTraceGetObjectType>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <xQueueGiveFromISR+0x1b4>)
 8001ee4:	5c9b      	ldrb	r3, [r3, r2]
 8001ee6:	3358      	adds	r3, #88	; 0x58
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	461d      	mov	r5, r3
 8001eec:	6a38      	ldr	r0, [r7, #32]
 8001eee:	f002 fd5b 	bl	80049a8 <prvTraceGetObjectType>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <xQueueGiveFromISR+0x1b4>)
 8001ef8:	5c9c      	ldrb	r4, [r3, r2]
 8001efa:	6a38      	ldr	r0, [r7, #32]
 8001efc:	f002 fd47 	bl	800498e <prvTraceGetObjectNumber>
 8001f00:	4603      	mov	r3, r0
 8001f02:	461a      	mov	r2, r3
 8001f04:	4621      	mov	r1, r4
 8001f06:	4628      	mov	r0, r5
 8001f08:	f002 ff78 	bl	8004dfc <prvTraceStoreKernelCall>
			xReturn = errQUEUE_FULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3728      	adds	r7, #40	; 0x28
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bdb0      	pop	{r4, r5, r7, pc}
 8001f24:	080077f4 	.word	0x080077f4
 8001f28:	08007808 	.word	0x08007808
 8001f2c:	20000038 	.word	0x20000038

08001f30 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8001f30:	b5b0      	push	{r4, r5, r7, lr}
 8001f32:	b08a      	sub	sp, #40	; 0x28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
 8001f3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d105      	bne.n	8001f58 <xQueueGenericReceive+0x28>
 8001f4c:	f240 42dc 	movw	r2, #1244	; 0x4dc
 8001f50:	497a      	ldr	r1, [pc, #488]	; (800213c <xQueueGenericReceive+0x20c>)
 8001f52:	487b      	ldr	r0, [pc, #492]	; (8002140 <xQueueGenericReceive+0x210>)
 8001f54:	f004 fc54 	bl	8006800 <iprintf>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d103      	bne.n	8001f66 <xQueueGenericReceive+0x36>
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <xQueueGenericReceive+0x3a>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <xQueueGenericReceive+0x3c>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d105      	bne.n	8001f7c <xQueueGenericReceive+0x4c>
 8001f70:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8001f74:	4971      	ldr	r1, [pc, #452]	; (800213c <xQueueGenericReceive+0x20c>)
 8001f76:	4872      	ldr	r0, [pc, #456]	; (8002140 <xQueueGenericReceive+0x210>)
 8001f78:	f004 fc42 	bl	8006800 <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f7c:	f001 fbd6 	bl	800372c <xTaskGetSchedulerState>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d102      	bne.n	8001f8c <xQueueGenericReceive+0x5c>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <xQueueGenericReceive+0x60>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <xQueueGenericReceive+0x62>
 8001f90:	2300      	movs	r3, #0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <xQueueGenericReceive+0x72>
 8001f96:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8001f9a:	4968      	ldr	r1, [pc, #416]	; (800213c <xQueueGenericReceive+0x20c>)
 8001f9c:	4868      	ldr	r0, [pc, #416]	; (8002140 <xQueueGenericReceive+0x210>)
 8001f9e:	f004 fc2f 	bl	8006800 <iprintf>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001fa2:	f7ff f881 	bl	80010a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001fa6:	6a3b      	ldr	r3, [r7, #32]
 8001fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001faa:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f000 80a2 	beq.w	80020f8 <xQueueGenericReceive+0x1c8>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001fba:	68b9      	ldr	r1, [r7, #8]
 8001fbc:	6a38      	ldr	r0, [r7, #32]
 8001fbe:	f000 fa08 	bl	80023d2 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d162      	bne.n	800208e <xQueueGenericReceive+0x15e>
				{
					traceQUEUE_RECEIVE( pxQueue );
 8001fc8:	6a38      	ldr	r0, [r7, #32]
 8001fca:	f002 fced 	bl	80049a8 <prvTraceGetObjectType>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	4b5c      	ldr	r3, [pc, #368]	; (8002144 <xQueueGenericReceive+0x214>)
 8001fd4:	5c9b      	ldrb	r3, [r3, r2]
 8001fd6:	3328      	adds	r3, #40	; 0x28
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	461d      	mov	r5, r3
 8001fdc:	6a38      	ldr	r0, [r7, #32]
 8001fde:	f002 fce3 	bl	80049a8 <prvTraceGetObjectType>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b57      	ldr	r3, [pc, #348]	; (8002144 <xQueueGenericReceive+0x214>)
 8001fe8:	5c9c      	ldrb	r4, [r3, r2]
 8001fea:	6a38      	ldr	r0, [r7, #32]
 8001fec:	f002 fccf 	bl	800498e <prvTraceGetObjectNumber>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	4628      	mov	r0, r5
 8001ff8:	f002 ff00 	bl	8004dfc <prvTraceStoreKernelCall>
 8001ffc:	6a38      	ldr	r0, [r7, #32]
 8001ffe:	f002 fcd3 	bl	80049a8 <prvTraceGetObjectType>
 8002002:	4603      	mov	r3, r0
 8002004:	461a      	mov	r2, r3
 8002006:	4b4f      	ldr	r3, [pc, #316]	; (8002144 <xQueueGenericReceive+0x214>)
 8002008:	5c9c      	ldrb	r4, [r3, r2]
 800200a:	6a38      	ldr	r0, [r7, #32]
 800200c:	f002 fcbf 	bl	800498e <prvTraceGetObjectNumber>
 8002010:	4603      	mov	r3, r0
 8002012:	461d      	mov	r5, r3
 8002014:	6a38      	ldr	r0, [r7, #32]
 8002016:	f002 fcc7 	bl	80049a8 <prvTraceGetObjectType>
 800201a:	4603      	mov	r3, r0
 800201c:	461a      	mov	r2, r3
 800201e:	4b49      	ldr	r3, [pc, #292]	; (8002144 <xQueueGenericReceive+0x214>)
 8002020:	5c9b      	ldrb	r3, [r3, r2]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d107      	bne.n	8002036 <xQueueGenericReceive+0x106>
 8002026:	f002 fcab 	bl	8004980 <prvTraceGetCurrentTaskHandle>
 800202a:	4603      	mov	r3, r0
 800202c:	4618      	mov	r0, r3
 800202e:	f002 fcc7 	bl	80049c0 <prvTraceGetTaskNumber>
 8002032:	4603      	mov	r3, r0
 8002034:	e004      	b.n	8002040 <xQueueGenericReceive+0x110>
 8002036:	6a3b      	ldr	r3, [r7, #32]
 8002038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800203a:	b2db      	uxtb	r3, r3
 800203c:	3b01      	subs	r3, #1
 800203e:	b2db      	uxtb	r3, r3
 8002040:	461a      	mov	r2, r3
 8002042:	4629      	mov	r1, r5
 8002044:	4620      	mov	r0, r4
 8002046:	f003 fab7 	bl	80055b8 <prvTraceSetObjectState>

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	1e5a      	subs	r2, r3, #1
 800204e:	6a3b      	ldr	r3, [r7, #32]
 8002050:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d104      	bne.n	8002064 <xQueueGenericReceive+0x134>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800205a:	f001 fccb 	bl	80039f4 <pvTaskIncrementMutexHeldCount>
 800205e:	4602      	mov	r2, r0
 8002060:	6a3b      	ldr	r3, [r7, #32]
 8002062:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002064:	6a3b      	ldr	r3, [r7, #32]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d041      	beq.n	80020f0 <xQueueGenericReceive+0x1c0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800206c:	6a3b      	ldr	r3, [r7, #32]
 800206e:	3310      	adds	r3, #16
 8002070:	4618      	mov	r0, r3
 8002072:	f001 f979 	bl	8003368 <xTaskRemoveFromEventList>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d039      	beq.n	80020f0 <xQueueGenericReceive+0x1c0>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800207c:	4b32      	ldr	r3, [pc, #200]	; (8002148 <xQueueGenericReceive+0x218>)
 800207e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	f3bf 8f4f 	dsb	sy
 8002088:	f3bf 8f6f 	isb	sy
 800208c:	e030      	b.n	80020f0 <xQueueGenericReceive+0x1c0>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
 800208e:	6a38      	ldr	r0, [r7, #32]
 8002090:	f002 fc8a 	bl	80049a8 <prvTraceGetObjectType>
 8002094:	4603      	mov	r3, r0
 8002096:	461a      	mov	r2, r3
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <xQueueGenericReceive+0x214>)
 800209a:	5c9b      	ldrb	r3, [r3, r2]
 800209c:	3378      	adds	r3, #120	; 0x78
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	461d      	mov	r5, r3
 80020a2:	6a38      	ldr	r0, [r7, #32]
 80020a4:	f002 fc80 	bl	80049a8 <prvTraceGetObjectType>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	4b25      	ldr	r3, [pc, #148]	; (8002144 <xQueueGenericReceive+0x214>)
 80020ae:	5c9c      	ldrb	r4, [r3, r2]
 80020b0:	6a38      	ldr	r0, [r7, #32]
 80020b2:	f002 fc6c 	bl	800498e <prvTraceGetObjectNumber>
 80020b6:	4603      	mov	r3, r0
 80020b8:	461a      	mov	r2, r3
 80020ba:	4621      	mov	r1, r4
 80020bc:	4628      	mov	r0, r5
 80020be:	f002 fe9d 	bl	8004dfc <prvTraceStoreKernelCall>

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80020c8:	6a3b      	ldr	r3, [r7, #32]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00f      	beq.n	80020f0 <xQueueGenericReceive+0x1c0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	3324      	adds	r3, #36	; 0x24
 80020d4:	4618      	mov	r0, r3
 80020d6:	f001 f947 	bl	8003368 <xTaskRemoveFromEventList>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d007      	beq.n	80020f0 <xQueueGenericReceive+0x1c0>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80020e0:	4b19      	ldr	r3, [pc, #100]	; (8002148 <xQueueGenericReceive+0x218>)
 80020e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	f3bf 8f4f 	dsb	sy
 80020ec:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80020f0:	f7ff f806 	bl	8001100 <vPortExitCritical>
				return pdPASS;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0e1      	b.n	80022bc <xQueueGenericReceive+0x38c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d126      	bne.n	800214c <xQueueGenericReceive+0x21c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80020fe:	f7fe ffff 	bl	8001100 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002102:	6a38      	ldr	r0, [r7, #32]
 8002104:	f002 fc50 	bl	80049a8 <prvTraceGetObjectType>
 8002108:	4603      	mov	r3, r0
 800210a:	461a      	mov	r2, r3
 800210c:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <xQueueGenericReceive+0x214>)
 800210e:	5c9b      	ldrb	r3, [r3, r2]
 8002110:	3350      	adds	r3, #80	; 0x50
 8002112:	b2db      	uxtb	r3, r3
 8002114:	461d      	mov	r5, r3
 8002116:	6a38      	ldr	r0, [r7, #32]
 8002118:	f002 fc46 	bl	80049a8 <prvTraceGetObjectType>
 800211c:	4603      	mov	r3, r0
 800211e:	461a      	mov	r2, r3
 8002120:	4b08      	ldr	r3, [pc, #32]	; (8002144 <xQueueGenericReceive+0x214>)
 8002122:	5c9c      	ldrb	r4, [r3, r2]
 8002124:	6a38      	ldr	r0, [r7, #32]
 8002126:	f002 fc32 	bl	800498e <prvTraceGetObjectNumber>
 800212a:	4603      	mov	r3, r0
 800212c:	461a      	mov	r2, r3
 800212e:	4621      	mov	r1, r4
 8002130:	4628      	mov	r0, r5
 8002132:	f002 fe63 	bl	8004dfc <prvTraceStoreKernelCall>
					return errQUEUE_EMPTY;
 8002136:	2300      	movs	r3, #0
 8002138:	e0c0      	b.n	80022bc <xQueueGenericReceive+0x38c>
 800213a:	bf00      	nop
 800213c:	080077f4 	.word	0x080077f4
 8002140:	08007808 	.word	0x08007808
 8002144:	20000038 	.word	0x20000038
 8002148:	e000ed04 	.word	0xe000ed04
				}
				else if( xEntryTimeSet == pdFALSE )
 800214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214e:	2b00      	cmp	r3, #0
 8002150:	d106      	bne.n	8002160 <xQueueGenericReceive+0x230>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002152:	f107 0310 	add.w	r3, r7, #16
 8002156:	4618      	mov	r0, r3
 8002158:	f001 f96e 	bl	8003438 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800215c:	2301      	movs	r3, #1
 800215e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002160:	f7fe ffce 	bl	8001100 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002164:	f000 fe7a 	bl	8002e5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002168:	f7fe ff9e 	bl	80010a8 <vPortEnterCritical>
 800216c:	6a3b      	ldr	r3, [r7, #32]
 800216e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002172:	b25b      	sxtb	r3, r3
 8002174:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002178:	d103      	bne.n	8002182 <xQueueGenericReceive+0x252>
 800217a:	6a3b      	ldr	r3, [r7, #32]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002182:	6a3b      	ldr	r3, [r7, #32]
 8002184:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002188:	b25b      	sxtb	r3, r3
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800218e:	d103      	bne.n	8002198 <xQueueGenericReceive+0x268>
 8002190:	6a3b      	ldr	r3, [r7, #32]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002198:	f7fe ffb2 	bl	8001100 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800219c:	1d3a      	adds	r2, r7, #4
 800219e:	f107 0310 	add.w	r3, r7, #16
 80021a2:	4611      	mov	r1, r2
 80021a4:	4618      	mov	r0, r3
 80021a6:	f001 f969 	bl	800347c <xTaskCheckForTimeOut>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d15e      	bne.n	800226e <xQueueGenericReceive+0x33e>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021b0:	6a38      	ldr	r0, [r7, #32]
 80021b2:	f000 f994 	bl	80024de <prvIsQueueEmpty>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d052      	beq.n	8002262 <xQueueGenericReceive+0x332>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 80021bc:	6a38      	ldr	r0, [r7, #32]
 80021be:	f002 fbf3 	bl	80049a8 <prvTraceGetObjectType>
 80021c2:	4603      	mov	r3, r0
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b3f      	ldr	r3, [pc, #252]	; (80022c4 <xQueueGenericReceive+0x394>)
 80021c8:	5c9b      	ldrb	r3, [r3, r2]
 80021ca:	3368      	adds	r3, #104	; 0x68
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	461d      	mov	r5, r3
 80021d0:	6a38      	ldr	r0, [r7, #32]
 80021d2:	f002 fbe9 	bl	80049a8 <prvTraceGetObjectType>
 80021d6:	4603      	mov	r3, r0
 80021d8:	461a      	mov	r2, r3
 80021da:	4b3a      	ldr	r3, [pc, #232]	; (80022c4 <xQueueGenericReceive+0x394>)
 80021dc:	5c9c      	ldrb	r4, [r3, r2]
 80021de:	6a38      	ldr	r0, [r7, #32]
 80021e0:	f002 fbd5 	bl	800498e <prvTraceGetObjectNumber>
 80021e4:	4603      	mov	r3, r0
 80021e6:	461a      	mov	r2, r3
 80021e8:	4621      	mov	r1, r4
 80021ea:	4628      	mov	r0, r5
 80021ec:	f002 fe06 	bl	8004dfc <prvTraceStoreKernelCall>
 80021f0:	6a38      	ldr	r0, [r7, #32]
 80021f2:	f002 fbd9 	bl	80049a8 <prvTraceGetObjectType>
 80021f6:	4603      	mov	r3, r0
 80021f8:	461a      	mov	r2, r3
 80021fa:	4b32      	ldr	r3, [pc, #200]	; (80022c4 <xQueueGenericReceive+0x394>)
 80021fc:	5c9b      	ldrb	r3, [r3, r2]
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d009      	beq.n	8002216 <xQueueGenericReceive+0x2e6>
 8002202:	f002 fbbd 	bl	8004980 <prvTraceGetCurrentTaskHandle>
 8002206:	4603      	mov	r3, r0
 8002208:	4618      	mov	r0, r3
 800220a:	f002 fbd9 	bl	80049c0 <prvTraceGetTaskNumber>
 800220e:	4603      	mov	r3, r0
 8002210:	4618      	mov	r0, r3
 8002212:	f003 fa49 	bl	80056a8 <prvTraceSetTaskInstanceFinished>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002216:	6a3b      	ldr	r3, [r7, #32]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d108      	bne.n	8002230 <xQueueGenericReceive+0x300>
					{
						taskENTER_CRITICAL();
 800221e:	f7fe ff43 	bl	80010a8 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4618      	mov	r0, r3
 8002228:	f001 fa9e 	bl	8003768 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800222c:	f7fe ff68 	bl	8001100 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	3324      	adds	r3, #36	; 0x24
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f001 f829 	bl	8003290 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800223e:	6a38      	ldr	r0, [r7, #32]
 8002240:	f000 f8ed 	bl	800241e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002244:	f000 fe18 	bl	8002e78 <xTaskResumeAll>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	f47f aea9 	bne.w	8001fa2 <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
 8002250:	4b1d      	ldr	r3, [pc, #116]	; (80022c8 <xQueueGenericReceive+0x398>)
 8002252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	f3bf 8f4f 	dsb	sy
 800225c:	f3bf 8f6f 	isb	sy
 8002260:	e69f      	b.n	8001fa2 <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002262:	6a38      	ldr	r0, [r7, #32]
 8002264:	f000 f8db 	bl	800241e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002268:	f000 fe06 	bl	8002e78 <xTaskResumeAll>
 800226c:	e699      	b.n	8001fa2 <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800226e:	6a38      	ldr	r0, [r7, #32]
 8002270:	f000 f8d5 	bl	800241e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002274:	f000 fe00 	bl	8002e78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002278:	6a38      	ldr	r0, [r7, #32]
 800227a:	f000 f930 	bl	80024de <prvIsQueueEmpty>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	f43f ae8e 	beq.w	8001fa2 <xQueueGenericReceive+0x72>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002286:	6a38      	ldr	r0, [r7, #32]
 8002288:	f002 fb8e 	bl	80049a8 <prvTraceGetObjectType>
 800228c:	4603      	mov	r3, r0
 800228e:	461a      	mov	r2, r3
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <xQueueGenericReceive+0x394>)
 8002292:	5c9b      	ldrb	r3, [r3, r2]
 8002294:	3350      	adds	r3, #80	; 0x50
 8002296:	b2db      	uxtb	r3, r3
 8002298:	461d      	mov	r5, r3
 800229a:	6a38      	ldr	r0, [r7, #32]
 800229c:	f002 fb84 	bl	80049a8 <prvTraceGetObjectType>
 80022a0:	4603      	mov	r3, r0
 80022a2:	461a      	mov	r2, r3
 80022a4:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <xQueueGenericReceive+0x394>)
 80022a6:	5c9c      	ldrb	r4, [r3, r2]
 80022a8:	6a38      	ldr	r0, [r7, #32]
 80022aa:	f002 fb70 	bl	800498e <prvTraceGetObjectNumber>
 80022ae:	4603      	mov	r3, r0
 80022b0:	461a      	mov	r2, r3
 80022b2:	4621      	mov	r1, r4
 80022b4:	4628      	mov	r0, r5
 80022b6:	f002 fda1 	bl	8004dfc <prvTraceStoreKernelCall>
				return errQUEUE_EMPTY;
 80022ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3728      	adds	r7, #40	; 0x28
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bdb0      	pop	{r4, r5, r7, pc}
 80022c4:	20000038 	.word	0x20000038
 80022c8:	e000ed04 	.word	0xe000ed04

080022cc <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
	}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b086      	sub	sp, #24
 8002302:	af00      	add	r7, sp, #0
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800230a:	2300      	movs	r3, #0
 800230c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002312:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10d      	bne.n	8002338 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d14d      	bne.n	80023c0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	4618      	mov	r0, r3
 800232a:	f001 fabd 	bl	80038a8 <xTaskPriorityDisinherit>
 800232e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	e043      	b.n	80023c0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d119      	bne.n	8002372 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6898      	ldr	r0, [r3, #8]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	461a      	mov	r2, r3
 8002348:	68b9      	ldr	r1, [r7, #8]
 800234a:	f004 fa45 	bl	80067d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	689a      	ldr	r2, [r3, #8]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	441a      	add	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	429a      	cmp	r2, r3
 8002366:	d32b      	bcc.n	80023c0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	e026      	b.n	80023c0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	68d8      	ldr	r0, [r3, #12]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	461a      	mov	r2, r3
 800237c:	68b9      	ldr	r1, [r7, #8]
 800237e:	f004 fa2b 	bl	80067d8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	425b      	negs	r3, r3
 800238c:	441a      	add	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	429a      	cmp	r2, r3
 800239c:	d207      	bcs.n	80023ae <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	425b      	negs	r3, r3
 80023a8:	441a      	add	r2, r3
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d105      	bne.n	80023c0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d002      	beq.n	80023c0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	3b01      	subs	r3, #1
 80023be:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80023c8:	697b      	ldr	r3, [r7, #20]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d018      	beq.n	8002416 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68da      	ldr	r2, [r3, #12]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	441a      	add	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d303      	bcc.n	8002406 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68d9      	ldr	r1, [r3, #12]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	461a      	mov	r2, r3
 8002410:	6838      	ldr	r0, [r7, #0]
 8002412:	f004 f9e1 	bl	80067d8 <memcpy>
	}
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002426:	f7fe fe3f 	bl	80010a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002430:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002432:	e01f      	b.n	8002474 <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002438:	2b00      	cmp	r3, #0
 800243a:	d009      	beq.n	8002450 <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 800243c:	2100      	movs	r1, #0
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f8e8 	bl	8002614 <prvNotifyQueueSetContainer>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d010      	beq.n	800246c <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800244a:	f001 f871 	bl	8003530 <vTaskMissedYield>
 800244e:	e00d      	b.n	800246c <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002454:	2b00      	cmp	r3, #0
 8002456:	d012      	beq.n	800247e <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3324      	adds	r3, #36	; 0x24
 800245c:	4618      	mov	r0, r3
 800245e:	f000 ff83 	bl	8003368 <xTaskRemoveFromEventList>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8002468:	f001 f862 	bl	8003530 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800246c:	7bfb      	ldrb	r3, [r7, #15]
 800246e:	3b01      	subs	r3, #1
 8002470:	b2db      	uxtb	r3, r3
 8002472:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002474:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002478:	2b00      	cmp	r3, #0
 800247a:	dcdb      	bgt.n	8002434 <prvUnlockQueue+0x16>
 800247c:	e000      	b.n	8002480 <prvUnlockQueue+0x62>
						break;
 800247e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	22ff      	movs	r2, #255	; 0xff
 8002484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002488:	f7fe fe3a 	bl	8001100 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800248c:	f7fe fe0c 	bl	80010a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002496:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002498:	e011      	b.n	80024be <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d012      	beq.n	80024c8 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3310      	adds	r3, #16
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 ff5e 	bl	8003368 <xTaskRemoveFromEventList>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 80024b2:	f001 f83d 	bl	8003530 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80024b6:	7bbb      	ldrb	r3, [r7, #14]
 80024b8:	3b01      	subs	r3, #1
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80024be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	dce9      	bgt.n	800249a <prvUnlockQueue+0x7c>
 80024c6:	e000      	b.n	80024ca <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 80024c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	22ff      	movs	r2, #255	; 0xff
 80024ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80024d2:	f7fe fe15 	bl	8001100 <vPortExitCritical>
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80024e6:	f7fe fddf 	bl	80010a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d102      	bne.n	80024f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80024f2:	2301      	movs	r3, #1
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	e001      	b.n	80024fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80024fc:	f7fe fe00 	bl	8001100 <vPortExitCritical>

	return xReturn;
 8002500:	68fb      	ldr	r3, [r7, #12]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002512:	f7fe fdc9 	bl	80010a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800251e:	429a      	cmp	r2, r3
 8002520:	d102      	bne.n	8002528 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002522:	2301      	movs	r3, #1
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	e001      	b.n	800252c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002528:	2300      	movs	r3, #0
 800252a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800252c:	f7fe fde8 	bl	8001100 <vPortExitCritical>

	return xReturn;
 8002530:	68fb      	ldr	r3, [r7, #12]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	e024      	b.n	8002596 <vQueueAddToRegistry+0x5a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800254c:	4a15      	ldr	r2, [pc, #84]	; (80025a4 <vQueueAddToRegistry+0x68>)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d11b      	bne.n	8002590 <vQueueAddToRegistry+0x54>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002558:	4912      	ldr	r1, [pc, #72]	; (80025a4 <vQueueAddToRegistry+0x68>)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002562:	4a10      	ldr	r2, [pc, #64]	; (80025a4 <vQueueAddToRegistry+0x68>)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	4413      	add	r3, r2
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f002 fa1a 	bl	80049a8 <prvTraceGetObjectType>
 8002574:	4603      	mov	r3, r0
 8002576:	461a      	mov	r2, r3
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <vQueueAddToRegistry+0x6c>)
 800257a:	5c9c      	ldrb	r4, [r3, r2]
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f002 fa06 	bl	800498e <prvTraceGetObjectNumber>
 8002582:	4603      	mov	r3, r0
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	4619      	mov	r1, r3
 8002588:	4620      	mov	r0, r4
 800258a:	f003 faef 	bl	8005b6c <prvTraceSetObjectName>
				break;
 800258e:	e005      	b.n	800259c <vQueueAddToRegistry+0x60>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	3301      	adds	r3, #1
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2b07      	cmp	r3, #7
 800259a:	d9d7      	bls.n	800254c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd90      	pop	{r4, r7, pc}
 80025a4:	20006580 	.word	0x20006580
 80025a8:	20000038 	.word	0x20000038

080025ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80025bc:	f7fe fd74 	bl	80010a8 <vPortEnterCritical>
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025c6:	b25b      	sxtb	r3, r3
 80025c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025cc:	d103      	bne.n	80025d6 <vQueueWaitForMessageRestricted+0x2a>
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025dc:	b25b      	sxtb	r3, r3
 80025de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025e2:	d103      	bne.n	80025ec <vQueueWaitForMessageRestricted+0x40>
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025ec:	f7fe fd88 	bl	8001100 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	3324      	adds	r3, #36	; 0x24
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	68b9      	ldr	r1, [r7, #8]
 8002600:	4618      	mov	r0, r3
 8002602:	f000 fe69 	bl	80032d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002606:	6978      	ldr	r0, [r7, #20]
 8002608:	f7ff ff09 	bl	800241e <prvUnlockQueue>
	}
 800260c:	bf00      	nop
 800260e:	3718      	adds	r7, #24
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 8002614:	b5b0      	push	{r4, r5, r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002622:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d105      	bne.n	800263a <prvNotifyQueueSetContainer+0x26>
 800262e:	f640 12ce 	movw	r2, #2510	; 0x9ce
 8002632:	493e      	ldr	r1, [pc, #248]	; (800272c <prvNotifyQueueSetContainer+0x118>)
 8002634:	483e      	ldr	r0, [pc, #248]	; (8002730 <prvNotifyQueueSetContainer+0x11c>)
 8002636:	f004 f8e3 	bl	8006800 <iprintf>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002642:	429a      	cmp	r2, r3
 8002644:	d305      	bcc.n	8002652 <prvNotifyQueueSetContainer+0x3e>
 8002646:	f640 12cf 	movw	r2, #2511	; 0x9cf
 800264a:	4938      	ldr	r1, [pc, #224]	; (800272c <prvNotifyQueueSetContainer+0x118>)
 800264c:	4838      	ldr	r0, [pc, #224]	; (8002730 <prvNotifyQueueSetContainer+0x11c>)
 800264e:	f004 f8d7 	bl	8006800 <iprintf>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265a:	429a      	cmp	r2, r3
 800265c:	d260      	bcs.n	8002720 <prvNotifyQueueSetContainer+0x10c>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002664:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );
 8002666:	6938      	ldr	r0, [r7, #16]
 8002668:	f002 f99e 	bl	80049a8 <prvTraceGetObjectType>
 800266c:	4603      	mov	r3, r0
 800266e:	461a      	mov	r2, r3
 8002670:	4b30      	ldr	r3, [pc, #192]	; (8002734 <prvNotifyQueueSetContainer+0x120>)
 8002672:	5c9b      	ldrb	r3, [r3, r2]
 8002674:	3320      	adds	r3, #32
 8002676:	b2db      	uxtb	r3, r3
 8002678:	461d      	mov	r5, r3
 800267a:	6938      	ldr	r0, [r7, #16]
 800267c:	f002 f994 	bl	80049a8 <prvTraceGetObjectType>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b2b      	ldr	r3, [pc, #172]	; (8002734 <prvNotifyQueueSetContainer+0x120>)
 8002686:	5c9c      	ldrb	r4, [r3, r2]
 8002688:	6938      	ldr	r0, [r7, #16]
 800268a:	f002 f980 	bl	800498e <prvTraceGetObjectNumber>
 800268e:	4603      	mov	r3, r0
 8002690:	461a      	mov	r2, r3
 8002692:	4621      	mov	r1, r4
 8002694:	4628      	mov	r0, r5
 8002696:	f002 fbb1 	bl	8004dfc <prvTraceStoreKernelCall>
 800269a:	6938      	ldr	r0, [r7, #16]
 800269c:	f002 f984 	bl	80049a8 <prvTraceGetObjectType>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b23      	ldr	r3, [pc, #140]	; (8002734 <prvNotifyQueueSetContainer+0x120>)
 80026a6:	5c9c      	ldrb	r4, [r3, r2]
 80026a8:	6938      	ldr	r0, [r7, #16]
 80026aa:	f002 f970 	bl	800498e <prvTraceGetObjectNumber>
 80026ae:	4603      	mov	r3, r0
 80026b0:	461d      	mov	r5, r3
 80026b2:	6938      	ldr	r0, [r7, #16]
 80026b4:	f002 f978 	bl	80049a8 <prvTraceGetObjectType>
 80026b8:	4603      	mov	r3, r0
 80026ba:	461a      	mov	r2, r3
 80026bc:	4b1d      	ldr	r3, [pc, #116]	; (8002734 <prvNotifyQueueSetContainer+0x120>)
 80026be:	5c9b      	ldrb	r3, [r3, r2]
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d005      	beq.n	80026d0 <prvNotifyQueueSetContainer+0xbc>
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	3301      	adds	r3, #1
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	e000      	b.n	80026d2 <prvNotifyQueueSetContainer+0xbe>
 80026d0:	2300      	movs	r3, #0
 80026d2:	461a      	mov	r2, r3
 80026d4:	4629      	mov	r1, r5
 80026d6:	4620      	mov	r0, r4
 80026d8:	f002 ff6e 	bl	80055b8 <prvTraceSetObjectState>

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	4619      	mov	r1, r3
 80026e2:	6938      	ldr	r0, [r7, #16]
 80026e4:	f7ff fe0b 	bl	80022fe <prvCopyDataToQueue>
 80026e8:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 80026ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026f2:	d10e      	bne.n	8002712 <prvNotifyQueueSetContainer+0xfe>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d011      	beq.n	8002720 <prvNotifyQueueSetContainer+0x10c>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	3324      	adds	r3, #36	; 0x24
 8002700:	4618      	mov	r0, r3
 8002702:	f000 fe31 	bl	8003368 <xTaskRemoveFromEventList>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d009      	beq.n	8002720 <prvNotifyQueueSetContainer+0x10c>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800270c:	2301      	movs	r3, #1
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	e006      	b.n	8002720 <prvNotifyQueueSetContainer+0x10c>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	3301      	adds	r3, #1
 8002716:	b2db      	uxtb	r3, r3
 8002718:	b25a      	sxtb	r2, r3
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002720:	697b      	ldr	r3, [r7, #20]
	}
 8002722:	4618      	mov	r0, r3
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bdb0      	pop	{r4, r5, r7, pc}
 800272a:	bf00      	nop
 800272c:	080077f4 	.word	0x080077f4
 8002730:	08007808 	.word	0x08007808
 8002734:	20000038 	.word	0x20000038

08002738 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002738:	b580      	push	{r7, lr}
 800273a:	b08c      	sub	sp, #48	; 0x30
 800273c:	af04      	add	r7, sp, #16
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	603b      	str	r3, [r7, #0]
 8002744:	4613      	mov	r3, r2
 8002746:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4618      	mov	r0, r3
 800274e:	f7fe fdb1 	bl	80012b4 <pvPortMalloc>
 8002752:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00e      	beq.n	8002778 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800275a:	2064      	movs	r0, #100	; 0x64
 800275c:	f7fe fdaa 	bl	80012b4 <pvPortMalloc>
 8002760:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	631a      	str	r2, [r3, #48]	; 0x30
 800276e:	e005      	b.n	800277c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002770:	6978      	ldr	r0, [r7, #20]
 8002772:	f7fe fe5f 	bl	8001434 <vPortFree>
 8002776:	e001      	b.n	800277c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002778:	2300      	movs	r3, #0
 800277a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d013      	beq.n	80027aa <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	2300      	movs	r3, #0
 8002786:	9303      	str	r3, [sp, #12]
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	9302      	str	r3, [sp, #8]
 800278c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f000 f80f 	bl	80027bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800279e:	69f8      	ldr	r0, [r7, #28]
 80027a0:	f000 f896 	bl	80028d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80027a4:	2301      	movs	r3, #1
 80027a6:	61bb      	str	r3, [r7, #24]
 80027a8:	e002      	b.n	80027b0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80027aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80027b0:	69bb      	ldr	r3, [r7, #24]
	}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3720      	adds	r7, #32
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80027ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	461a      	mov	r2, r3
 80027d4:	21a5      	movs	r1, #165	; 0xa5
 80027d6:	f004 f80a 	bl	80067ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80027da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80027e4:	3b01      	subs	r3, #1
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	f023 0307 	bic.w	r3, r3, #7
 80027f2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d005      	beq.n	800280a <prvInitialiseNewTask+0x4e>
 80027fe:	f240 322b 	movw	r2, #811	; 0x32b
 8002802:	4931      	ldr	r1, [pc, #196]	; (80028c8 <prvInitialiseNewTask+0x10c>)
 8002804:	4831      	ldr	r0, [pc, #196]	; (80028cc <prvInitialiseNewTask+0x110>)
 8002806:	f003 fffb 	bl	8006800 <iprintf>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e012      	b.n	8002836 <prvInitialiseNewTask+0x7a>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	4413      	add	r3, r2
 8002816:	7819      	ldrb	r1, [r3, #0]
 8002818:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	4413      	add	r3, r2
 800281e:	3334      	adds	r3, #52	; 0x34
 8002820:	460a      	mov	r2, r1
 8002822:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	4413      	add	r3, r2
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d006      	beq.n	800283e <prvInitialiseNewTask+0x82>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	3301      	adds	r3, #1
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	2b13      	cmp	r3, #19
 800283a:	d9e9      	bls.n	8002810 <prvInitialiseNewTask+0x54>
 800283c:	e000      	b.n	8002840 <prvInitialiseNewTask+0x84>
		{
			break;
 800283e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	2b1f      	cmp	r3, #31
 800284c:	d901      	bls.n	8002852 <prvInitialiseNewTask+0x96>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800284e:	231f      	movs	r3, #31
 8002850:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002854:	6a3a      	ldr	r2, [r7, #32]
 8002856:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285a:	6a3a      	ldr	r2, [r7, #32]
 800285c:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800285e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002860:	2200      	movs	r2, #0
 8002862:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002866:	3304      	adds	r3, #4
 8002868:	4618      	mov	r0, r3
 800286a:	f7fe fa8a 	bl	8000d82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800286e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002870:	3318      	adds	r3, #24
 8002872:	4618      	mov	r0, r3
 8002874:	f7fe fa85 	bl	8000d82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800287c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800287e:	6a3b      	ldr	r3, [r7, #32]
 8002880:	f1c3 0220 	rsb	r2, r3, #32
 8002884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002886:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800288a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800288c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800288e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002890:	2200      	movs	r2, #0
 8002892:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002896:	2200      	movs	r2, #0
 8002898:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800289a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	68f9      	ldr	r1, [r7, #12]
 80028a6:	6938      	ldr	r0, [r7, #16]
 80028a8:	f7fe fb00 	bl	8000eac <pxPortInitialiseStack>
 80028ac:	4602      	mov	r2, r0
 80028ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <prvInitialiseNewTask+0x102>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80028be:	bf00      	nop
 80028c0:	3718      	adds	r7, #24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	08007818 	.word	0x08007818
 80028cc:	0800782c 	.word	0x0800782c

080028d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80028d8:	f7fe fbe6 	bl	80010a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80028dc:	4b45      	ldr	r3, [pc, #276]	; (80029f4 <prvAddNewTaskToReadyList+0x124>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	3301      	adds	r3, #1
 80028e2:	4a44      	ldr	r2, [pc, #272]	; (80029f4 <prvAddNewTaskToReadyList+0x124>)
 80028e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80028e6:	4b44      	ldr	r3, [pc, #272]	; (80029f8 <prvAddNewTaskToReadyList+0x128>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80028ee:	4a42      	ldr	r2, [pc, #264]	; (80029f8 <prvAddNewTaskToReadyList+0x128>)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80028f4:	4b3f      	ldr	r3, [pc, #252]	; (80029f4 <prvAddNewTaskToReadyList+0x124>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d110      	bne.n	800291e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80028fc:	f000 fe54 	bl	80035a8 <prvInitialiseTaskLists>
 8002900:	e00d      	b.n	800291e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002902:	4b3e      	ldr	r3, [pc, #248]	; (80029fc <prvAddNewTaskToReadyList+0x12c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800290a:	4b3b      	ldr	r3, [pc, #236]	; (80029f8 <prvAddNewTaskToReadyList+0x128>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	429a      	cmp	r2, r3
 8002916:	d802      	bhi.n	800291e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002918:	4a37      	ldr	r2, [pc, #220]	; (80029f8 <prvAddNewTaskToReadyList+0x128>)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800291e:	4b38      	ldr	r3, [pc, #224]	; (8002a00 <prvAddNewTaskToReadyList+0x130>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	3301      	adds	r3, #1
 8002924:	4a36      	ldr	r2, [pc, #216]	; (8002a00 <prvAddNewTaskToReadyList+0x130>)
 8002926:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002928:	4b35      	ldr	r3, [pc, #212]	; (8002a00 <prvAddNewTaskToReadyList+0x130>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d026      	beq.n	8002984 <prvAddNewTaskToReadyList+0xb4>
 8002936:	2003      	movs	r0, #3
 8002938:	f002 ff5c 	bl	80057f4 <prvTraceGetObjectHandle>
 800293c:	4603      	mov	r3, r0
 800293e:	461a      	mov	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	64da      	str	r2, [r3, #76]	; 0x4c
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f002 f83b 	bl	80049c0 <prvTraceGetTaskNumber>
 800294a:	4603      	mov	r3, r0
 800294c:	4619      	mov	r1, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3334      	adds	r3, #52	; 0x34
 8002952:	461a      	mov	r2, r3
 8002954:	2003      	movs	r0, #3
 8002956:	f003 f909 	bl	8005b6c <prvTraceSetObjectName>
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f002 f830 	bl	80049c0 <prvTraceGetTaskNumber>
 8002960:	4603      	mov	r3, r0
 8002962:	4619      	mov	r1, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002968:	b2db      	uxtb	r3, r3
 800296a:	461a      	mov	r2, r3
 800296c:	2003      	movs	r0, #3
 800296e:	f002 fda9 	bl	80054c4 <prvTraceSetPriorityProperty>
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f002 f824 	bl	80049c0 <prvTraceGetTaskNumber>
 8002978:	4603      	mov	r3, r0
 800297a:	461a      	mov	r2, r3
 800297c:	2103      	movs	r1, #3
 800297e:	201b      	movs	r0, #27
 8002980:	f002 fa3c 	bl	8004dfc <prvTraceStoreKernelCall>

		prvAddTaskToReadyList( pxNewTCB );
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f002 f81b 	bl	80049c0 <prvTraceGetTaskNumber>
 800298a:	4603      	mov	r3, r0
 800298c:	4618      	mov	r0, r3
 800298e:	f002 f929 	bl	8004be4 <prvTraceStoreTaskReady>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002996:	2201      	movs	r2, #1
 8002998:	409a      	lsls	r2, r3
 800299a:	4b1a      	ldr	r3, [pc, #104]	; (8002a04 <prvAddNewTaskToReadyList+0x134>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4313      	orrs	r3, r2
 80029a0:	4a18      	ldr	r2, [pc, #96]	; (8002a04 <prvAddNewTaskToReadyList+0x134>)
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4a15      	ldr	r2, [pc, #84]	; (8002a08 <prvAddNewTaskToReadyList+0x138>)
 80029b2:	441a      	add	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3304      	adds	r3, #4
 80029b8:	4619      	mov	r1, r3
 80029ba:	4610      	mov	r0, r2
 80029bc:	f7fe f9ee 	bl	8000d9c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80029c0:	f7fe fb9e 	bl	8001100 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80029c4:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <prvAddNewTaskToReadyList+0x12c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00e      	beq.n	80029ea <prvAddNewTaskToReadyList+0x11a>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <prvAddNewTaskToReadyList+0x128>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d207      	bcs.n	80029ea <prvAddNewTaskToReadyList+0x11a>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80029da:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <prvAddNewTaskToReadyList+0x13c>)
 80029dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	f3bf 8f4f 	dsb	sy
 80029e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	200063e0 	.word	0x200063e0
 80029f8:	200060ec 	.word	0x200060ec
 80029fc:	200063ec 	.word	0x200063ec
 8002a00:	200063fc 	.word	0x200063fc
 8002a04:	200063e8 	.word	0x200063e8
 8002a08:	200060f0 	.word	0x200060f0
 8002a0c:	e000ed04 	.word	0xe000ed04

08002a10 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002a18:	f7fe fb46 	bl	80010a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d102      	bne.n	8002a28 <vTaskDelete+0x18>
 8002a22:	4b59      	ldr	r3, [pc, #356]	; (8002b88 <vTaskDelete+0x178>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	e000      	b.n	8002a2a <vTaskDelete+0x1a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	61fb      	str	r3, [r7, #28]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	3304      	adds	r3, #4
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe fa10 	bl	8000e56 <uxListRemove>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d115      	bne.n	8002a68 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a40:	4952      	ldr	r1, [pc, #328]	; (8002b8c <vTaskDelete+0x17c>)
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10a      	bne.n	8002a68 <vTaskDelete+0x58>
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a56:	2201      	movs	r2, #1
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	43da      	mvns	r2, r3
 8002a5e:	4b4c      	ldr	r3, [pc, #304]	; (8002b90 <vTaskDelete+0x180>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4013      	ands	r3, r2
 8002a64:	4a4a      	ldr	r2, [pc, #296]	; (8002b90 <vTaskDelete+0x180>)
 8002a66:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d004      	beq.n	8002a7a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	3318      	adds	r3, #24
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fe f9ee 	bl	8000e56 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8002a7a:	4b46      	ldr	r3, [pc, #280]	; (8002b94 <vTaskDelete+0x184>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	4a44      	ldr	r2, [pc, #272]	; (8002b94 <vTaskDelete+0x184>)
 8002a82:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002a84:	4b40      	ldr	r3, [pc, #256]	; (8002b88 <vTaskDelete+0x178>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	69fa      	ldr	r2, [r7, #28]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d10b      	bne.n	8002aa6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3304      	adds	r3, #4
 8002a92:	4619      	mov	r1, r3
 8002a94:	4840      	ldr	r0, [pc, #256]	; (8002b98 <vTaskDelete+0x188>)
 8002a96:	f7fe f981 	bl	8000d9c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8002a9a:	4b40      	ldr	r3, [pc, #256]	; (8002b9c <vTaskDelete+0x18c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	4a3e      	ldr	r2, [pc, #248]	; (8002b9c <vTaskDelete+0x18c>)
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	e009      	b.n	8002aba <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002aa6:	4b3e      	ldr	r3, [pc, #248]	; (8002ba0 <vTaskDelete+0x190>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	4a3c      	ldr	r2, [pc, #240]	; (8002ba0 <vTaskDelete+0x190>)
 8002aae:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002ab0:	69f8      	ldr	r0, [r7, #28]
 8002ab2:	f000 fdf5 	bl	80036a0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002ab6:	f000 fe03 	bl	80036c0 <prvResetNextTaskUnblockTime>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002aba:	f3ef 8310 	mrs	r3, PRIMASK
 8002abe:	60fb      	str	r3, [r7, #12]
  return(result);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
			}

			traceTASK_DELETE( pxTCB );
 8002ac2:	61bb      	str	r3, [r7, #24]
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	613b      	str	r3, [r7, #16]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f383 8810 	msr	PRIMASK, r3
 8002ace:	69f8      	ldr	r0, [r7, #28]
 8002ad0:	f001 ff76 	bl	80049c0 <prvTraceGetTaskNumber>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	2103      	movs	r1, #3
 8002ada:	2083      	movs	r0, #131	; 0x83
 8002adc:	f002 f98e 	bl	8004dfc <prvTraceStoreKernelCall>
 8002ae0:	69f8      	ldr	r0, [r7, #28]
 8002ae2:	f001 ff6d 	bl	80049c0 <prvTraceGetTaskNumber>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2103      	movs	r1, #3
 8002aea:	4618      	mov	r0, r3
 8002aec:	f002 fc30 	bl	8005350 <prvTraceStoreObjectNameOnCloseEvent>
 8002af0:	69f8      	ldr	r0, [r7, #28]
 8002af2:	f001 ff65 	bl	80049c0 <prvTraceGetTaskNumber>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2103      	movs	r1, #3
 8002afa:	4618      	mov	r0, r3
 8002afc:	f002 fc7a 	bl	80053f4 <prvTraceStoreObjectPropertiesOnCloseEvent>
 8002b00:	69f8      	ldr	r0, [r7, #28]
 8002b02:	f001 ff5d 	bl	80049c0 <prvTraceGetTaskNumber>
 8002b06:	4603      	mov	r3, r0
 8002b08:	4619      	mov	r1, r3
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	461a      	mov	r2, r3
 8002b12:	2003      	movs	r0, #3
 8002b14:	f002 fcd6 	bl	80054c4 <prvTraceSetPriorityProperty>
 8002b18:	69f8      	ldr	r0, [r7, #28]
 8002b1a:	f001 ff51 	bl	80049c0 <prvTraceGetTaskNumber>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2200      	movs	r2, #0
 8002b22:	4619      	mov	r1, r3
 8002b24:	2003      	movs	r0, #3
 8002b26:	f002 fd47 	bl	80055b8 <prvTraceSetObjectState>
 8002b2a:	69f8      	ldr	r0, [r7, #28]
 8002b2c:	f001 ff48 	bl	80049c0 <prvTraceGetTaskNumber>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4619      	mov	r1, r3
 8002b34:	2003      	movs	r0, #3
 8002b36:	f002 ff83 	bl	8005a40 <prvTraceFreeObjectHandle>
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f383 8810 	msr	PRIMASK, r3
		}
		taskEXIT_CRITICAL();
 8002b44:	f7fe fadc 	bl	8001100 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002b48:	4b16      	ldr	r3, [pc, #88]	; (8002ba4 <vTaskDelete+0x194>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d016      	beq.n	8002b7e <vTaskDelete+0x16e>
		{
			if( pxTCB == pxCurrentTCB )
 8002b50:	4b0d      	ldr	r3, [pc, #52]	; (8002b88 <vTaskDelete+0x178>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	69fa      	ldr	r2, [r7, #28]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d111      	bne.n	8002b7e <vTaskDelete+0x16e>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002b5a:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <vTaskDelete+0x198>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d005      	beq.n	8002b6e <vTaskDelete+0x15e>
 8002b62:	f240 4265 	movw	r2, #1125	; 0x465
 8002b66:	4911      	ldr	r1, [pc, #68]	; (8002bac <vTaskDelete+0x19c>)
 8002b68:	4811      	ldr	r0, [pc, #68]	; (8002bb0 <vTaskDelete+0x1a0>)
 8002b6a:	f003 fe49 	bl	8006800 <iprintf>
				portYIELD_WITHIN_API();
 8002b6e:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <vTaskDelete+0x1a4>)
 8002b70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	f3bf 8f4f 	dsb	sy
 8002b7a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002b7e:	bf00      	nop
 8002b80:	3720      	adds	r7, #32
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200060ec 	.word	0x200060ec
 8002b8c:	200060f0 	.word	0x200060f0
 8002b90:	200063e8 	.word	0x200063e8
 8002b94:	200063fc 	.word	0x200063fc
 8002b98:	200063b4 	.word	0x200063b4
 8002b9c:	200063c8 	.word	0x200063c8
 8002ba0:	200063e0 	.word	0x200063e0
 8002ba4:	200063ec 	.word	0x200063ec
 8002ba8:	20006408 	.word	0x20006408
 8002bac:	08007818 	.word	0x08007818
 8002bb0:	0800782c 	.word	0x0800782c
 8002bb4:	e000ed04 	.word	0xe000ed04

08002bb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d029      	beq.n	8002c1e <vTaskDelay+0x66>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002bca:	4b1c      	ldr	r3, [pc, #112]	; (8002c3c <vTaskDelay+0x84>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <vTaskDelay+0x26>
 8002bd2:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8002bd6:	491a      	ldr	r1, [pc, #104]	; (8002c40 <vTaskDelay+0x88>)
 8002bd8:	481a      	ldr	r0, [pc, #104]	; (8002c44 <vTaskDelay+0x8c>)
 8002bda:	f003 fe11 	bl	8006800 <iprintf>
			vTaskSuspendAll();
 8002bde:	f000 f93d 	bl	8002e5c <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	2089      	movs	r0, #137	; 0x89
 8002be6:	f002 fa97 	bl	8005118 <prvTraceStoreKernelCallWithNumericParamOnly>
 8002bea:	4b17      	ldr	r3, [pc, #92]	; (8002c48 <vTaskDelay+0x90>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f001 fee6 	bl	80049c0 <prvTraceGetTaskNumber>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f002 fd56 	bl	80056a8 <prvTraceSetTaskInstanceFinished>
 8002bfc:	f001 fec0 	bl	8004980 <prvTraceGetCurrentTaskHandle>
 8002c00:	4603      	mov	r3, r0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f001 fedc 	bl	80049c0 <prvTraceGetTaskNumber>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f002 fd4c 	bl	80056a8 <prvTraceSetTaskInstanceFinished>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002c10:	2100      	movs	r1, #0
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 ff02 	bl	8003a1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002c18:	f000 f92e 	bl	8002e78 <xTaskResumeAll>
 8002c1c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d107      	bne.n	8002c34 <vTaskDelay+0x7c>
		{
			portYIELD_WITHIN_API();
 8002c24:	4b09      	ldr	r3, [pc, #36]	; (8002c4c <vTaskDelay+0x94>)
 8002c26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	f3bf 8f4f 	dsb	sy
 8002c30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002c34:	bf00      	nop
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20006408 	.word	0x20006408
 8002c40:	08007818 	.word	0x08007818
 8002c44:	0800782c 	.word	0x0800782c
 8002c48:	200060ec 	.word	0x200060ec
 8002c4c:	e000ed04 	.word	0xe000ed04

08002c50 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d105      	bne.n	8002c72 <prvTaskIsTaskSuspended+0x22>
 8002c66:	f240 6281 	movw	r2, #1665	; 0x681
 8002c6a:	4911      	ldr	r1, [pc, #68]	; (8002cb0 <prvTaskIsTaskSuspended+0x60>)
 8002c6c:	4811      	ldr	r0, [pc, #68]	; (8002cb4 <prvTaskIsTaskSuspended+0x64>)
 8002c6e:	f003 fdc7 	bl	8006800 <iprintf>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	4a10      	ldr	r2, [pc, #64]	; (8002cb8 <prvTaskIsTaskSuspended+0x68>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d101      	bne.n	8002c80 <prvTaskIsTaskSuspended+0x30>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e000      	b.n	8002c82 <prvTaskIsTaskSuspended+0x32>
 8002c80:	2300      	movs	r3, #0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00f      	beq.n	8002ca6 <prvTaskIsTaskSuspended+0x56>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8a:	4a0c      	ldr	r2, [pc, #48]	; (8002cbc <prvTaskIsTaskSuspended+0x6c>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d00a      	beq.n	8002ca6 <prvTaskIsTaskSuspended+0x56>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <prvTaskIsTaskSuspended+0x4c>
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e000      	b.n	8002c9e <prvTaskIsTaskSuspended+0x4e>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <prvTaskIsTaskSuspended+0x56>
				{
					xReturn = pdTRUE;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	08007818 	.word	0x08007818
 8002cb4:	0800782c 	.word	0x0800782c
 8002cb8:	200063cc 	.word	0x200063cc
 8002cbc:	200063a0 	.word	0x200063a0

08002cc0 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <xTaskResumeFromISR+0x22>
 8002cd6:	f240 62e2 	movw	r2, #1762	; 0x6e2
 8002cda:	4932      	ldr	r1, [pc, #200]	; (8002da4 <xTaskResumeFromISR+0xe4>)
 8002cdc:	4832      	ldr	r0, [pc, #200]	; (8002da8 <xTaskResumeFromISR+0xe8>)
 8002cde:	f003 fd8f 	bl	8006800 <iprintf>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ce2:	f7fe faaf 	bl	8001244 <vPortValidateInterruptPriority>
	__asm volatile
 8002ce6:	f3ef 8211 	mrs	r2, BASEPRI
 8002cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cee:	f383 8811 	msr	BASEPRI, r3
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	613a      	str	r2, [r7, #16]
 8002cfc:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 8002cfe:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d00:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8002d02:	69b8      	ldr	r0, [r7, #24]
 8002d04:	f7ff ffa4 	bl	8002c50 <prvTaskIsTaskSuspended>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d03f      	beq.n	8002d8e <xTaskResumeFromISR+0xce>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );
 8002d0e:	69b8      	ldr	r0, [r7, #24]
 8002d10:	f001 fe56 	bl	80049c0 <prvTraceGetTaskNumber>
 8002d14:	4603      	mov	r3, r0
 8002d16:	461a      	mov	r2, r3
 8002d18:	2103      	movs	r1, #3
 8002d1a:	208c      	movs	r0, #140	; 0x8c
 8002d1c:	f002 f86e 	bl	8004dfc <prvTraceStoreKernelCall>

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d20:	4b22      	ldr	r3, [pc, #136]	; (8002dac <xTaskResumeFromISR+0xec>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d12c      	bne.n	8002d82 <xTaskResumeFromISR+0xc2>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d2c:	4b20      	ldr	r3, [pc, #128]	; (8002db0 <xTaskResumeFromISR+0xf0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d301      	bcc.n	8002d3a <xTaskResumeFromISR+0x7a>
					{
						xYieldRequired = pdTRUE;
 8002d36:	2301      	movs	r3, #1
 8002d38:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fe f889 	bl	8000e56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002d44:	69b8      	ldr	r0, [r7, #24]
 8002d46:	f001 fe3b 	bl	80049c0 <prvTraceGetTaskNumber>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f001 ff49 	bl	8004be4 <prvTraceStoreTaskReady>
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d56:	2201      	movs	r2, #1
 8002d58:	409a      	lsls	r2, r3
 8002d5a:	4b16      	ldr	r3, [pc, #88]	; (8002db4 <xTaskResumeFromISR+0xf4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	4a14      	ldr	r2, [pc, #80]	; (8002db4 <xTaskResumeFromISR+0xf4>)
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4a11      	ldr	r2, [pc, #68]	; (8002db8 <xTaskResumeFromISR+0xf8>)
 8002d72:	441a      	add	r2, r3
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	3304      	adds	r3, #4
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4610      	mov	r0, r2
 8002d7c:	f7fe f80e 	bl	8000d9c <vListInsertEnd>
 8002d80:	e005      	b.n	8002d8e <xTaskResumeFromISR+0xce>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	3318      	adds	r3, #24
 8002d86:	4619      	mov	r1, r3
 8002d88:	480c      	ldr	r0, [pc, #48]	; (8002dbc <xTaskResumeFromISR+0xfc>)
 8002d8a:	f7fe f807 	bl	8000d9c <vListInsertEnd>
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8002d98:	69fb      	ldr	r3, [r7, #28]
	}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3720      	adds	r7, #32
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	08007818 	.word	0x08007818
 8002da8:	0800782c 	.word	0x0800782c
 8002dac:	20006408 	.word	0x20006408
 8002db0:	200060ec 	.word	0x200060ec
 8002db4:	200063e8 	.word	0x200063e8
 8002db8:	200060f0 	.word	0x200060f0
 8002dbc:	200063a0 	.word	0x200063a0

08002dc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002dc6:	4b1d      	ldr	r3, [pc, #116]	; (8002e3c <vTaskStartScheduler+0x7c>)
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	2300      	movs	r3, #0
 8002dd0:	2282      	movs	r2, #130	; 0x82
 8002dd2:	491b      	ldr	r1, [pc, #108]	; (8002e40 <vTaskStartScheduler+0x80>)
 8002dd4:	481b      	ldr	r0, [pc, #108]	; (8002e44 <vTaskStartScheduler+0x84>)
 8002dd6:	f7ff fcaf 	bl	8002738 <xTaskCreate>
 8002dda:	6078      	str	r0, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d102      	bne.n	8002de8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002de2:	f000 fe81 	bl	8003ae8 <xTimerCreateTimerTask>
 8002de6:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d117      	bne.n	8002e1e <vTaskStartScheduler+0x5e>
	__asm volatile
 8002dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df2:	f383 8811 	msr	BASEPRI, r3
 8002df6:	f3bf 8f6f 	isb	sy
 8002dfa:	f3bf 8f4f 	dsb	sy
 8002dfe:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002e00:	4b11      	ldr	r3, [pc, #68]	; (8002e48 <vTaskStartScheduler+0x88>)
 8002e02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002e08:	4b10      	ldr	r3, [pc, #64]	; (8002e4c <vTaskStartScheduler+0x8c>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002e0e:	4b10      	ldr	r3, [pc, #64]	; (8002e50 <vTaskStartScheduler+0x90>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8002e14:	f001 fa50 	bl	80042b8 <ConfigureTimeForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002e18:	f7fe f8be 	bl	8000f98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002e1c:	e009      	b.n	8002e32 <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e24:	d105      	bne.n	8002e32 <vTaskStartScheduler+0x72>
 8002e26:	f240 7284 	movw	r2, #1924	; 0x784
 8002e2a:	490a      	ldr	r1, [pc, #40]	; (8002e54 <vTaskStartScheduler+0x94>)
 8002e2c:	480a      	ldr	r0, [pc, #40]	; (8002e58 <vTaskStartScheduler+0x98>)
 8002e2e:	f003 fce7 	bl	8006800 <iprintf>
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20006404 	.word	0x20006404
 8002e40:	0800783c 	.word	0x0800783c
 8002e44:	08003575 	.word	0x08003575
 8002e48:	20006400 	.word	0x20006400
 8002e4c:	200063ec 	.word	0x200063ec
 8002e50:	200063e4 	.word	0x200063e4
 8002e54:	08007818 	.word	0x08007818
 8002e58:	0800782c 	.word	0x0800782c

08002e5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002e60:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <vTaskSuspendAll+0x18>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	3301      	adds	r3, #1
 8002e66:	4a03      	ldr	r2, [pc, #12]	; (8002e74 <vTaskSuspendAll+0x18>)
 8002e68:	6013      	str	r3, [r2, #0]
}
 8002e6a:	bf00      	nop
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	20006408 	.word	0x20006408

08002e78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002e86:	4b42      	ldr	r3, [pc, #264]	; (8002f90 <xTaskResumeAll+0x118>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d105      	bne.n	8002e9a <xTaskResumeAll+0x22>
 8002e8e:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 8002e92:	4940      	ldr	r1, [pc, #256]	; (8002f94 <xTaskResumeAll+0x11c>)
 8002e94:	4840      	ldr	r0, [pc, #256]	; (8002f98 <xTaskResumeAll+0x120>)
 8002e96:	f003 fcb3 	bl	8006800 <iprintf>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002e9a:	f7fe f905 	bl	80010a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002e9e:	4b3c      	ldr	r3, [pc, #240]	; (8002f90 <xTaskResumeAll+0x118>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	4a3a      	ldr	r2, [pc, #232]	; (8002f90 <xTaskResumeAll+0x118>)
 8002ea6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ea8:	4b39      	ldr	r3, [pc, #228]	; (8002f90 <xTaskResumeAll+0x118>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d168      	bne.n	8002f82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002eb0:	4b3a      	ldr	r3, [pc, #232]	; (8002f9c <xTaskResumeAll+0x124>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d064      	beq.n	8002f82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002eb8:	e035      	b.n	8002f26 <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002eba:	4b39      	ldr	r3, [pc, #228]	; (8002fa0 <xTaskResumeAll+0x128>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	3318      	adds	r3, #24
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fd ffc5 	bl	8000e56 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3304      	adds	r3, #4
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fd ffc0 	bl	8000e56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f001 fd72 	bl	80049c0 <prvTraceGetTaskNumber>
 8002edc:	4603      	mov	r3, r0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f001 fe80 	bl	8004be4 <prvTraceStoreTaskReady>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee8:	2201      	movs	r2, #1
 8002eea:	409a      	lsls	r2, r3
 8002eec:	4b2d      	ldr	r3, [pc, #180]	; (8002fa4 <xTaskResumeAll+0x12c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	4a2c      	ldr	r2, [pc, #176]	; (8002fa4 <xTaskResumeAll+0x12c>)
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4a29      	ldr	r2, [pc, #164]	; (8002fa8 <xTaskResumeAll+0x130>)
 8002f04:	441a      	add	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	f7fd ff45 	bl	8000d9c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f16:	4b25      	ldr	r3, [pc, #148]	; (8002fac <xTaskResumeAll+0x134>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d302      	bcc.n	8002f26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002f20:	4b23      	ldr	r3, [pc, #140]	; (8002fb0 <xTaskResumeAll+0x138>)
 8002f22:	2201      	movs	r2, #1
 8002f24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f26:	4b1e      	ldr	r3, [pc, #120]	; (8002fa0 <xTaskResumeAll+0x128>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1c5      	bne.n	8002eba <xTaskResumeAll+0x42>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002f34:	f000 fbc4 	bl	80036c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002f38:	4b1e      	ldr	r3, [pc, #120]	; (8002fb4 <xTaskResumeAll+0x13c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d010      	beq.n	8002f66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002f44:	f000 f84a 	bl	8002fdc <xTaskIncrementTick>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002f4e:	4b18      	ldr	r3, [pc, #96]	; (8002fb0 <xTaskResumeAll+0x138>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3b01      	subs	r3, #1
 8002f58:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f1      	bne.n	8002f44 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8002f60:	4b14      	ldr	r3, [pc, #80]	; (8002fb4 <xTaskResumeAll+0x13c>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002f66:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <xTaskResumeAll+0x138>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d009      	beq.n	8002f82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002f72:	4b11      	ldr	r3, [pc, #68]	; (8002fb8 <xTaskResumeAll+0x140>)
 8002f74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	f3bf 8f4f 	dsb	sy
 8002f7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002f82:	f7fe f8bd 	bl	8001100 <vPortExitCritical>

	return xAlreadyYielded;
 8002f86:	68bb      	ldr	r3, [r7, #8]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	20006408 	.word	0x20006408
 8002f94:	08007818 	.word	0x08007818
 8002f98:	0800782c 	.word	0x0800782c
 8002f9c:	200063e0 	.word	0x200063e0
 8002fa0:	200063a0 	.word	0x200063a0
 8002fa4:	200063e8 	.word	0x200063e8
 8002fa8:	200060f0 	.word	0x200060f0
 8002fac:	200060ec 	.word	0x200060ec
 8002fb0:	200063f4 	.word	0x200063f4
 8002fb4:	200063f0 	.word	0x200063f0
 8002fb8:	e000ed04 	.word	0xe000ed04

08002fbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002fc2:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <xTaskGetTickCount+0x1c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002fc8:	687b      	ldr	r3, [r7, #4]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	200063e4 	.word	0x200063e4

08002fdc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 8002fe6:	4b5b      	ldr	r3, [pc, #364]	; (8003154 <xTaskIncrementTick+0x178>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d003      	beq.n	8002ff6 <xTaskIncrementTick+0x1a>
 8002fee:	4b5a      	ldr	r3, [pc, #360]	; (8003158 <xTaskIncrementTick+0x17c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d107      	bne.n	8003006 <xTaskIncrementTick+0x2a>
 8002ff6:	4b59      	ldr	r3, [pc, #356]	; (800315c <xTaskIncrementTick+0x180>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	4a57      	ldr	r2, [pc, #348]	; (800315c <xTaskIncrementTick+0x180>)
 8002ffe:	6013      	str	r3, [r2, #0]
 8003000:	2000      	movs	r0, #0
 8003002:	f003 f901 	bl	8006208 <prvTracePortGetTimeStamp>
 8003006:	4b53      	ldr	r3, [pc, #332]	; (8003154 <xTaskIncrementTick+0x178>)
 8003008:	681b      	ldr	r3, [r3, #0]
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800300a:	4b52      	ldr	r3, [pc, #328]	; (8003154 <xTaskIncrementTick+0x178>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	f040 808f 	bne.w	8003132 <xTaskIncrementTick+0x156>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8003014:	4b52      	ldr	r3, [pc, #328]	; (8003160 <xTaskIncrementTick+0x184>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	3301      	adds	r3, #1
 800301a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800301c:	4a50      	ldr	r2, [pc, #320]	; (8003160 <xTaskIncrementTick+0x184>)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d11b      	bne.n	8003060 <xTaskIncrementTick+0x84>
		{
			taskSWITCH_DELAYED_LISTS();
 8003028:	4b4e      	ldr	r3, [pc, #312]	; (8003164 <xTaskIncrementTick+0x188>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d005      	beq.n	800303e <xTaskIncrementTick+0x62>
 8003032:	f640 12d9 	movw	r2, #2521	; 0x9d9
 8003036:	494c      	ldr	r1, [pc, #304]	; (8003168 <xTaskIncrementTick+0x18c>)
 8003038:	484c      	ldr	r0, [pc, #304]	; (800316c <xTaskIncrementTick+0x190>)
 800303a:	f003 fbe1 	bl	8006800 <iprintf>
 800303e:	4b49      	ldr	r3, [pc, #292]	; (8003164 <xTaskIncrementTick+0x188>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	4b4a      	ldr	r3, [pc, #296]	; (8003170 <xTaskIncrementTick+0x194>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a46      	ldr	r2, [pc, #280]	; (8003164 <xTaskIncrementTick+0x188>)
 800304a:	6013      	str	r3, [r2, #0]
 800304c:	4a48      	ldr	r2, [pc, #288]	; (8003170 <xTaskIncrementTick+0x194>)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	4b48      	ldr	r3, [pc, #288]	; (8003174 <xTaskIncrementTick+0x198>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3301      	adds	r3, #1
 8003058:	4a46      	ldr	r2, [pc, #280]	; (8003174 <xTaskIncrementTick+0x198>)
 800305a:	6013      	str	r3, [r2, #0]
 800305c:	f000 fb30 	bl	80036c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003060:	4b45      	ldr	r3, [pc, #276]	; (8003178 <xTaskIncrementTick+0x19c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	429a      	cmp	r2, r3
 8003068:	d354      	bcc.n	8003114 <xTaskIncrementTick+0x138>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800306a:	4b3e      	ldr	r3, [pc, #248]	; (8003164 <xTaskIncrementTick+0x188>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d101      	bne.n	8003078 <xTaskIncrementTick+0x9c>
 8003074:	2301      	movs	r3, #1
 8003076:	e000      	b.n	800307a <xTaskIncrementTick+0x9e>
 8003078:	2300      	movs	r3, #0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d004      	beq.n	8003088 <xTaskIncrementTick+0xac>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800307e:	4b3e      	ldr	r3, [pc, #248]	; (8003178 <xTaskIncrementTick+0x19c>)
 8003080:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003084:	601a      	str	r2, [r3, #0]
					break;
 8003086:	e045      	b.n	8003114 <xTaskIncrementTick+0x138>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003088:	4b36      	ldr	r3, [pc, #216]	; (8003164 <xTaskIncrementTick+0x188>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	429a      	cmp	r2, r3
 800309e:	d203      	bcs.n	80030a8 <xTaskIncrementTick+0xcc>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80030a0:	4a35      	ldr	r2, [pc, #212]	; (8003178 <xTaskIncrementTick+0x19c>)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6013      	str	r3, [r2, #0]
						break;
 80030a6:	e035      	b.n	8003114 <xTaskIncrementTick+0x138>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	3304      	adds	r3, #4
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd fed2 	bl	8000e56 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d004      	beq.n	80030c4 <xTaskIncrementTick+0xe8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	3318      	adds	r3, #24
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fd fec9 	bl	8000e56 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80030c4:	68b8      	ldr	r0, [r7, #8]
 80030c6:	f001 fc7b 	bl	80049c0 <prvTraceGetTaskNumber>
 80030ca:	4603      	mov	r3, r0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f001 fd89 	bl	8004be4 <prvTraceStoreTaskReady>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d6:	2201      	movs	r2, #1
 80030d8:	409a      	lsls	r2, r3
 80030da:	4b28      	ldr	r3, [pc, #160]	; (800317c <xTaskIncrementTick+0x1a0>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4313      	orrs	r3, r2
 80030e0:	4a26      	ldr	r2, [pc, #152]	; (800317c <xTaskIncrementTick+0x1a0>)
 80030e2:	6013      	str	r3, [r2, #0]
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4a23      	ldr	r2, [pc, #140]	; (8003180 <xTaskIncrementTick+0x1a4>)
 80030f2:	441a      	add	r2, r3
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	3304      	adds	r3, #4
 80030f8:	4619      	mov	r1, r3
 80030fa:	4610      	mov	r0, r2
 80030fc:	f7fd fe4e 	bl	8000d9c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003104:	4b1f      	ldr	r3, [pc, #124]	; (8003184 <xTaskIncrementTick+0x1a8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310a:	429a      	cmp	r2, r3
 800310c:	d3ad      	bcc.n	800306a <xTaskIncrementTick+0x8e>
						{
							xSwitchRequired = pdTRUE;
 800310e:	2301      	movs	r3, #1
 8003110:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003112:	e7aa      	b.n	800306a <xTaskIncrementTick+0x8e>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003114:	4b1b      	ldr	r3, [pc, #108]	; (8003184 <xTaskIncrementTick+0x1a8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800311a:	4919      	ldr	r1, [pc, #100]	; (8003180 <xTaskIncrementTick+0x1a4>)
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d907      	bls.n	800313c <xTaskIncrementTick+0x160>
			{
				xSwitchRequired = pdTRUE;
 800312c:	2301      	movs	r3, #1
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	e004      	b.n	800313c <xTaskIncrementTick+0x160>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003132:	4b09      	ldr	r3, [pc, #36]	; (8003158 <xTaskIncrementTick+0x17c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	3301      	adds	r3, #1
 8003138:	4a07      	ldr	r2, [pc, #28]	; (8003158 <xTaskIncrementTick+0x17c>)
 800313a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800313c:	4b12      	ldr	r3, [pc, #72]	; (8003188 <xTaskIncrementTick+0x1ac>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <xTaskIncrementTick+0x16c>
		{
			xSwitchRequired = pdTRUE;
 8003144:	2301      	movs	r3, #1
 8003146:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003148:	697b      	ldr	r3, [r7, #20]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20006408 	.word	0x20006408
 8003158:	200063f0 	.word	0x200063f0
 800315c:	2000645c 	.word	0x2000645c
 8003160:	200063e4 	.word	0x200063e4
 8003164:	20006398 	.word	0x20006398
 8003168:	08007818 	.word	0x08007818
 800316c:	0800782c 	.word	0x0800782c
 8003170:	2000639c 	.word	0x2000639c
 8003174:	200063f8 	.word	0x200063f8
 8003178:	20006400 	.word	0x20006400
 800317c:	200063e8 	.word	0x200063e8
 8003180:	200060f0 	.word	0x200060f0
 8003184:	200060ec 	.word	0x200060ec
 8003188:	200063f4 	.word	0x200063f4

0800318c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800318c:	b590      	push	{r4, r7, lr}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003192:	4b35      	ldr	r3, [pc, #212]	; (8003268 <vTaskSwitchContext+0xdc>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800319a:	4b34      	ldr	r3, [pc, #208]	; (800326c <vTaskSwitchContext+0xe0>)
 800319c:	2201      	movs	r2, #1
 800319e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80031a0:	e05d      	b.n	800325e <vTaskSwitchContext+0xd2>
		xYieldPending = pdFALSE;
 80031a2:	4b32      	ldr	r3, [pc, #200]	; (800326c <vTaskSwitchContext+0xe0>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80031a8:	4b31      	ldr	r3, [pc, #196]	; (8003270 <vTaskSwitchContext+0xe4>)
 80031aa:	cb18      	ldmia	r3, {r3, r4}
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b31      	ldr	r3, [pc, #196]	; (8003274 <vTaskSwitchContext+0xe8>)
 80031b0:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 80031b2:	4b30      	ldr	r3, [pc, #192]	; (8003274 <vTaskSwitchContext+0xe8>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4b30      	ldr	r3, [pc, #192]	; (8003278 <vTaskSwitchContext+0xec>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d909      	bls.n	80031d2 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80031be:	4b2f      	ldr	r3, [pc, #188]	; (800327c <vTaskSwitchContext+0xf0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80031c4:	4a2b      	ldr	r2, [pc, #172]	; (8003274 <vTaskSwitchContext+0xe8>)
 80031c6:	6810      	ldr	r0, [r2, #0]
 80031c8:	4a2b      	ldr	r2, [pc, #172]	; (8003278 <vTaskSwitchContext+0xec>)
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	1a82      	subs	r2, r0, r2
 80031ce:	440a      	add	r2, r1
 80031d0:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 80031d2:	4b28      	ldr	r3, [pc, #160]	; (8003274 <vTaskSwitchContext+0xe8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a28      	ldr	r2, [pc, #160]	; (8003278 <vTaskSwitchContext+0xec>)
 80031d8:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80031da:	4b29      	ldr	r3, [pc, #164]	; (8003280 <vTaskSwitchContext+0xf4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	fab3 f383 	clz	r3, r3
 80031e6:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	f1c3 031f 	rsb	r3, r3, #31
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	4924      	ldr	r1, [pc, #144]	; (8003284 <vTaskSwitchContext+0xf8>)
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d105      	bne.n	8003210 <vTaskSwitchContext+0x84>
 8003204:	f640 22f6 	movw	r2, #2806	; 0xaf6
 8003208:	491f      	ldr	r1, [pc, #124]	; (8003288 <vTaskSwitchContext+0xfc>)
 800320a:	4820      	ldr	r0, [pc, #128]	; (800328c <vTaskSwitchContext+0x100>)
 800320c:	f003 faf8 	bl	8006800 <iprintf>
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4a1a      	ldr	r2, [pc, #104]	; (8003284 <vTaskSwitchContext+0xf8>)
 800321c:	4413      	add	r3, r2
 800321e:	60bb      	str	r3, [r7, #8]
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	3308      	adds	r3, #8
 8003232:	429a      	cmp	r2, r3
 8003234:	d104      	bne.n	8003240 <vTaskSwitchContext+0xb4>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	605a      	str	r2, [r3, #4]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	4a0d      	ldr	r2, [pc, #52]	; (800327c <vTaskSwitchContext+0xf0>)
 8003248:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800324a:	f001 fb99 	bl	8004980 <prvTraceGetCurrentTaskHandle>
 800324e:	4603      	mov	r3, r0
 8003250:	4618      	mov	r0, r3
 8003252:	f001 fbb5 	bl	80049c0 <prvTraceGetTaskNumber>
 8003256:	4603      	mov	r3, r0
 8003258:	4618      	mov	r0, r3
 800325a:	f001 ffdd 	bl	8005218 <prvTraceStoreTaskswitch>
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	bd90      	pop	{r4, r7, pc}
 8003266:	bf00      	nop
 8003268:	20006408 	.word	0x20006408
 800326c:	200063f4 	.word	0x200063f4
 8003270:	200065c8 	.word	0x200065c8
 8003274:	20006410 	.word	0x20006410
 8003278:	2000640c 	.word	0x2000640c
 800327c:	200060ec 	.word	0x200060ec
 8003280:	200063e8 	.word	0x200063e8
 8003284:	200060f0 	.word	0x200060f0
 8003288:	08007818 	.word	0x08007818
 800328c:	0800782c 	.word	0x0800782c

08003290 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d105      	bne.n	80032ac <vTaskPlaceOnEventList+0x1c>
 80032a0:	f640 3206 	movw	r2, #2822	; 0xb06
 80032a4:	4909      	ldr	r1, [pc, #36]	; (80032cc <vTaskPlaceOnEventList+0x3c>)
 80032a6:	480a      	ldr	r0, [pc, #40]	; (80032d0 <vTaskPlaceOnEventList+0x40>)
 80032a8:	f003 faaa 	bl	8006800 <iprintf>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80032ac:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <vTaskPlaceOnEventList+0x44>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	3318      	adds	r3, #24
 80032b2:	4619      	mov	r1, r3
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7fd fd95 	bl	8000de4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80032ba:	2101      	movs	r1, #1
 80032bc:	6838      	ldr	r0, [r7, #0]
 80032be:	f000 fbad 	bl	8003a1c <prvAddCurrentTaskToDelayedList>
}
 80032c2:	bf00      	nop
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	08007818 	.word	0x08007818
 80032d0:	0800782c 	.word	0x0800782c
 80032d4:	200060ec 	.word	0x200060ec

080032d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <vTaskPlaceOnEventListRestricted+0x1e>
 80032ea:	f640 3231 	movw	r2, #2865	; 0xb31
 80032ee:	491a      	ldr	r1, [pc, #104]	; (8003358 <vTaskPlaceOnEventListRestricted+0x80>)
 80032f0:	481a      	ldr	r0, [pc, #104]	; (800335c <vTaskPlaceOnEventListRestricted+0x84>)
 80032f2:	f003 fa85 	bl	8006800 <iprintf>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80032f6:	4b1a      	ldr	r3, [pc, #104]	; (8003360 <vTaskPlaceOnEventListRestricted+0x88>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3318      	adds	r3, #24
 80032fc:	4619      	mov	r1, r3
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f7fd fd4c 	bl	8000d9c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d002      	beq.n	8003310 <vTaskPlaceOnEventListRestricted+0x38>
		{
			xTicksToWait = portMAX_DELAY;
 800330a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800330e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003310:	4b14      	ldr	r3, [pc, #80]	; (8003364 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	4413      	add	r3, r2
 8003318:	4619      	mov	r1, r3
 800331a:	2088      	movs	r0, #136	; 0x88
 800331c:	f001 fefc 	bl	8005118 <prvTraceStoreKernelCallWithNumericParamOnly>
 8003320:	4b0f      	ldr	r3, [pc, #60]	; (8003360 <vTaskPlaceOnEventListRestricted+0x88>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4618      	mov	r0, r3
 8003326:	f001 fb4b 	bl	80049c0 <prvTraceGetTaskNumber>
 800332a:	4603      	mov	r3, r0
 800332c:	4618      	mov	r0, r3
 800332e:	f002 f9bb 	bl	80056a8 <prvTraceSetTaskInstanceFinished>
 8003332:	f001 fb25 	bl	8004980 <prvTraceGetCurrentTaskHandle>
 8003336:	4603      	mov	r3, r0
 8003338:	4618      	mov	r0, r3
 800333a:	f001 fb41 	bl	80049c0 <prvTraceGetTaskNumber>
 800333e:	4603      	mov	r3, r0
 8003340:	4618      	mov	r0, r3
 8003342:	f002 f9b1 	bl	80056a8 <prvTraceSetTaskInstanceFinished>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	68b8      	ldr	r0, [r7, #8]
 800334a:	f000 fb67 	bl	8003a1c <prvAddCurrentTaskToDelayedList>
	}
 800334e:	bf00      	nop
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	08007818 	.word	0x08007818
 800335c:	0800782c 	.word	0x0800782c
 8003360:	200060ec 	.word	0x200060ec
 8003364:	200063e4 	.word	0x200063e4

08003368 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d105      	bne.n	800338a <xTaskRemoveFromEventList+0x22>
 800337e:	f640 3261 	movw	r2, #2913	; 0xb61
 8003382:	4925      	ldr	r1, [pc, #148]	; (8003418 <xTaskRemoveFromEventList+0xb0>)
 8003384:	4825      	ldr	r0, [pc, #148]	; (800341c <xTaskRemoveFromEventList+0xb4>)
 8003386:	f003 fa3b 	bl	8006800 <iprintf>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	3318      	adds	r3, #24
 800338e:	4618      	mov	r0, r3
 8003390:	f7fd fd61 	bl	8000e56 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003394:	4b22      	ldr	r3, [pc, #136]	; (8003420 <xTaskRemoveFromEventList+0xb8>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d123      	bne.n	80033e4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	3304      	adds	r3, #4
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7fd fd58 	bl	8000e56 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80033a6:	68b8      	ldr	r0, [r7, #8]
 80033a8:	f001 fb0a 	bl	80049c0 <prvTraceGetTaskNumber>
 80033ac:	4603      	mov	r3, r0
 80033ae:	4618      	mov	r0, r3
 80033b0:	f001 fc18 	bl	8004be4 <prvTraceStoreTaskReady>
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b8:	2201      	movs	r2, #1
 80033ba:	409a      	lsls	r2, r3
 80033bc:	4b19      	ldr	r3, [pc, #100]	; (8003424 <xTaskRemoveFromEventList+0xbc>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	4a18      	ldr	r2, [pc, #96]	; (8003424 <xTaskRemoveFromEventList+0xbc>)
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4a15      	ldr	r2, [pc, #84]	; (8003428 <xTaskRemoveFromEventList+0xc0>)
 80033d4:	441a      	add	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	3304      	adds	r3, #4
 80033da:	4619      	mov	r1, r3
 80033dc:	4610      	mov	r0, r2
 80033de:	f7fd fcdd 	bl	8000d9c <vListInsertEnd>
 80033e2:	e005      	b.n	80033f0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	3318      	adds	r3, #24
 80033e8:	4619      	mov	r1, r3
 80033ea:	4810      	ldr	r0, [pc, #64]	; (800342c <xTaskRemoveFromEventList+0xc4>)
 80033ec:	f7fd fcd6 	bl	8000d9c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f4:	4b0e      	ldr	r3, [pc, #56]	; (8003430 <xTaskRemoveFromEventList+0xc8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d905      	bls.n	800340a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80033fe:	2301      	movs	r3, #1
 8003400:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003402:	4b0c      	ldr	r3, [pc, #48]	; (8003434 <xTaskRemoveFromEventList+0xcc>)
 8003404:	2201      	movs	r2, #1
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	e001      	b.n	800340e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800340a:	2300      	movs	r3, #0
 800340c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800340e:	68fb      	ldr	r3, [r7, #12]
}
 8003410:	4618      	mov	r0, r3
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	08007818 	.word	0x08007818
 800341c:	0800782c 	.word	0x0800782c
 8003420:	20006408 	.word	0x20006408
 8003424:	200063e8 	.word	0x200063e8
 8003428:	200060f0 	.word	0x200060f0
 800342c:	200063a0 	.word	0x200063a0
 8003430:	200060ec 	.word	0x200060ec
 8003434:	200063f4 	.word	0x200063f4

08003438 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d105      	bne.n	8003452 <vTaskSetTimeOutState+0x1a>
 8003446:	f640 32c1 	movw	r2, #3009	; 0xbc1
 800344a:	4908      	ldr	r1, [pc, #32]	; (800346c <vTaskSetTimeOutState+0x34>)
 800344c:	4808      	ldr	r0, [pc, #32]	; (8003470 <vTaskSetTimeOutState+0x38>)
 800344e:	f003 f9d7 	bl	8006800 <iprintf>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003452:	4b08      	ldr	r3, [pc, #32]	; (8003474 <vTaskSetTimeOutState+0x3c>)
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800345a:	4b07      	ldr	r3, [pc, #28]	; (8003478 <vTaskSetTimeOutState+0x40>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	605a      	str	r2, [r3, #4]
}
 8003462:	bf00      	nop
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	08007818 	.word	0x08007818
 8003470:	0800782c 	.word	0x0800782c
 8003474:	200063f8 	.word	0x200063f8
 8003478:	200063e4 	.word	0x200063e4

0800347c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d105      	bne.n	8003498 <xTaskCheckForTimeOut+0x1c>
 800348c:	f640 32cb 	movw	r2, #3019	; 0xbcb
 8003490:	4923      	ldr	r1, [pc, #140]	; (8003520 <xTaskCheckForTimeOut+0xa4>)
 8003492:	4824      	ldr	r0, [pc, #144]	; (8003524 <xTaskCheckForTimeOut+0xa8>)
 8003494:	f003 f9b4 	bl	8006800 <iprintf>
	configASSERT( pxTicksToWait );
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d105      	bne.n	80034aa <xTaskCheckForTimeOut+0x2e>
 800349e:	f640 32cc 	movw	r2, #3020	; 0xbcc
 80034a2:	491f      	ldr	r1, [pc, #124]	; (8003520 <xTaskCheckForTimeOut+0xa4>)
 80034a4:	481f      	ldr	r0, [pc, #124]	; (8003524 <xTaskCheckForTimeOut+0xa8>)
 80034a6:	f003 f9ab 	bl	8006800 <iprintf>

	taskENTER_CRITICAL();
 80034aa:	f7fd fdfd 	bl	80010a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80034ae:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <xTaskCheckForTimeOut+0xac>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034bc:	d102      	bne.n	80034c4 <xTaskCheckForTimeOut+0x48>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	e026      	b.n	8003512 <xTaskCheckForTimeOut+0x96>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	4b18      	ldr	r3, [pc, #96]	; (800352c <xTaskCheckForTimeOut+0xb0>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d007      	beq.n	80034e0 <xTaskCheckForTimeOut+0x64>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d802      	bhi.n	80034e0 <xTaskCheckForTimeOut+0x64>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80034da:	2301      	movs	r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	e018      	b.n	8003512 <xTaskCheckForTimeOut+0x96>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	1ad2      	subs	r2, r2, r3
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d20e      	bcs.n	800350e <xTaskCheckForTimeOut+0x92>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6859      	ldr	r1, [r3, #4]
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	1acb      	subs	r3, r1, r3
 80034fc:	441a      	add	r2, r3
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7ff ff98 	bl	8003438 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8003508:	2300      	movs	r3, #0
 800350a:	60fb      	str	r3, [r7, #12]
 800350c:	e001      	b.n	8003512 <xTaskCheckForTimeOut+0x96>
		}
		else
		{
			xReturn = pdTRUE;
 800350e:	2301      	movs	r3, #1
 8003510:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003512:	f7fd fdf5 	bl	8001100 <vPortExitCritical>

	return xReturn;
 8003516:	68fb      	ldr	r3, [r7, #12]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	08007818 	.word	0x08007818
 8003524:	0800782c 	.word	0x0800782c
 8003528:	200063e4 	.word	0x200063e4
 800352c:	200063f8 	.word	0x200063f8

08003530 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003534:	4b03      	ldr	r3, [pc, #12]	; (8003544 <vTaskMissedYield+0x14>)
 8003536:	2201      	movs	r2, #1
 8003538:	601a      	str	r2, [r3, #0]
}
 800353a:	bf00      	nop
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	200063f4 	.word	0x200063f4

08003548 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t *pxTCB;

		if( xTask != NULL )
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d005      	beq.n	8003562 <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = ( TCB_t * ) xTask;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxTaskNumber;
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	e001      	b.n	8003566 <uxTaskGetTaskNumber+0x1e>
		}
		else
		{
			uxReturn = 0U;
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
		}

		return uxReturn;
 8003566:	68fb      	ldr	r3, [r7, #12]
	}
 8003568:	4618      	mov	r0, r3
 800356a:	3714      	adds	r7, #20
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800357c:	f000 f854 	bl	8003628 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003580:	4b07      	ldr	r3, [pc, #28]	; (80035a0 <prvIdleTask+0x2c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d907      	bls.n	8003598 <prvIdleTask+0x24>
			{
				taskYIELD();
 8003588:	4b06      	ldr	r3, [pc, #24]	; (80035a4 <prvIdleTask+0x30>)
 800358a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	f3bf 8f4f 	dsb	sy
 8003594:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8003598:	f002 fec0 	bl	800631c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800359c:	e7ee      	b.n	800357c <prvIdleTask+0x8>
 800359e:	bf00      	nop
 80035a0:	200060f0 	.word	0x200060f0
 80035a4:	e000ed04 	.word	0xe000ed04

080035a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035ae:	2300      	movs	r3, #0
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	e00c      	b.n	80035ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4a12      	ldr	r2, [pc, #72]	; (8003608 <prvInitialiseTaskLists+0x60>)
 80035c0:	4413      	add	r3, r2
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fd fbbd 	bl	8000d42 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3301      	adds	r3, #1
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b1f      	cmp	r3, #31
 80035d2:	d9ef      	bls.n	80035b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80035d4:	480d      	ldr	r0, [pc, #52]	; (800360c <prvInitialiseTaskLists+0x64>)
 80035d6:	f7fd fbb4 	bl	8000d42 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80035da:	480d      	ldr	r0, [pc, #52]	; (8003610 <prvInitialiseTaskLists+0x68>)
 80035dc:	f7fd fbb1 	bl	8000d42 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80035e0:	480c      	ldr	r0, [pc, #48]	; (8003614 <prvInitialiseTaskLists+0x6c>)
 80035e2:	f7fd fbae 	bl	8000d42 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80035e6:	480c      	ldr	r0, [pc, #48]	; (8003618 <prvInitialiseTaskLists+0x70>)
 80035e8:	f7fd fbab 	bl	8000d42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80035ec:	480b      	ldr	r0, [pc, #44]	; (800361c <prvInitialiseTaskLists+0x74>)
 80035ee:	f7fd fba8 	bl	8000d42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80035f2:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <prvInitialiseTaskLists+0x78>)
 80035f4:	4a05      	ldr	r2, [pc, #20]	; (800360c <prvInitialiseTaskLists+0x64>)
 80035f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80035f8:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <prvInitialiseTaskLists+0x7c>)
 80035fa:	4a05      	ldr	r2, [pc, #20]	; (8003610 <prvInitialiseTaskLists+0x68>)
 80035fc:	601a      	str	r2, [r3, #0]
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	200060f0 	.word	0x200060f0
 800360c:	20006370 	.word	0x20006370
 8003610:	20006384 	.word	0x20006384
 8003614:	200063a0 	.word	0x200063a0
 8003618:	200063b4 	.word	0x200063b4
 800361c:	200063cc 	.word	0x200063cc
 8003620:	20006398 	.word	0x20006398
 8003624:	2000639c 	.word	0x2000639c

08003628 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800362e:	e028      	b.n	8003682 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003630:	f7ff fc14 	bl	8002e5c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003634:	4b17      	ldr	r3, [pc, #92]	; (8003694 <prvCheckTasksWaitingTermination+0x6c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	bf0c      	ite	eq
 800363c:	2301      	moveq	r3, #1
 800363e:	2300      	movne	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8003644:	f7ff fc18 	bl	8002e78 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d119      	bne.n	8003682 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800364e:	f7fd fd2b 	bl	80010a8 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003652:	4b10      	ldr	r3, [pc, #64]	; (8003694 <prvCheckTasksWaitingTermination+0x6c>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	3304      	adds	r3, #4
 800365e:	4618      	mov	r0, r3
 8003660:	f7fd fbf9 	bl	8000e56 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003664:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <prvCheckTasksWaitingTermination+0x70>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	3b01      	subs	r3, #1
 800366a:	4a0b      	ldr	r2, [pc, #44]	; (8003698 <prvCheckTasksWaitingTermination+0x70>)
 800366c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800366e:	4b0b      	ldr	r3, [pc, #44]	; (800369c <prvCheckTasksWaitingTermination+0x74>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	3b01      	subs	r3, #1
 8003674:	4a09      	ldr	r2, [pc, #36]	; (800369c <prvCheckTasksWaitingTermination+0x74>)
 8003676:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8003678:	f7fd fd42 	bl	8001100 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800367c:	6838      	ldr	r0, [r7, #0]
 800367e:	f000 f80f 	bl	80036a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <prvCheckTasksWaitingTermination+0x74>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1d2      	bne.n	8003630 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800368a:	bf00      	nop
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	200063b4 	.word	0x200063b4
 8003698:	200063e0 	.word	0x200063e0
 800369c:	200063c8 	.word	0x200063c8

080036a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fd fec1 	bl	8001434 <vPortFree>
			vPortFree( pxTCB );
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f7fd febe 	bl	8001434 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80036b8:	bf00      	nop
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036c6:	4b0f      	ldr	r3, [pc, #60]	; (8003704 <prvResetNextTaskUnblockTime+0x44>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <prvResetNextTaskUnblockTime+0x14>
 80036d0:	2301      	movs	r3, #1
 80036d2:	e000      	b.n	80036d6 <prvResetNextTaskUnblockTime+0x16>
 80036d4:	2300      	movs	r3, #0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80036da:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <prvResetNextTaskUnblockTime+0x48>)
 80036dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036e0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80036e2:	e008      	b.n	80036f6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80036e4:	4b07      	ldr	r3, [pc, #28]	; (8003704 <prvResetNextTaskUnblockTime+0x44>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	4a05      	ldr	r2, [pc, #20]	; (8003708 <prvResetNextTaskUnblockTime+0x48>)
 80036f4:	6013      	str	r3, [r2, #0]
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	20006398 	.word	0x20006398
 8003708:	20006400 	.word	0x20006400

0800370c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8003712:	4b05      	ldr	r3, [pc, #20]	; (8003728 <xTaskGetCurrentTaskHandle+0x1c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	607b      	str	r3, [r7, #4]

		return xReturn;
 8003718:	687b      	ldr	r3, [r7, #4]
	}
 800371a:	4618      	mov	r0, r3
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	200060ec 	.word	0x200060ec

0800372c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003732:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <xTaskGetSchedulerState+0x34>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d102      	bne.n	8003740 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800373a:	2301      	movs	r3, #1
 800373c:	607b      	str	r3, [r7, #4]
 800373e:	e008      	b.n	8003752 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003740:	4b08      	ldr	r3, [pc, #32]	; (8003764 <xTaskGetSchedulerState+0x38>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d102      	bne.n	800374e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003748:	2302      	movs	r3, #2
 800374a:	607b      	str	r3, [r7, #4]
 800374c:	e001      	b.n	8003752 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800374e:	2300      	movs	r3, #0
 8003750:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003752:	687b      	ldr	r3, [r7, #4]
	}
 8003754:	4618      	mov	r0, r3
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	200063ec 	.word	0x200063ec
 8003764:	20006408 	.word	0x20006408

08003768 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003768:	b590      	push	{r4, r7, lr}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 808b 	beq.w	8003892 <vTaskPriorityInherit+0x12a>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003780:	4b46      	ldr	r3, [pc, #280]	; (800389c <vTaskPriorityInherit+0x134>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	429a      	cmp	r2, r3
 8003788:	f080 8083 	bcs.w	8003892 <vTaskPriorityInherit+0x12a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	2b00      	cmp	r3, #0
 8003792:	db06      	blt.n	80037a2 <vTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003794:	4b41      	ldr	r3, [pc, #260]	; (800389c <vTaskPriorityInherit+0x134>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379a:	f1c3 0220 	rsb	r2, r3, #32
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6959      	ldr	r1, [r3, #20]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037aa:	4613      	mov	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	4413      	add	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4a3b      	ldr	r2, [pc, #236]	; (80038a0 <vTaskPriorityInherit+0x138>)
 80037b4:	4413      	add	r3, r2
 80037b6:	4299      	cmp	r1, r3
 80037b8:	d101      	bne.n	80037be <vTaskPriorityInherit+0x56>
 80037ba:	2301      	movs	r3, #1
 80037bc:	e000      	b.n	80037c0 <vTaskPriorityInherit+0x58>
 80037be:	2300      	movs	r3, #0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d041      	beq.n	8003848 <vTaskPriorityInherit+0xe0>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3304      	adds	r3, #4
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fd fb44 	bl	8000e56 <uxListRemove>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d115      	bne.n	8003800 <vTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d8:	4931      	ldr	r1, [pc, #196]	; (80038a0 <vTaskPriorityInherit+0x138>)
 80037da:	4613      	mov	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10a      	bne.n	8003800 <vTaskPriorityInherit+0x98>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ee:	2201      	movs	r2, #1
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	43da      	mvns	r2, r3
 80037f6:	4b2b      	ldr	r3, [pc, #172]	; (80038a4 <vTaskPriorityInherit+0x13c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4013      	ands	r3, r2
 80037fc:	4a29      	ldr	r2, [pc, #164]	; (80038a4 <vTaskPriorityInherit+0x13c>)
 80037fe:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003800:	4b26      	ldr	r3, [pc, #152]	; (800389c <vTaskPriorityInherit+0x134>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f001 f8d8 	bl	80049c0 <prvTraceGetTaskNumber>
 8003810:	4603      	mov	r3, r0
 8003812:	4618      	mov	r0, r3
 8003814:	f001 f9e6 	bl	8004be4 <prvTraceStoreTaskReady>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800381c:	2201      	movs	r2, #1
 800381e:	409a      	lsls	r2, r3
 8003820:	4b20      	ldr	r3, [pc, #128]	; (80038a4 <vTaskPriorityInherit+0x13c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4313      	orrs	r3, r2
 8003826:	4a1f      	ldr	r2, [pc, #124]	; (80038a4 <vTaskPriorityInherit+0x13c>)
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	4a1a      	ldr	r2, [pc, #104]	; (80038a0 <vTaskPriorityInherit+0x138>)
 8003838:	441a      	add	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	3304      	adds	r3, #4
 800383e:	4619      	mov	r1, r3
 8003840:	4610      	mov	r0, r2
 8003842:	f7fd faab 	bl	8000d9c <vListInsertEnd>
 8003846:	e004      	b.n	8003852 <vTaskPriorityInherit+0xea>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003848:	4b14      	ldr	r3, [pc, #80]	; (800389c <vTaskPriorityInherit+0x134>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f001 f8b4 	bl	80049c0 <prvTraceGetTaskNumber>
 8003858:	4603      	mov	r3, r0
 800385a:	461c      	mov	r4, r3
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f001 f8af 	bl	80049c0 <prvTraceGetTaskNumber>
 8003862:	4603      	mov	r3, r0
 8003864:	4619      	mov	r1, r3
 8003866:	2003      	movs	r0, #3
 8003868:	f001 fe68 	bl	800553c <prvTraceGetPriorityProperty>
 800386c:	4603      	mov	r3, r0
 800386e:	4622      	mov	r2, r4
 8003870:	2103      	movs	r1, #3
 8003872:	208e      	movs	r0, #142	; 0x8e
 8003874:	f001 fb66 	bl	8004f44 <prvTraceStoreKernelCallWithParam>
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f001 f8a1 	bl	80049c0 <prvTraceGetTaskNumber>
 800387e:	4603      	mov	r3, r0
 8003880:	4619      	mov	r1, r3
 8003882:	4b06      	ldr	r3, [pc, #24]	; (800389c <vTaskPriorityInherit+0x134>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003888:	b2db      	uxtb	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	2003      	movs	r0, #3
 800388e:	f001 fe19 	bl	80054c4 <prvTraceSetPriorityProperty>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003892:	bf00      	nop
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	bd90      	pop	{r4, r7, pc}
 800389a:	bf00      	nop
 800389c:	200060ec 	.word	0x200060ec
 80038a0:	200060f0 	.word	0x200060f0
 80038a4:	200063e8 	.word	0x200063e8

080038a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80038a8:	b590      	push	{r4, r7, lr}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 808b 	beq.w	80039d6 <xTaskPriorityDisinherit+0x12e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80038c0:	4b47      	ldr	r3, [pc, #284]	; (80039e0 <xTaskPriorityDisinherit+0x138>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d005      	beq.n	80038d6 <xTaskPriorityDisinherit+0x2e>
 80038ca:	f640 62c7 	movw	r2, #3783	; 0xec7
 80038ce:	4945      	ldr	r1, [pc, #276]	; (80039e4 <xTaskPriorityDisinherit+0x13c>)
 80038d0:	4845      	ldr	r0, [pc, #276]	; (80039e8 <xTaskPriorityDisinherit+0x140>)
 80038d2:	f002 ff95 	bl	8006800 <iprintf>

			configASSERT( pxTCB->uxMutexesHeld );
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d105      	bne.n	80038ea <xTaskPriorityDisinherit+0x42>
 80038de:	f640 62c9 	movw	r2, #3785	; 0xec9
 80038e2:	4940      	ldr	r1, [pc, #256]	; (80039e4 <xTaskPriorityDisinherit+0x13c>)
 80038e4:	4840      	ldr	r0, [pc, #256]	; (80039e8 <xTaskPriorityDisinherit+0x140>)
 80038e6:	f002 ff8b 	bl	8006800 <iprintf>
			( pxTCB->uxMutexesHeld )--;
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ee:	1e5a      	subs	r2, r3, #1
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d06a      	beq.n	80039d6 <xTaskPriorityDisinherit+0x12e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003904:	2b00      	cmp	r3, #0
 8003906:	d166      	bne.n	80039d6 <xTaskPriorityDisinherit+0x12e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	3304      	adds	r3, #4
 800390c:	4618      	mov	r0, r3
 800390e:	f7fd faa2 	bl	8000e56 <uxListRemove>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d115      	bne.n	8003944 <xTaskPriorityDisinherit+0x9c>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800391c:	4933      	ldr	r1, [pc, #204]	; (80039ec <xTaskPriorityDisinherit+0x144>)
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	440b      	add	r3, r1
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10a      	bne.n	8003944 <xTaskPriorityDisinherit+0x9c>
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	2201      	movs	r2, #1
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	43da      	mvns	r2, r3
 800393a:	4b2d      	ldr	r3, [pc, #180]	; (80039f0 <xTaskPriorityDisinherit+0x148>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4013      	ands	r3, r2
 8003940:	4a2b      	ldr	r2, [pc, #172]	; (80039f0 <xTaskPriorityDisinherit+0x148>)
 8003942:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003944:	68b8      	ldr	r0, [r7, #8]
 8003946:	f001 f83b 	bl	80049c0 <prvTraceGetTaskNumber>
 800394a:	4603      	mov	r3, r0
 800394c:	461c      	mov	r4, r3
 800394e:	68b8      	ldr	r0, [r7, #8]
 8003950:	f001 f836 	bl	80049c0 <prvTraceGetTaskNumber>
 8003954:	4603      	mov	r3, r0
 8003956:	4619      	mov	r1, r3
 8003958:	2003      	movs	r0, #3
 800395a:	f001 fdef 	bl	800553c <prvTraceGetPriorityProperty>
 800395e:	4603      	mov	r3, r0
 8003960:	4622      	mov	r2, r4
 8003962:	2103      	movs	r1, #3
 8003964:	208f      	movs	r0, #143	; 0x8f
 8003966:	f001 faed 	bl	8004f44 <prvTraceStoreKernelCallWithParam>
 800396a:	68b8      	ldr	r0, [r7, #8]
 800396c:	f001 f828 	bl	80049c0 <prvTraceGetTaskNumber>
 8003970:	4603      	mov	r3, r0
 8003972:	4619      	mov	r1, r3
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	2003      	movs	r0, #3
 800397e:	f001 fda1 	bl	80054c4 <prvTraceSetPriorityProperty>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398e:	f1c3 0220 	rsb	r2, r3, #32
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003996:	68b8      	ldr	r0, [r7, #8]
 8003998:	f001 f812 	bl	80049c0 <prvTraceGetTaskNumber>
 800399c:	4603      	mov	r3, r0
 800399e:	4618      	mov	r0, r3
 80039a0:	f001 f920 	bl	8004be4 <prvTraceStoreTaskReady>
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	2201      	movs	r2, #1
 80039aa:	409a      	lsls	r2, r3
 80039ac:	4b10      	ldr	r3, [pc, #64]	; (80039f0 <xTaskPriorityDisinherit+0x148>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	4a0f      	ldr	r2, [pc, #60]	; (80039f0 <xTaskPriorityDisinherit+0x148>)
 80039b4:	6013      	str	r3, [r2, #0]
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4a0a      	ldr	r2, [pc, #40]	; (80039ec <xTaskPriorityDisinherit+0x144>)
 80039c4:	441a      	add	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4619      	mov	r1, r3
 80039cc:	4610      	mov	r0, r2
 80039ce:	f7fd f9e5 	bl	8000d9c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80039d2:	2301      	movs	r3, #1
 80039d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80039d6:	68fb      	ldr	r3, [r7, #12]
	}
 80039d8:	4618      	mov	r0, r3
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd90      	pop	{r4, r7, pc}
 80039e0:	200060ec 	.word	0x200060ec
 80039e4:	08007818 	.word	0x08007818
 80039e8:	0800782c 	.word	0x0800782c
 80039ec:	200060f0 	.word	0x200060f0
 80039f0:	200063e8 	.word	0x200063e8

080039f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <pvTaskIncrementMutexHeldCount+0x24>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d004      	beq.n	8003a0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003a00:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <pvTaskIncrementMutexHeldCount+0x24>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a06:	3201      	adds	r2, #1
 8003a08:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 8003a0a:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <pvTaskIncrementMutexHeldCount+0x24>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
	}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	200060ec 	.word	0x200060ec

08003a1c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003a26:	4b29      	ldr	r3, [pc, #164]	; (8003acc <prvAddCurrentTaskToDelayedList+0xb0>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a2c:	4b28      	ldr	r3, [pc, #160]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	3304      	adds	r3, #4
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fd fa0f 	bl	8000e56 <uxListRemove>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10b      	bne.n	8003a56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003a3e:	4b24      	ldr	r3, [pc, #144]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a44:	2201      	movs	r2, #1
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	43da      	mvns	r2, r3
 8003a4c:	4b21      	ldr	r3, [pc, #132]	; (8003ad4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4013      	ands	r3, r2
 8003a52:	4a20      	ldr	r2, [pc, #128]	; (8003ad4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003a54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a5c:	d10a      	bne.n	8003a74 <prvAddCurrentTaskToDelayedList+0x58>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d007      	beq.n	8003a74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a64:	4b1a      	ldr	r3, [pc, #104]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	3304      	adds	r3, #4
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	481a      	ldr	r0, [pc, #104]	; (8003ad8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003a6e:	f7fd f995 	bl	8000d9c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a72:	e026      	b.n	8003ac2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4413      	add	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a7c:	4b14      	ldr	r3, [pc, #80]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a84:	68ba      	ldr	r2, [r7, #8]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d209      	bcs.n	8003aa0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a8c:	4b13      	ldr	r3, [pc, #76]	; (8003adc <prvAddCurrentTaskToDelayedList+0xc0>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4b0f      	ldr	r3, [pc, #60]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3304      	adds	r3, #4
 8003a96:	4619      	mov	r1, r3
 8003a98:	4610      	mov	r0, r2
 8003a9a:	f7fd f9a3 	bl	8000de4 <vListInsert>
}
 8003a9e:	e010      	b.n	8003ac2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	; (8003ae0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	4b0a      	ldr	r3, [pc, #40]	; (8003ad0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4610      	mov	r0, r2
 8003aae:	f7fd f999 	bl	8000de4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003ab2:	4b0c      	ldr	r3, [pc, #48]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68ba      	ldr	r2, [r7, #8]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d202      	bcs.n	8003ac2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003abc:	4a09      	ldr	r2, [pc, #36]	; (8003ae4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	6013      	str	r3, [r2, #0]
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	200063e4 	.word	0x200063e4
 8003ad0:	200060ec 	.word	0x200060ec
 8003ad4:	200063e8 	.word	0x200063e8
 8003ad8:	200063cc 	.word	0x200063cc
 8003adc:	2000639c 	.word	0x2000639c
 8003ae0:	20006398 	.word	0x20006398
 8003ae4:	20006400 	.word	0x20006400

08003ae8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003aee:	2300      	movs	r3, #0
 8003af0:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003af2:	f000 fb0d 	bl	8004110 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003af6:	4b0f      	ldr	r3, [pc, #60]	; (8003b34 <xTimerCreateTimerTask+0x4c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00b      	beq.n	8003b16 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003afe:	4b0e      	ldr	r3, [pc, #56]	; (8003b38 <xTimerCreateTimerTask+0x50>)
 8003b00:	9301      	str	r3, [sp, #4]
 8003b02:	231f      	movs	r3, #31
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	2300      	movs	r3, #0
 8003b08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b0c:	490b      	ldr	r1, [pc, #44]	; (8003b3c <xTimerCreateTimerTask+0x54>)
 8003b0e:	480c      	ldr	r0, [pc, #48]	; (8003b40 <xTimerCreateTimerTask+0x58>)
 8003b10:	f7fe fe12 	bl	8002738 <xTaskCreate>
 8003b14:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d105      	bne.n	8003b28 <xTimerCreateTimerTask+0x40>
 8003b1c:	f240 1233 	movw	r2, #307	; 0x133
 8003b20:	4908      	ldr	r1, [pc, #32]	; (8003b44 <xTimerCreateTimerTask+0x5c>)
 8003b22:	4809      	ldr	r0, [pc, #36]	; (8003b48 <xTimerCreateTimerTask+0x60>)
 8003b24:	f002 fe6c 	bl	8006800 <iprintf>
	return xReturn;
 8003b28:	687b      	ldr	r3, [r7, #4]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20006444 	.word	0x20006444
 8003b38:	20006448 	.word	0x20006448
 8003b3c:	0800786c 	.word	0x0800786c
 8003b40:	08003d39 	.word	0x08003d39
 8003b44:	08007874 	.word	0x08007874
 8003b48:	0800788c 	.word	0x0800788c

08003b4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b08a      	sub	sp, #40	; 0x28
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
 8003b58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d105      	bne.n	8003b70 <xTimerGenericCommand+0x24>
 8003b64:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8003b68:	4950      	ldr	r1, [pc, #320]	; (8003cac <xTimerGenericCommand+0x160>)
 8003b6a:	4851      	ldr	r0, [pc, #324]	; (8003cb0 <xTimerGenericCommand+0x164>)
 8003b6c:	f002 fe48 	bl	8006800 <iprintf>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003b70:	4b50      	ldr	r3, [pc, #320]	; (8003cb4 <xTimerGenericCommand+0x168>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 8093 	beq.w	8003ca0 <xTimerGenericCommand+0x154>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	2b05      	cmp	r3, #5
 8003b8a:	dc18      	bgt.n	8003bbe <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003b8c:	f7ff fdce 	bl	800372c <xTaskGetSchedulerState>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d109      	bne.n	8003baa <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003b96:	4b47      	ldr	r3, [pc, #284]	; (8003cb4 <xTimerGenericCommand+0x168>)
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	f107 0114 	add.w	r1, r7, #20
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ba2:	f7fd fe71 	bl	8001888 <xQueueGenericSend>
 8003ba6:	6278      	str	r0, [r7, #36]	; 0x24
 8003ba8:	e012      	b.n	8003bd0 <xTimerGenericCommand+0x84>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003baa:	4b42      	ldr	r3, [pc, #264]	; (8003cb4 <xTimerGenericCommand+0x168>)
 8003bac:	6818      	ldr	r0, [r3, #0]
 8003bae:	f107 0114 	add.w	r1, r7, #20
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f7fd fe67 	bl	8001888 <xQueueGenericSend>
 8003bba:	6278      	str	r0, [r7, #36]	; 0x24
 8003bbc:	e008      	b.n	8003bd0 <xTimerGenericCommand+0x84>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003bbe:	4b3d      	ldr	r3, [pc, #244]	; (8003cb4 <xTimerGenericCommand+0x168>)
 8003bc0:	6818      	ldr	r0, [r3, #0]
 8003bc2:	f107 0114 	add.w	r1, r7, #20
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	f7fd ffeb 	bl	8001ba4 <xQueueGenericSendFromISR>
 8003bce:	6278      	str	r0, [r7, #36]	; 0x24
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	dd64      	ble.n	8003ca0 <xTimerGenericCommand+0x154>
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d113      	bne.n	8003c04 <xTimerGenericCommand+0xb8>
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d101      	bne.n	8003be6 <xTimerGenericCommand+0x9a>
 8003be2:	20b4      	movs	r0, #180	; 0xb4
 8003be4:	e000      	b.n	8003be8 <xTimerGenericCommand+0x9c>
 8003be6:	20bd      	movs	r0, #189	; 0xbd
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d004      	beq.n	8003bf8 <xTimerGenericCommand+0xac>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	e000      	b.n	8003bfa <xTimerGenericCommand+0xae>
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2105      	movs	r1, #5
 8003bfe:	f001 f9a1 	bl	8004f44 <prvTraceStoreKernelCallWithParam>
 8003c02:	e04d      	b.n	8003ca0 <xTimerGenericCommand+0x154>
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2b05      	cmp	r3, #5
 8003c08:	d134      	bne.n	8003c74 <xTimerGenericCommand+0x128>
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d131      	bne.n	8003c74 <xTimerGenericCommand+0x128>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d003      	beq.n	8003c1e <xTimerGenericCommand+0xd2>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	e000      	b.n	8003c20 <xTimerGenericCommand+0xd4>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	461a      	mov	r2, r3
 8003c22:	2105      	movs	r1, #5
 8003c24:	20b5      	movs	r0, #181	; 0xb5
 8003c26:	f001 f8e9 	bl	8004dfc <prvTraceStoreKernelCall>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <xTimerGenericCommand+0xec>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	e000      	b.n	8003c3a <xTimerGenericCommand+0xee>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	2105      	movs	r1, #5
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f001 fb87 	bl	8005350 <prvTraceStoreObjectNameOnCloseEvent>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <xTimerGenericCommand+0x104>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	e000      	b.n	8003c52 <xTimerGenericCommand+0x106>
 8003c50:	2300      	movs	r3, #0
 8003c52:	2105      	movs	r1, #5
 8003c54:	4618      	mov	r0, r3
 8003c56:	f001 fbcd 	bl	80053f4 <prvTraceStoreObjectPropertiesOnCloseEvent>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <xTimerGenericCommand+0x11c>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	e000      	b.n	8003c6a <xTimerGenericCommand+0x11e>
 8003c68:	2300      	movs	r3, #0
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	2005      	movs	r0, #5
 8003c6e:	f001 fee7 	bl	8005a40 <prvTraceFreeObjectHandle>
 8003c72:	e015      	b.n	8003ca0 <xTimerGenericCommand+0x154>
 8003c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <xTimerGenericCommand+0x132>
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	e000      	b.n	8003c80 <xTimerGenericCommand+0x134>
 8003c7e:	2209      	movs	r2, #9
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	4413      	add	r3, r2
 8003c84:	f103 00b0 	add.w	r0, r3, #176	; 0xb0
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <xTimerGenericCommand+0x14a>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	e000      	b.n	8003c98 <xTimerGenericCommand+0x14c>
 8003c96:	2300      	movs	r3, #0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	2105      	movs	r1, #5
 8003c9c:	f001 f8ae 	bl	8004dfc <prvTraceStoreKernelCall>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3728      	adds	r7, #40	; 0x28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	08007874 	.word	0x08007874
 8003cb0:	0800788c 	.word	0x0800788c
 8003cb4:	20006444 	.word	0x20006444

08003cb8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af02      	add	r7, sp, #8
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003cc2:	4b1a      	ldr	r3, [pc, #104]	; (8003d2c <prvProcessExpiredTimer+0x74>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7fd f8c0 	bl	8000e56 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d11d      	bne.n	8003d1a <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	699a      	ldr	r2, [r3, #24]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	18d1      	adds	r1, r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f8c8 	bl	8003e80 <prvInsertTimerInActiveList>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d011      	beq.n	8003d1a <prvProcessExpiredTimer+0x62>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	2100      	movs	r1, #0
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f7ff ff23 	bl	8003b4c <xTimerGenericCommand>
 8003d06:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d105      	bne.n	8003d1a <prvProcessExpiredTimer+0x62>
 8003d0e:	f44f 7202 	mov.w	r2, #520	; 0x208
 8003d12:	4907      	ldr	r1, [pc, #28]	; (8003d30 <prvProcessExpiredTimer+0x78>)
 8003d14:	4807      	ldr	r0, [pc, #28]	; (8003d34 <prvProcessExpiredTimer+0x7c>)
 8003d16:	f002 fd73 	bl	8006800 <iprintf>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	4798      	blx	r3
}
 8003d22:	bf00      	nop
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	2000643c 	.word	0x2000643c
 8003d30:	08007874 	.word	0x08007874
 8003d34:	0800788c 	.word	0x0800788c

08003d38 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003d40:	f107 0308 	add.w	r3, r7, #8
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 f857 	bl	8003df8 <prvGetNextExpireTime>
 8003d4a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	4619      	mov	r1, r3
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 f803 	bl	8003d5c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003d56:	f000 f8d5 	bl	8003f04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003d5a:	e7f1      	b.n	8003d40 <prvTimerTask+0x8>

08003d5c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003d66:	f7ff f879 	bl	8002e5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d6a:	f107 0308 	add.w	r3, r7, #8
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 f866 	bl	8003e40 <prvSampleTimeNow>
 8003d74:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d130      	bne.n	8003dde <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <prvProcessTimerOrBlockTask+0x3c>
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d806      	bhi.n	8003d98 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003d8a:	f7ff f875 	bl	8002e78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003d8e:	68f9      	ldr	r1, [r7, #12]
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7ff ff91 	bl	8003cb8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003d96:	e024      	b.n	8003de2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d008      	beq.n	8003db0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003d9e:	4b13      	ldr	r3, [pc, #76]	; (8003dec <prvProcessTimerOrBlockTask+0x90>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	bf0c      	ite	eq
 8003da8:	2301      	moveq	r3, #1
 8003daa:	2300      	movne	r3, #0
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003db0:	4b0f      	ldr	r3, [pc, #60]	; (8003df0 <prvProcessTimerOrBlockTask+0x94>)
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	f7fe fbf5 	bl	80025ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003dc2:	f7ff f859 	bl	8002e78 <xTaskResumeAll>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10a      	bne.n	8003de2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003dcc:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <prvProcessTimerOrBlockTask+0x98>)
 8003dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	f3bf 8f6f 	isb	sy
}
 8003ddc:	e001      	b.n	8003de2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003dde:	f7ff f84b 	bl	8002e78 <xTaskResumeAll>
}
 8003de2:	bf00      	nop
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20006440 	.word	0x20006440
 8003df0:	20006444 	.word	0x20006444
 8003df4:	e000ed04 	.word	0xe000ed04

08003df8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003e00:	4b0e      	ldr	r3, [pc, #56]	; (8003e3c <prvGetNextExpireTime+0x44>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bf0c      	ite	eq
 8003e0a:	2301      	moveq	r3, #1
 8003e0c:	2300      	movne	r3, #0
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	461a      	mov	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d105      	bne.n	8003e2a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e1e:	4b07      	ldr	r3, [pc, #28]	; (8003e3c <prvGetNextExpireTime+0x44>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	e001      	b.n	8003e2e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	2000643c 	.word	0x2000643c

08003e40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003e48:	f7ff f8b8 	bl	8002fbc <xTaskGetTickCount>
 8003e4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003e4e:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <prvSampleTimeNow+0x3c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d205      	bcs.n	8003e64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003e58:	f000 f8fa 	bl	8004050 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	e002      	b.n	8003e6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003e6a:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <prvSampleTimeNow+0x3c>)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003e70:	68fb      	ldr	r3, [r7, #12]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	2000644c 	.word	0x2000644c

08003e80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d812      	bhi.n	8003ecc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	1ad2      	subs	r2, r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d302      	bcc.n	8003eba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	e01b      	b.n	8003ef2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003eba:	4b10      	ldr	r3, [pc, #64]	; (8003efc <prvInsertTimerInActiveList+0x7c>)
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	f7fc ff8d 	bl	8000de4 <vListInsert>
 8003eca:	e012      	b.n	8003ef2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d206      	bcs.n	8003ee2 <prvInsertTimerInActiveList+0x62>
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d302      	bcc.n	8003ee2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003edc:	2301      	movs	r3, #1
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	e007      	b.n	8003ef2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ee2:	4b07      	ldr	r3, [pc, #28]	; (8003f00 <prvInsertTimerInActiveList+0x80>)
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	3304      	adds	r3, #4
 8003eea:	4619      	mov	r1, r3
 8003eec:	4610      	mov	r0, r2
 8003eee:	f7fc ff79 	bl	8000de4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003ef2:	697b      	ldr	r3, [r7, #20]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20006440 	.word	0x20006440
 8003f00:	2000643c 	.word	0x2000643c

08003f04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08c      	sub	sp, #48	; 0x30
 8003f08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f0a:	e08b      	b.n	8004024 <prvProcessReceivedCommands+0x120>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	da14      	bge.n	8003f3c <prvProcessReceivedCommands+0x38>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003f12:	f107 0308 	add.w	r3, r7, #8
 8003f16:	3304      	adds	r3, #4
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d105      	bne.n	8003f2c <prvProcessReceivedCommands+0x28>
 8003f20:	f240 22e7 	movw	r2, #743	; 0x2e7
 8003f24:	4947      	ldr	r1, [pc, #284]	; (8004044 <prvProcessReceivedCommands+0x140>)
 8003f26:	4848      	ldr	r0, [pc, #288]	; (8004048 <prvProcessReceivedCommands+0x144>)
 8003f28:	f002 fc6a 	bl	8006800 <iprintf>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f32:	6850      	ldr	r0, [r2, #4]
 8003f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f36:	6892      	ldr	r2, [r2, #8]
 8003f38:	4611      	mov	r1, r2
 8003f3a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	db70      	blt.n	8004024 <prvProcessReceivedCommands+0x120>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d004      	beq.n	8003f58 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f4e:	6a3b      	ldr	r3, [r7, #32]
 8003f50:	3304      	adds	r3, #4
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fc ff7f 	bl	8000e56 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003f58:	1d3b      	adds	r3, r7, #4
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff ff70 	bl	8003e40 <prvSampleTimeNow>
 8003f60:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b09      	cmp	r3, #9
 8003f66:	d85c      	bhi.n	8004022 <prvProcessReceivedCommands+0x11e>
 8003f68:	a201      	add	r2, pc, #4	; (adr r2, 8003f70 <prvProcessReceivedCommands+0x6c>)
 8003f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f6e:	bf00      	nop
 8003f70:	08003f99 	.word	0x08003f99
 8003f74:	08003f99 	.word	0x08003f99
 8003f78:	08003f99 	.word	0x08003f99
 8003f7c:	08004025 	.word	0x08004025
 8003f80:	08003fed 	.word	0x08003fed
 8003f84:	0800401b 	.word	0x0800401b
 8003f88:	08003f99 	.word	0x08003f99
 8003f8c:	08003f99 	.word	0x08003f99
 8003f90:	08004025 	.word	0x08004025
 8003f94:	08003fed 	.word	0x08003fed
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	18d1      	adds	r1, r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	69fa      	ldr	r2, [r7, #28]
 8003fa4:	6a38      	ldr	r0, [r7, #32]
 8003fa6:	f7ff ff6b 	bl	8003e80 <prvInsertTimerInActiveList>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d039      	beq.n	8004024 <prvProcessReceivedCommands+0x120>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb4:	6a38      	ldr	r0, [r7, #32]
 8003fb6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	69db      	ldr	r3, [r3, #28]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d131      	bne.n	8004024 <prvProcessReceivedCommands+0x120>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	441a      	add	r2, r3
 8003fc8:	2300      	movs	r3, #0
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	2300      	movs	r3, #0
 8003fce:	2100      	movs	r1, #0
 8003fd0:	6a38      	ldr	r0, [r7, #32]
 8003fd2:	f7ff fdbb 	bl	8003b4c <xTimerGenericCommand>
 8003fd6:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d122      	bne.n	8004024 <prvProcessReceivedCommands+0x120>
 8003fde:	f240 3221 	movw	r2, #801	; 0x321
 8003fe2:	4918      	ldr	r1, [pc, #96]	; (8004044 <prvProcessReceivedCommands+0x140>)
 8003fe4:	4818      	ldr	r0, [pc, #96]	; (8004048 <prvProcessReceivedCommands+0x144>)
 8003fe6:	f002 fc0b 	bl	8006800 <iprintf>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8003fea:	e01b      	b.n	8004024 <prvProcessReceivedCommands+0x120>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d105      	bne.n	8004006 <prvProcessReceivedCommands+0x102>
 8003ffa:	f44f 724e 	mov.w	r2, #824	; 0x338
 8003ffe:	4911      	ldr	r1, [pc, #68]	; (8004044 <prvProcessReceivedCommands+0x140>)
 8004000:	4811      	ldr	r0, [pc, #68]	; (8004048 <prvProcessReceivedCommands+0x144>)
 8004002:	f002 fbfd 	bl	8006800 <iprintf>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004006:	6a3b      	ldr	r3, [r7, #32]
 8004008:	699a      	ldr	r2, [r3, #24]
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	18d1      	adds	r1, r2, r3
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	69fa      	ldr	r2, [r7, #28]
 8004012:	6a38      	ldr	r0, [r7, #32]
 8004014:	f7ff ff34 	bl	8003e80 <prvInsertTimerInActiveList>
					break;
 8004018:	e004      	b.n	8004024 <prvProcessReceivedCommands+0x120>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800401a:	6a38      	ldr	r0, [r7, #32]
 800401c:	f7fd fa0a 	bl	8001434 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004020:	e000      	b.n	8004024 <prvProcessReceivedCommands+0x120>

				default	:
					/* Don't expect to get here. */
					break;
 8004022:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004024:	4b09      	ldr	r3, [pc, #36]	; (800404c <prvProcessReceivedCommands+0x148>)
 8004026:	6818      	ldr	r0, [r3, #0]
 8004028:	f107 0108 	add.w	r1, r7, #8
 800402c:	2300      	movs	r3, #0
 800402e:	2200      	movs	r2, #0
 8004030:	f7fd ff7e 	bl	8001f30 <xQueueGenericReceive>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	f47f af68 	bne.w	8003f0c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800403c:	bf00      	nop
 800403e:	3728      	adds	r7, #40	; 0x28
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	08007874 	.word	0x08007874
 8004048:	0800788c 	.word	0x0800788c
 800404c:	20006444 	.word	0x20006444

08004050 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004056:	e040      	b.n	80040da <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004058:	4b29      	ldr	r3, [pc, #164]	; (8004100 <prvSwitchTimerLists+0xb0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004062:	4b27      	ldr	r3, [pc, #156]	; (8004100 <prvSwitchTimerLists+0xb0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	3304      	adds	r3, #4
 8004070:	4618      	mov	r0, r3
 8004072:	f7fc fef0 	bl	8000e56 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407a:	6938      	ldr	r0, [r7, #16]
 800407c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d129      	bne.n	80040da <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	699a      	ldr	r2, [r3, #24]
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	4413      	add	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	429a      	cmp	r2, r3
 8004096:	d90e      	bls.n	80040b6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80040a4:	4b16      	ldr	r3, [pc, #88]	; (8004100 <prvSwitchTimerLists+0xb0>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	3304      	adds	r3, #4
 80040ac:	4619      	mov	r1, r3
 80040ae:	4610      	mov	r0, r2
 80040b0:	f7fc fe98 	bl	8000de4 <vListInsert>
 80040b4:	e011      	b.n	80040da <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80040b6:	2300      	movs	r3, #0
 80040b8:	9300      	str	r3, [sp, #0]
 80040ba:	2300      	movs	r3, #0
 80040bc:	697a      	ldr	r2, [r7, #20]
 80040be:	2100      	movs	r1, #0
 80040c0:	6938      	ldr	r0, [r7, #16]
 80040c2:	f7ff fd43 	bl	8003b4c <xTimerGenericCommand>
 80040c6:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d105      	bne.n	80040da <prvSwitchTimerLists+0x8a>
 80040ce:	f240 3292 	movw	r2, #914	; 0x392
 80040d2:	490c      	ldr	r1, [pc, #48]	; (8004104 <prvSwitchTimerLists+0xb4>)
 80040d4:	480c      	ldr	r0, [pc, #48]	; (8004108 <prvSwitchTimerLists+0xb8>)
 80040d6:	f002 fb93 	bl	8006800 <iprintf>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80040da:	4b09      	ldr	r3, [pc, #36]	; (8004100 <prvSwitchTimerLists+0xb0>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1b9      	bne.n	8004058 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80040e4:	4b06      	ldr	r3, [pc, #24]	; (8004100 <prvSwitchTimerLists+0xb0>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 80040ea:	4b08      	ldr	r3, [pc, #32]	; (800410c <prvSwitchTimerLists+0xbc>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a04      	ldr	r2, [pc, #16]	; (8004100 <prvSwitchTimerLists+0xb0>)
 80040f0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80040f2:	4a06      	ldr	r2, [pc, #24]	; (800410c <prvSwitchTimerLists+0xbc>)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6013      	str	r3, [r2, #0]
}
 80040f8:	bf00      	nop
 80040fa:	3718      	adds	r7, #24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	2000643c 	.word	0x2000643c
 8004104:	08007874 	.word	0x08007874
 8004108:	0800788c 	.word	0x0800788c
 800410c:	20006440 	.word	0x20006440

08004110 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004114:	f7fc ffc8 	bl	80010a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004118:	4b12      	ldr	r3, [pc, #72]	; (8004164 <prvCheckForValidListAndQueue+0x54>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d11d      	bne.n	800415c <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8004120:	4811      	ldr	r0, [pc, #68]	; (8004168 <prvCheckForValidListAndQueue+0x58>)
 8004122:	f7fc fe0e 	bl	8000d42 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004126:	4811      	ldr	r0, [pc, #68]	; (800416c <prvCheckForValidListAndQueue+0x5c>)
 8004128:	f7fc fe0b 	bl	8000d42 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800412c:	4b10      	ldr	r3, [pc, #64]	; (8004170 <prvCheckForValidListAndQueue+0x60>)
 800412e:	4a0e      	ldr	r2, [pc, #56]	; (8004168 <prvCheckForValidListAndQueue+0x58>)
 8004130:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004132:	4b10      	ldr	r3, [pc, #64]	; (8004174 <prvCheckForValidListAndQueue+0x64>)
 8004134:	4a0d      	ldr	r2, [pc, #52]	; (800416c <prvCheckForValidListAndQueue+0x5c>)
 8004136:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004138:	2200      	movs	r2, #0
 800413a:	2110      	movs	r1, #16
 800413c:	2005      	movs	r0, #5
 800413e:	f7fd faf9 	bl	8001734 <xQueueGenericCreate>
 8004142:	4602      	mov	r2, r0
 8004144:	4b07      	ldr	r3, [pc, #28]	; (8004164 <prvCheckForValidListAndQueue+0x54>)
 8004146:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004148:	4b06      	ldr	r3, [pc, #24]	; (8004164 <prvCheckForValidListAndQueue+0x54>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004150:	4b04      	ldr	r3, [pc, #16]	; (8004164 <prvCheckForValidListAndQueue+0x54>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4908      	ldr	r1, [pc, #32]	; (8004178 <prvCheckForValidListAndQueue+0x68>)
 8004156:	4618      	mov	r0, r3
 8004158:	f7fe f9f0 	bl	800253c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800415c:	f7fc ffd0 	bl	8001100 <vPortExitCritical>
}
 8004160:	bf00      	nop
 8004162:	bd80      	pop	{r7, pc}
 8004164:	20006444 	.word	0x20006444
 8004168:	20006414 	.word	0x20006414
 800416c:	20006428 	.word	0x20006428
 8004170:	2000643c 	.word	0x2000643c
 8004174:	20006440 	.word	0x20006440
 8004178:	0800789c 	.word	0x0800789c

0800417c <BEEP_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF8		    
//BEEP IO
void BEEP_Init(void)
{   
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//GPIOF
 8004182:	2101      	movs	r1, #1
 8004184:	2020      	movs	r0, #32
 8004186:	f7fc fb03 	bl	8000790 <RCC_AHB1PeriphClockCmd>
  
  //GPIOF8
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;//BEEP
 800418a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800418e:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//
 8004190:	2301      	movs	r3, #1
 8004192:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//
 8004194:	2300      	movs	r3, #0
 8004196:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8004198:	2303      	movs	r3, #3
 800419a:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//
 800419c:	2302      	movs	r3, #2
 800419e:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOF, &GPIO_InitStructure);//GPIO
 80041a0:	463b      	mov	r3, r7
 80041a2:	4619      	mov	r1, r3
 80041a4:	4805      	ldr	r0, [pc, #20]	; (80041bc <BEEP_Init+0x40>)
 80041a6:	f7fc f93b 	bl	8000420 <GPIO_Init>
	
  GPIO_ResetBits(GPIOF,GPIO_Pin_8);  //GPIOF8 
 80041aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041ae:	4803      	ldr	r0, [pc, #12]	; (80041bc <BEEP_Init+0x40>)
 80041b0:	f7fc f9ed 	bl	800058e <GPIO_ResetBits>
}
 80041b4:	bf00      	nop
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021400 	.word	0x40021400

080041c0 <EXTI4_IRQHandler>:
//
 TaskHandle_t Task2Task_Handler;

//4
void EXTI4_IRQHandler(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
	BaseType_t YieldRequired;
	
	delay_xms(20);	//
 80041c6:	2014      	movs	r0, #20
 80041c8:	f000 faec 	bl	80047a4 <delay_xms>
	if(KEY0==0)	 
 80041cc:	2110      	movs	r1, #16
 80041ce:	4812      	ldr	r0, [pc, #72]	; (8004218 <EXTI4_IRQHandler+0x58>)
 80041d0:	f7fc f9b4 	bl	800053c <GPIO_ReadInputDataBit>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d116      	bne.n	8004208 <EXTI4_IRQHandler+0x48>
	{				 
		YieldRequired=xTaskResumeFromISR(Task2Task_Handler);//2
 80041da:	4b10      	ldr	r3, [pc, #64]	; (800421c <EXTI4_IRQHandler+0x5c>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fe fd6e 	bl	8002cc0 <xTaskResumeFromISR>
 80041e4:	6078      	str	r0, [r7, #4]
		printf("2!\r\n");
 80041e6:	480e      	ldr	r0, [pc, #56]	; (8004220 <EXTI4_IRQHandler+0x60>)
 80041e8:	f002 fb7e 	bl	80068e8 <puts>
		if(YieldRequired==pdTRUE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d10a      	bne.n	8004208 <EXTI4_IRQHandler+0x48>
		{
			/*xTaskResumeFromISR()pdTRUE
			(),
			*/
			portYIELD_FROM_ISR(YieldRequired);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d007      	beq.n	8004208 <EXTI4_IRQHandler+0x48>
 80041f8:	4b0a      	ldr	r3, [pc, #40]	; (8004224 <EXTI4_IRQHandler+0x64>)
 80041fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	f3bf 8f4f 	dsb	sy
 8004204:	f3bf 8f6f 	isb	sy
		}
	}		 
	 EXTI_ClearITPendingBit(EXTI_Line4);//LINE4  
 8004208:	2010      	movs	r0, #16
 800420a:	f7fc f8f9 	bl	8000400 <EXTI_ClearITPendingBit>
}
 800420e:	bf00      	nop
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40021000 	.word	0x40021000
 800421c:	200065c0 	.word	0x200065c0
 8004220:	080078a4 	.word	0x080078a4
 8004224:	e000ed04 	.word	0xe000ed04

08004228 <KEY_Init>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	 

//
void KEY_Init(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//GPIOA,GPIOE
 800422e:	2101      	movs	r1, #1
 8004230:	2011      	movs	r0, #17
 8004232:	f7fc faad 	bl	8000790 <RCC_AHB1PeriphClockCmd>
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2
 8004236:	231c      	movs	r3, #28
 8004238:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//
 800423a:	2300      	movs	r3, #0
 800423c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
 800423e:	2303      	movs	r3, #3
 8004240:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//
 8004242:	2301      	movs	r3, #1
 8004244:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOE, &GPIO_InitStructure);//GPIOE2,3,4
 8004246:	463b      	mov	r3, r7
 8004248:	4619      	mov	r1, r3
 800424a:	4808      	ldr	r0, [pc, #32]	; (800426c <KEY_Init+0x44>)
 800424c:	f7fc f8e8 	bl	8000420 <GPIO_Init>
	
	 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//WK_UPPA0
 8004250:	2301      	movs	r3, #1
 8004252:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN ;//
 8004254:	2302      	movs	r3, #2
 8004256:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);//GPIOA0
 8004258:	463b      	mov	r3, r7
 800425a:	4619      	mov	r1, r3
 800425c:	4804      	ldr	r0, [pc, #16]	; (8004270 <KEY_Init+0x48>)
 800425e:	f7fc f8df 	bl	8000420 <GPIO_Init>
 
} 
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40021000 	.word	0x40021000
 8004270:	40020000 	.word	0x40020000

08004274 <LED_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF9PF10.		    
//LED IO
void LED_Init(void)
{    	 
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	//GPIOF
 800427a:	2101      	movs	r1, #1
 800427c:	2020      	movs	r0, #32
 800427e:	f7fc fa87 	bl	8000790 <RCC_AHB1PeriphClockCmd>

	//GPIOF9,F10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;	//LED0LED1IO
 8004282:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004286:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;			//
 8004288:	2301      	movs	r3, #1
 800428a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;			//
 800428c:	2300      	movs	r3, #0
 800428e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;		//100MHz
 8004290:	2303      	movs	r3, #3
 8004292:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;			//
 8004294:	2301      	movs	r3, #1
 8004296:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);					//GPIO
 8004298:	463b      	mov	r3, r7
 800429a:	4619      	mov	r1, r3
 800429c:	4805      	ldr	r0, [pc, #20]	; (80042b4 <LED_Init+0x40>)
 800429e:	f7fc f8bf 	bl	8000420 <GPIO_Init>
	GPIO_SetBits(GPIOF,GPIO_Pin_9 | GPIO_Pin_10);			//GPIOF9,F10
 80042a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80042a6:	4803      	ldr	r0, [pc, #12]	; (80042b4 <LED_Init+0x40>)
 80042a8:	f7fc f962 	bl	8000570 <GPIO_SetBits>

}
 80042ac:	bf00      	nop
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021400 	.word	0x40021400

080042b8 <ConfigureTimeForRunTimeStats>:
//FreeRTOS
volatile unsigned long long FreeRTOSRunTimeTicks;

//TIM3FreeRTOS
void ConfigureTimeForRunTimeStats(void)
{
 80042b8:	b598      	push	{r3, r4, r7, lr}
 80042ba:	af00      	add	r7, sp, #0
	//384M84-13
	//84M/84=1M50-150us
	FreeRTOSRunTimeTicks=0;
 80042bc:	4a06      	ldr	r2, [pc, #24]	; (80042d8 <ConfigureTimeForRunTimeStats+0x20>)
 80042be:	f04f 0300 	mov.w	r3, #0
 80042c2:	f04f 0400 	mov.w	r4, #0
 80042c6:	e882 0018 	stmia.w	r2, {r3, r4}
	TIM3_Int_Init(50-1,84-1);	//TIM3
 80042ca:	2153      	movs	r1, #83	; 0x53
 80042cc:	2031      	movs	r0, #49	; 0x31
 80042ce:	f000 f805 	bl	80042dc <TIM3_Int_Init>
}
 80042d2:	bf00      	nop
 80042d4:	bd98      	pop	{r3, r4, r7, pc}
 80042d6:	bf00      	nop
 80042d8:	200065c8 	.word	0x200065c8

080042dc <TIM3_Int_Init>:
//psc
//:Tout=((arr+1)*(psc+1))/Ft us.
//Ft=,:Mhz
//3!
void TIM3_Int_Init(u16 arr,u16 psc)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	460a      	mov	r2, r1
 80042e6:	80fb      	strh	r3, [r7, #6]
 80042e8:	4613      	mov	r3, r2
 80042ea:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);  ///TIM3
 80042ec:	2101      	movs	r1, #1
 80042ee:	2002      	movs	r0, #2
 80042f0:	f7fc fa6e 	bl	80007d0 <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseInitStructure.TIM_Period = arr; 	//
 80042f4:	88fb      	ldrh	r3, [r7, #6]
 80042f6:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler=psc;  //
 80042f8:	88bb      	ldrh	r3, [r7, #4]
 80042fa:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //
 80042fc:	2300      	movs	r3, #0
 80042fe:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8004300:	2300      	movs	r3, #0
 8004302:	82bb      	strh	r3, [r7, #20]
	
	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitStructure);//TIM3
 8004304:	f107 030c 	add.w	r3, r7, #12
 8004308:	4619      	mov	r1, r3
 800430a:	480e      	ldr	r0, [pc, #56]	; (8004344 <TIM3_Int_Init+0x68>)
 800430c:	f7fc faa0 	bl	8000850 <TIM_TimeBaseInit>
	
	TIM_ITConfig(TIM3,TIM_IT_Update,ENABLE); //3
 8004310:	2201      	movs	r2, #1
 8004312:	2101      	movs	r1, #1
 8004314:	480b      	ldr	r0, [pc, #44]	; (8004344 <TIM3_Int_Init+0x68>)
 8004316:	f7fc fb27 	bl	8000968 <TIM_ITConfig>
	TIM_Cmd(TIM3,ENABLE); //3
 800431a:	2101      	movs	r1, #1
 800431c:	4809      	ldr	r0, [pc, #36]	; (8004344 <TIM3_Int_Init+0x68>)
 800431e:	f7fc fb03 	bl	8000928 <TIM_Cmd>
	
	NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQn; //3
 8004322:	231d      	movs	r3, #29
 8004324:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x01; //1
 8004326:	2301      	movs	r3, #1
 8004328:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x00; //0
 800432a:	2300      	movs	r3, #0
 800432c:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
 800432e:	2301      	movs	r3, #1
 8004330:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8004332:	f107 0308 	add.w	r3, r7, #8
 8004336:	4618      	mov	r0, r3
 8004338:	f7fb ffe4 	bl	8000304 <NVIC_Init>
}
 800433c:	bf00      	nop
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40000400 	.word	0x40000400

08004348 <TIM3_IRQHandler>:

//3
void TIM3_IRQHandler(void)
{
 8004348:	b598      	push	{r3, r4, r7, lr}
 800434a:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //
 800434c:	2101      	movs	r1, #1
 800434e:	480a      	ldr	r0, [pc, #40]	; (8004378 <TIM3_IRQHandler+0x30>)
 8004350:	f7fc fb2e 	bl	80009b0 <TIM_GetITStatus>
 8004354:	4603      	mov	r3, r0
 8004356:	2b01      	cmp	r3, #1
 8004358:	d107      	bne.n	800436a <TIM3_IRQHandler+0x22>
	{
		FreeRTOSRunTimeTicks++;
 800435a:	4b08      	ldr	r3, [pc, #32]	; (800437c <TIM3_IRQHandler+0x34>)
 800435c:	cb18      	ldmia	r3, {r3, r4}
 800435e:	3301      	adds	r3, #1
 8004360:	f144 0400 	adc.w	r4, r4, #0
 8004364:	4a05      	ldr	r2, [pc, #20]	; (800437c <TIM3_IRQHandler+0x34>)
 8004366:	e882 0018 	stmia.w	r2, {r3, r4}
	}
	TIM_ClearITPendingBit(TIM3,TIM_IT_Update);  //
 800436a:	2101      	movs	r1, #1
 800436c:	4802      	ldr	r0, [pc, #8]	; (8004378 <TIM3_IRQHandler+0x30>)
 800436e:	f7fc fb49 	bl	8000a04 <TIM_ClearITPendingBit>
}
 8004372:	bf00      	nop
 8004374:	bd98      	pop	{r3, r4, r7, pc}
 8004376:	bf00      	nop
 8004378:	40000400 	.word	0x40000400
 800437c:	200065c8 	.word	0x200065c8

08004380 <mymemset>:
//
//*s:
//c :
//count:()
void mymemset(void *s,u8 c,u32 count)  
{  
 8004380:	b480      	push	{r7}
 8004382:	b087      	sub	sp, #28
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	460b      	mov	r3, r1
 800438a:	607a      	str	r2, [r7, #4]
 800438c:	72fb      	strb	r3, [r7, #11]
    u8 *xs = s;  
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	617b      	str	r3, [r7, #20]
    while(count--)*xs++=c;  
 8004392:	e004      	b.n	800439e <mymemset+0x1e>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	617a      	str	r2, [r7, #20]
 800439a:	7afa      	ldrb	r2, [r7, #11]
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	1e5a      	subs	r2, r3, #1
 80043a2:	607a      	str	r2, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f5      	bne.n	8004394 <mymemset+0x14>
}	   
 80043a8:	bf00      	nop
 80043aa:	371c      	adds	r7, #28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <my_mem_init>:
//  
//memx:
void my_mem_init(u8 memx)  
{  
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	4603      	mov	r3, r0
 80043bc:	71fb      	strb	r3, [r7, #7]
    mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//  
 80043be:	79fb      	ldrb	r3, [r7, #7]
 80043c0:	4a12      	ldr	r2, [pc, #72]	; (800440c <my_mem_init+0x58>)
 80043c2:	3304      	adds	r3, #4
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4413      	add	r3, r2
 80043c8:	6858      	ldr	r0, [r3, #4]
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	4a10      	ldr	r2, [pc, #64]	; (8004410 <my_mem_init+0x5c>)
 80043ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	461a      	mov	r2, r3
 80043d6:	2100      	movs	r1, #0
 80043d8:	f7ff ffd2 	bl	8004380 <mymemset>
	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//  
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	4a0b      	ldr	r2, [pc, #44]	; (800440c <my_mem_init+0x58>)
 80043e0:	3302      	adds	r3, #2
 80043e2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80043e6:	79fb      	ldrb	r3, [r7, #7]
 80043e8:	4a0a      	ldr	r2, [pc, #40]	; (8004414 <my_mem_init+0x60>)
 80043ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ee:	461a      	mov	r2, r3
 80043f0:	2100      	movs	r1, #0
 80043f2:	f7ff ffc5 	bl	8004380 <mymemset>
	mallco_dev.memrdy[memx]=1;								//OK  
 80043f6:	79fb      	ldrb	r3, [r7, #7]
 80043f8:	4a04      	ldr	r2, [pc, #16]	; (800440c <my_mem_init+0x58>)
 80043fa:	4413      	add	r3, r2
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2020 	strb.w	r2, [r3, #32]
}  
 8004402:	bf00      	nop
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	20000014 	.word	0x20000014
 8004410:	08008cdc 	.word	0x08008cdc
 8004414:	08008cf4 	.word	0x08008cf4

08004418 <my_mem_perused>:
//
//memx:
//:(0~100)
u8 my_mem_perused(u8 memx)  
{  
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	71fb      	strb	r3, [r7, #7]
    u32 used=0;  
 8004422:	2300      	movs	r3, #0
 8004424:	60fb      	str	r3, [r7, #12]
    u32 i;  
    for(i=0;i<memtblsize[memx];i++)  
 8004426:	2300      	movs	r3, #0
 8004428:	60bb      	str	r3, [r7, #8]
 800442a:	e011      	b.n	8004450 <my_mem_perused+0x38>
    {  
        if(mallco_dev.memmap[memx][i])used++; 
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	4a14      	ldr	r2, [pc, #80]	; (8004480 <my_mem_perused+0x68>)
 8004430:	3304      	adds	r3, #4
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	4413      	add	r3, r2
 800443e:	881b      	ldrh	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <my_mem_perused+0x32>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	3301      	adds	r3, #1
 8004448:	60fb      	str	r3, [r7, #12]
    for(i=0;i<memtblsize[memx];i++)  
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	3301      	adds	r3, #1
 800444e:	60bb      	str	r3, [r7, #8]
 8004450:	79fb      	ldrb	r3, [r7, #7]
 8004452:	4a0c      	ldr	r2, [pc, #48]	; (8004484 <my_mem_perused+0x6c>)
 8004454:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	429a      	cmp	r2, r3
 800445c:	d8e6      	bhi.n	800442c <my_mem_perused+0x14>
    } 
    return (used*100)/(memtblsize[memx]);  
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2264      	movs	r2, #100	; 0x64
 8004462:	fb02 f203 	mul.w	r2, r2, r3
 8004466:	79fb      	ldrb	r3, [r7, #7]
 8004468:	4906      	ldr	r1, [pc, #24]	; (8004484 <my_mem_perused+0x6c>)
 800446a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800446e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004472:	b2db      	uxtb	r3, r3
}  
 8004474:	4618      	mov	r0, r3
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	20000014 	.word	0x20000014
 8004484:	08008cdc 	.word	0x08008cdc

08004488 <my_mem_malloc>:
//()
//memx:
//size:()
//:0XFFFFFFFF,;, 
u32 my_mem_malloc(u8 memx,u32 size)  
{  
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	4603      	mov	r3, r0
 8004490:	6039      	str	r1, [r7, #0]
 8004492:	71fb      	strb	r3, [r7, #7]
    signed long offset=0;  
 8004494:	2300      	movs	r3, #0
 8004496:	617b      	str	r3, [r7, #20]
    u32 nmemb;	//  
	u32 cmemb=0;//
 8004498:	2300      	movs	r3, #0
 800449a:	60fb      	str	r3, [r7, #12]
    u32 i;  
    if(!mallco_dev.memrdy[memx])mallco_dev.init(memx);//, 
 800449c:	79fb      	ldrb	r3, [r7, #7]
 800449e:	4a38      	ldr	r2, [pc, #224]	; (8004580 <my_mem_malloc+0xf8>)
 80044a0:	4413      	add	r3, r2
 80044a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d104      	bne.n	80044b4 <my_mem_malloc+0x2c>
 80044aa:	4b35      	ldr	r3, [pc, #212]	; (8004580 <my_mem_malloc+0xf8>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	79fa      	ldrb	r2, [r7, #7]
 80044b0:	4610      	mov	r0, r2
 80044b2:	4798      	blx	r3
    if(size==0)return 0XFFFFFFFF;//
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d102      	bne.n	80044c0 <my_mem_malloc+0x38>
 80044ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044be:	e05b      	b.n	8004578 <my_mem_malloc+0xf0>
    nmemb=size/memblksize[memx];  	//
 80044c0:	79fb      	ldrb	r3, [r7, #7]
 80044c2:	4a30      	ldr	r2, [pc, #192]	; (8004584 <my_mem_malloc+0xfc>)
 80044c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044c8:	683a      	ldr	r2, [r7, #0]
 80044ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ce:	613b      	str	r3, [r7, #16]
    if(size%memblksize[memx])nmemb++;  
 80044d0:	79fb      	ldrb	r3, [r7, #7]
 80044d2:	4a2c      	ldr	r2, [pc, #176]	; (8004584 <my_mem_malloc+0xfc>)
 80044d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	fbb3 f1f2 	udiv	r1, r3, r2
 80044de:	fb02 f201 	mul.w	r2, r2, r1
 80044e2:	1a9b      	subs	r3, r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d002      	beq.n	80044ee <my_mem_malloc+0x66>
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	3301      	adds	r3, #1
 80044ec:	613b      	str	r3, [r7, #16]
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//  
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	4a25      	ldr	r2, [pc, #148]	; (8004588 <my_mem_malloc+0x100>)
 80044f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044f6:	3b01      	subs	r3, #1
 80044f8:	617b      	str	r3, [r7, #20]
 80044fa:	e038      	b.n	800456e <my_mem_malloc+0xe6>
    {     
		if(!mallco_dev.memmap[memx][offset])cmemb++;//
 80044fc:	79fb      	ldrb	r3, [r7, #7]
 80044fe:	4a20      	ldr	r2, [pc, #128]	; (8004580 <my_mem_malloc+0xf8>)
 8004500:	3304      	adds	r3, #4
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4413      	add	r3, r2
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	4413      	add	r3, r2
 800450e:	881b      	ldrh	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d103      	bne.n	800451c <my_mem_malloc+0x94>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3301      	adds	r3, #1
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	e001      	b.n	8004520 <my_mem_malloc+0x98>
		else cmemb=0;								//
 800451c:	2300      	movs	r3, #0
 800451e:	60fb      	str	r3, [r7, #12]
		if(cmemb==nmemb)							//nmemb
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	429a      	cmp	r2, r3
 8004526:	d11f      	bne.n	8004568 <my_mem_malloc+0xe0>
		{
            for(i=0;i<nmemb;i++)  					// 
 8004528:	2300      	movs	r3, #0
 800452a:	60bb      	str	r3, [r7, #8]
 800452c:	e010      	b.n	8004550 <my_mem_malloc+0xc8>
            {  
                mallco_dev.memmap[memx][offset+i]=nmemb;  
 800452e:	79fb      	ldrb	r3, [r7, #7]
 8004530:	4a13      	ldr	r2, [pc, #76]	; (8004580 <my_mem_malloc+0xf8>)
 8004532:	3304      	adds	r3, #4
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	4413      	add	r3, r2
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	6979      	ldr	r1, [r7, #20]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	440b      	add	r3, r1
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	4413      	add	r3, r2
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	b292      	uxth	r2, r2
 8004548:	801a      	strh	r2, [r3, #0]
            for(i=0;i<nmemb;i++)  					// 
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	3301      	adds	r3, #1
 800454e:	60bb      	str	r3, [r7, #8]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	429a      	cmp	r2, r3
 8004556:	d3ea      	bcc.n	800452e <my_mem_malloc+0xa6>
            }  
            return (offset*memblksize[memx]);//  
 8004558:	79fb      	ldrb	r3, [r7, #7]
 800455a:	4a0a      	ldr	r2, [pc, #40]	; (8004584 <my_mem_malloc+0xfc>)
 800455c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	fb02 f303 	mul.w	r3, r2, r3
 8004566:	e007      	b.n	8004578 <my_mem_malloc+0xf0>
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//  
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	3b01      	subs	r3, #1
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2b00      	cmp	r3, #0
 8004572:	dac3      	bge.n	80044fc <my_mem_malloc+0x74>
		}
    }  
    return 0XFFFFFFFF;//  
 8004574:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}  
 8004578:	4618      	mov	r0, r3
 800457a:	3718      	adds	r7, #24
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	20000014 	.word	0x20000014
 8004584:	08008ce8 	.word	0x08008ce8
 8004588:	08008cdc 	.word	0x08008cdc

0800458c <my_mem_free>:
//() 
//memx:
//offset:
//:0,;1,;  
u8 my_mem_free(u8 memx,u32 offset)  
{  
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	6039      	str	r1, [r7, #0]
 8004596:	71fb      	strb	r3, [r7, #7]
    int i;  
    if(!mallco_dev.memrdy[memx])//,
 8004598:	79fb      	ldrb	r3, [r7, #7]
 800459a:	4a22      	ldr	r2, [pc, #136]	; (8004624 <my_mem_free+0x98>)
 800459c:	4413      	add	r3, r2
 800459e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <my_mem_free+0x28>
	{
		mallco_dev.init(memx);    
 80045a6:	4b1f      	ldr	r3, [pc, #124]	; (8004624 <my_mem_free+0x98>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	79fa      	ldrb	r2, [r7, #7]
 80045ac:	4610      	mov	r0, r2
 80045ae:	4798      	blx	r3
        return 1;//  
 80045b0:	2301      	movs	r3, #1
 80045b2:	e033      	b.n	800461c <my_mem_free+0x90>
    }  
    if(offset<memsize[memx])//. 
 80045b4:	79fb      	ldrb	r3, [r7, #7]
 80045b6:	4a1c      	ldr	r2, [pc, #112]	; (8004628 <my_mem_free+0x9c>)
 80045b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d92b      	bls.n	800461a <my_mem_free+0x8e>
    {  
        int index=offset/memblksize[memx];			//  
 80045c2:	79fb      	ldrb	r3, [r7, #7]
 80045c4:	4a19      	ldr	r2, [pc, #100]	; (800462c <my_mem_free+0xa0>)
 80045c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d0:	613b      	str	r3, [r7, #16]
        int nmemb=mallco_dev.memmap[memx][index];	//
 80045d2:	79fb      	ldrb	r3, [r7, #7]
 80045d4:	4a13      	ldr	r2, [pc, #76]	; (8004624 <my_mem_free+0x98>)
 80045d6:	3304      	adds	r3, #4
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	4413      	add	r3, r2
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	4413      	add	r3, r2
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	60fb      	str	r3, [r7, #12]
        for(i=0;i<nmemb;i++)  						//
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]
 80045ec:	e00f      	b.n	800460e <my_mem_free+0x82>
        {  
            mallco_dev.memmap[memx][index+i]=0;  
 80045ee:	79fb      	ldrb	r3, [r7, #7]
 80045f0:	4a0c      	ldr	r2, [pc, #48]	; (8004624 <my_mem_free+0x98>)
 80045f2:	3304      	adds	r3, #4
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	6939      	ldr	r1, [r7, #16]
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	440b      	add	r3, r1
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	4413      	add	r3, r2
 8004604:	2200      	movs	r2, #0
 8004606:	801a      	strh	r2, [r3, #0]
        for(i=0;i<nmemb;i++)  						//
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	3301      	adds	r3, #1
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	429a      	cmp	r2, r3
 8004614:	dbeb      	blt.n	80045ee <my_mem_free+0x62>
        }  
        return 0;  
 8004616:	2300      	movs	r3, #0
 8004618:	e000      	b.n	800461c <my_mem_free+0x90>
    }else return 2;//.  
 800461a:	2302      	movs	r3, #2
}  
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000014 	.word	0x20000014
 8004628:	08008cf4 	.word	0x08008cf4
 800462c:	08008ce8 	.word	0x08008ce8

08004630 <myfree>:
//() 
//memx:
//ptr: 
void myfree(u8 memx,void *ptr)  
{  
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	6039      	str	r1, [r7, #0]
 800463a:	71fb      	strb	r3, [r7, #7]
	u32 offset;   
	if(ptr==NULL)return;//0.  
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00d      	beq.n	800465e <myfree+0x2e>
 	offset=(u32)ptr-(u32)mallco_dev.membase[memx];     
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	79fa      	ldrb	r2, [r7, #7]
 8004646:	4908      	ldr	r1, [pc, #32]	; (8004668 <myfree+0x38>)
 8004648:	3202      	adds	r2, #2
 800464a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800464e:	1a9b      	subs	r3, r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
    my_mem_free(memx,offset);	//      
 8004652:	79fb      	ldrb	r3, [r7, #7]
 8004654:	68f9      	ldr	r1, [r7, #12]
 8004656:	4618      	mov	r0, r3
 8004658:	f7ff ff98 	bl	800458c <my_mem_free>
 800465c:	e000      	b.n	8004660 <myfree+0x30>
	if(ptr==NULL)return;//0.  
 800465e:	bf00      	nop
}  
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	20000014 	.word	0x20000014

0800466c <mymalloc>:
//()
//memx:
//size:()
//:.
void *mymalloc(u8 memx,u32 size)  
{  
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	6039      	str	r1, [r7, #0]
 8004676:	71fb      	strb	r3, [r7, #7]
    u32 offset;   
	offset=my_mem_malloc(memx,size);  	   	 	   
 8004678:	79fb      	ldrb	r3, [r7, #7]
 800467a:	6839      	ldr	r1, [r7, #0]
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff ff03 	bl	8004488 <my_mem_malloc>
 8004682:	60f8      	str	r0, [r7, #12]
    if(offset==0XFFFFFFFF)return NULL;  
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800468a:	d101      	bne.n	8004690 <mymalloc+0x24>
 800468c:	2300      	movs	r3, #0
 800468e:	e007      	b.n	80046a0 <mymalloc+0x34>
    else return (void*)((u32)mallco_dev.membase[memx]+offset);  
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	4a05      	ldr	r2, [pc, #20]	; (80046a8 <mymalloc+0x3c>)
 8004694:	3302      	adds	r3, #2
 8004696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800469a:	461a      	mov	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4413      	add	r3, r2
}  
 80046a0:	4618      	mov	r0, r3
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	20000014 	.word	0x20000014

080046ac <SysTick_Handler>:
 
extern void xPortSysTickHandler(void);
 
//systick,OS
void SysTick_Handler(void)
{	
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
    if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)//
 80046b0:	f7ff f83c 	bl	800372c <xTaskGetSchedulerState>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d001      	beq.n	80046be <SysTick_Handler+0x12>
    {
        xPortSysTickHandler();	
 80046ba:	f7fc fd7d 	bl	80011b8 <xPortSysTickHandler>
    }
}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <delay_init>:
//
//SYSTICKAHBSYSTICKAHB/8
//FreeRTOSSYSTICKAHB
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	71fb      	strb	r3, [r7, #7]
	u32 reload;
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK); 
 80046ce:	2004      	movs	r0, #4
 80046d0:	f7fb fe7a 	bl	80003c8 <SysTick_CLKSourceConfig>
	fac_us=SYSCLK;							//OS,fac_us
 80046d4:	4a10      	ldr	r2, [pc, #64]	; (8004718 <delay_init+0x54>)
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	7013      	strb	r3, [r2, #0]
	reload=SYSCLK;							// M	   
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	60fb      	str	r3, [r7, #12]
	reload*=1000000/configTICK_RATE_HZ;		//delay_ostickspersec
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	60fb      	str	r3, [r7, #12]
											//reload24,:16777216,168M,0.0998s	
	fac_ms=1000/configTICK_RATE_HZ;			//OS	   
 80046ea:	4b0c      	ldr	r3, [pc, #48]	; (800471c <delay_init+0x58>)
 80046ec:	2201      	movs	r2, #1
 80046ee:	801a      	strh	r2, [r3, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICK
 80046f0:	4a0b      	ldr	r2, [pc, #44]	; (8004720 <delay_init+0x5c>)
 80046f2:	4b0b      	ldr	r3, [pc, #44]	; (8004720 <delay_init+0x5c>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f043 0302 	orr.w	r3, r3, #2
 80046fa:	6013      	str	r3, [r2, #0]
	SysTick->LOAD=reload; 					//1/configTICK_RATE_HZ	
 80046fc:	4a08      	ldr	r2, [pc, #32]	; (8004720 <delay_init+0x5c>)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6053      	str	r3, [r2, #4]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK     
 8004702:	4a07      	ldr	r2, [pc, #28]	; (8004720 <delay_init+0x5c>)
 8004704:	4b06      	ldr	r3, [pc, #24]	; (8004720 <delay_init+0x5c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	6013      	str	r3, [r2, #0]
}								    
 800470e:	bf00      	nop
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20006450 	.word	0x20006450
 800471c:	20006452 	.word	0x20006452
 8004720:	e000e010 	.word	0xe000e010

08004724 <delay_us>:

//nus
//nus:us.	
//nus:0~204522252(2^32/fac_us@fac_us=168)	    								   
void delay_us(u32 nus)
{		
 8004724:	b480      	push	{r7}
 8004726:	b089      	sub	sp, #36	; 0x24
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 800472c:	2300      	movs	r3, #0
 800472e:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8004730:	4b1a      	ldr	r3, [pc, #104]	; (800479c <delay_us+0x78>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 8004736:	4b1a      	ldr	r3, [pc, #104]	; (80047a0 <delay_us+0x7c>)
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	fb03 f302 	mul.w	r3, r3, r2
 8004742:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 8004744:	4b15      	ldr	r3, [pc, #84]	; (800479c <delay_us+0x78>)
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 800474a:	4b14      	ldr	r3, [pc, #80]	; (800479c <delay_us+0x78>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	429a      	cmp	r2, r3
 8004756:	d0f8      	beq.n	800474a <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	429a      	cmp	r2, r3
 800475e:	d206      	bcs.n	800476e <delay_us+0x4a>
 8004760:	69fa      	ldr	r2, [r7, #28]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	4413      	add	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]
 800476c:	e007      	b.n	800477e <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1ad2      	subs	r2, r2, r3
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	4413      	add	r3, r2
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	4413      	add	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
			told=tnow;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	429a      	cmp	r2, r3
 8004788:	d200      	bcs.n	800478c <delay_us+0x68>
		tnow=SysTick->VAL;	
 800478a:	e7de      	b.n	800474a <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 800478c:	bf00      	nop
		}  
	};										    
}  
 800478e:	bf00      	nop
 8004790:	3724      	adds	r7, #36	; 0x24
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	e000e010 	.word	0xe000e010
 80047a0:	20006450 	.word	0x20006450

080047a4 <delay_xms>:
}

//nms,
//nms:ms
void delay_xms(u32 nms)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 80047ac:	2300      	movs	r3, #0
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	e006      	b.n	80047c0 <delay_xms+0x1c>
 80047b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047b6:	f7ff ffb5 	bl	8004724 <delay_us>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	3301      	adds	r3, #1
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d3f4      	bcc.n	80047b2 <delay_xms+0xe>
}
 80047c8:	bf00      	nop
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <WFI_SET>:
//
//////////////////////////////////////////////////////////////////////////////////  

//THUMB
//WFI  
void WFI_SET(void) {
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
	__asm volatile("WFI \n");
 80047d4:	bf30      	wfi
}
 80047d6:	bf00      	nop
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <uart_init>:
//bit13~0	
u16 USART_RX_STA=0;       //	

//IO 1 
//bound:
void uart_init(u32 bound){
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b08a      	sub	sp, #40	; 0x28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
	//GPIO
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //GPIOA
 80047e8:	2101      	movs	r1, #1
 80047ea:	2001      	movs	r0, #1
 80047ec:	f7fb ffd0 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//USART1
 80047f0:	2101      	movs	r1, #1
 80047f2:	2010      	movs	r0, #16
 80047f4:	f7fc f80c 	bl	8000810 <RCC_APB2PeriphClockCmd>
 
	//1
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9USART1
 80047f8:	2207      	movs	r2, #7
 80047fa:	2109      	movs	r1, #9
 80047fc:	4824      	ldr	r0, [pc, #144]	; (8004890 <uart_init+0xb0>)
 80047fe:	f7fb fed5 	bl	80005ac <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10USART1
 8004802:	2207      	movs	r2, #7
 8004804:	210a      	movs	r1, #10
 8004806:	4822      	ldr	r0, [pc, #136]	; (8004890 <uart_init+0xb0>)
 8004808:	f7fb fed0 	bl	80005ac <GPIO_PinAFConfig>
	
	//USART1
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9GPIOA10
 800480c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004810:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//
 8004812:	2302      	movs	r3, #2
 8004814:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//50MHz
 8004818:	2302      	movs	r3, #2
 800481a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //
 800481e:	2300      	movs	r3, #0
 8004820:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //
 8004824:	2301      	movs	r3, #1
 8004826:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //PA9PA10
 800482a:	f107 0320 	add.w	r3, r7, #32
 800482e:	4619      	mov	r1, r3
 8004830:	4817      	ldr	r0, [pc, #92]	; (8004890 <uart_init+0xb0>)
 8004832:	f7fb fdf5 	bl	8000420 <GPIO_Init>

   //USART1 
	USART_InitStructure.USART_BaudRate = bound;//
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//8
 800483a:	2300      	movs	r3, #0
 800483c:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//
 800483e:	2300      	movs	r3, #0
 8004840:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//
 8004842:	2300      	movs	r3, #0
 8004844:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//
 8004846:	2300      	movs	r3, #0
 8004848:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//
 800484a:	230c      	movs	r3, #12
 800484c:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //1
 800484e:	f107 0310 	add.w	r3, r7, #16
 8004852:	4619      	mov	r1, r3
 8004854:	480f      	ldr	r0, [pc, #60]	; (8004894 <uart_init+0xb4>)
 8004856:	f7fc f8e7 	bl	8000a28 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //1 
 800485a:	2101      	movs	r1, #1
 800485c:	480d      	ldr	r0, [pc, #52]	; (8004894 <uart_init+0xb4>)
 800485e:	f7fc f99d 	bl	8000b9c <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//
 8004862:	2201      	movs	r2, #1
 8004864:	f240 5125 	movw	r1, #1317	; 0x525
 8004868:	480a      	ldr	r0, [pc, #40]	; (8004894 <uart_init+0xb4>)
 800486a:	f7fc f9c7 	bl	8000bfc <USART_ITConfig>

	//Usart1 NVIC 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//1
 800486e:	2325      	movs	r3, #37	; 0x25
 8004870:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=7;//7
 8004872:	2307      	movs	r3, #7
 8004874:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;		//0
 8004876:	2300      	movs	r3, #0
 8004878:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ
 800487a:	2301      	movs	r3, #1
 800487c:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//VIC
 800487e:	f107 030c 	add.w	r3, r7, #12
 8004882:	4618      	mov	r0, r3
 8004884:	f7fb fd3e 	bl	8000304 <NVIC_Init>

#endif
	
}
 8004888:	bf00      	nop
 800488a:	3728      	adds	r7, #40	; 0x28
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40020000 	.word	0x40020000
 8004894:	40011000 	.word	0x40011000

08004898 <USART1_IRQHandler>:

extern SemaphoreHandle_t BinarySemaphore;	//

void USART1_IRQHandler(void)                	//1
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
	u8 Res;
	BaseType_t xHigherPriorityTaskWoken;
	
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //(0x0d 0x0a)
 800489e:	f240 5125 	movw	r1, #1317	; 0x525
 80048a2:	4832      	ldr	r0, [pc, #200]	; (800496c <USART1_IRQHandler+0xd4>)
 80048a4:	f7fc f9f2 	bl	8000c8c <USART_GetITStatus>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d03f      	beq.n	800492e <USART1_IRQHandler+0x96>
	{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//
 80048ae:	482f      	ldr	r0, [pc, #188]	; (800496c <USART1_IRQHandler+0xd4>)
 80048b0:	f7fc f994 	bl	8000bdc <USART_ReceiveData>
 80048b4:	4603      	mov	r3, r0
 80048b6:	71fb      	strb	r3, [r7, #7]
		
		if((USART_RX_STA&0x8000)==0)//
 80048b8:	4b2d      	ldr	r3, [pc, #180]	; (8004970 <USART1_IRQHandler+0xd8>)
 80048ba:	881b      	ldrh	r3, [r3, #0]
 80048bc:	b21b      	sxth	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	db35      	blt.n	800492e <USART1_IRQHandler+0x96>
		{
			if(USART_RX_STA&0x4000)//0x0d
 80048c2:	4b2b      	ldr	r3, [pc, #172]	; (8004970 <USART1_IRQHandler+0xd8>)
 80048c4:	881b      	ldrh	r3, [r3, #0]
 80048c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d010      	beq.n	80048f0 <USART1_IRQHandler+0x58>
			{
				if(Res!=0x0a)USART_RX_STA=0;//,
 80048ce:	79fb      	ldrb	r3, [r7, #7]
 80048d0:	2b0a      	cmp	r3, #10
 80048d2:	d003      	beq.n	80048dc <USART1_IRQHandler+0x44>
 80048d4:	4b26      	ldr	r3, [pc, #152]	; (8004970 <USART1_IRQHandler+0xd8>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	801a      	strh	r2, [r3, #0]
 80048da:	e028      	b.n	800492e <USART1_IRQHandler+0x96>
				else USART_RX_STA|=0x8000;	// 
 80048dc:	4b24      	ldr	r3, [pc, #144]	; (8004970 <USART1_IRQHandler+0xd8>)
 80048de:	881b      	ldrh	r3, [r3, #0]
 80048e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	4b21      	ldr	r3, [pc, #132]	; (8004970 <USART1_IRQHandler+0xd8>)
 80048ec:	801a      	strh	r2, [r3, #0]
 80048ee:	e01e      	b.n	800492e <USART1_IRQHandler+0x96>
			}
			else //0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	2b0d      	cmp	r3, #13
 80048f4:	d107      	bne.n	8004906 <USART1_IRQHandler+0x6e>
 80048f6:	4b1e      	ldr	r3, [pc, #120]	; (8004970 <USART1_IRQHandler+0xd8>)
 80048f8:	881b      	ldrh	r3, [r3, #0]
 80048fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048fe:	b29a      	uxth	r2, r3
 8004900:	4b1b      	ldr	r3, [pc, #108]	; (8004970 <USART1_IRQHandler+0xd8>)
 8004902:	801a      	strh	r2, [r3, #0]
 8004904:	e013      	b.n	800492e <USART1_IRQHandler+0x96>
				else
				{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 8004906:	4b1a      	ldr	r3, [pc, #104]	; (8004970 <USART1_IRQHandler+0xd8>)
 8004908:	881b      	ldrh	r3, [r3, #0]
 800490a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800490e:	4919      	ldr	r1, [pc, #100]	; (8004974 <USART1_IRQHandler+0xdc>)
 8004910:	79fa      	ldrb	r2, [r7, #7]
 8004912:	54ca      	strb	r2, [r1, r3]
					USART_RX_STA++;
 8004914:	4b16      	ldr	r3, [pc, #88]	; (8004970 <USART1_IRQHandler+0xd8>)
 8004916:	881b      	ldrh	r3, [r3, #0]
 8004918:	3301      	adds	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	4b14      	ldr	r3, [pc, #80]	; (8004970 <USART1_IRQHandler+0xd8>)
 800491e:	801a      	strh	r2, [r3, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//,	  
 8004920:	4b13      	ldr	r3, [pc, #76]	; (8004970 <USART1_IRQHandler+0xd8>)
 8004922:	881b      	ldrh	r3, [r3, #0]
 8004924:	2bc7      	cmp	r3, #199	; 0xc7
 8004926:	d902      	bls.n	800492e <USART1_IRQHandler+0x96>
 8004928:	4b11      	ldr	r3, [pc, #68]	; (8004970 <USART1_IRQHandler+0xd8>)
 800492a:	2200      	movs	r2, #0
 800492c:	801a      	strh	r2, [r3, #0]
			}
		}   		 
	} 
	
	//
	if((USART_RX_STA&0x8000)&&(BinarySemaphore!=NULL))//
 800492e:	4b10      	ldr	r3, [pc, #64]	; (8004970 <USART1_IRQHandler+0xd8>)
 8004930:	881b      	ldrh	r3, [r3, #0]
 8004932:	b21b      	sxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	da15      	bge.n	8004964 <USART1_IRQHandler+0xcc>
 8004938:	4b0f      	ldr	r3, [pc, #60]	; (8004978 <USART1_IRQHandler+0xe0>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d011      	beq.n	8004964 <USART1_IRQHandler+0xcc>
	{
		xSemaphoreGiveFromISR(BinarySemaphore,&xHigherPriorityTaskWoken);	//
 8004940:	4b0d      	ldr	r3, [pc, #52]	; (8004978 <USART1_IRQHandler+0xe0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	463a      	mov	r2, r7
 8004946:	4611      	mov	r1, r2
 8004948:	4618      	mov	r0, r3
 800494a:	f7fd fa15 	bl	8001d78 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);//
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d007      	beq.n	8004964 <USART1_IRQHandler+0xcc>
 8004954:	4b09      	ldr	r3, [pc, #36]	; (800497c <USART1_IRQHandler+0xe4>)
 8004956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	f3bf 8f6f 	isb	sy
	}
} 
 8004964:	bf00      	nop
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	40011000 	.word	0x40011000
 8004970:	20006454 	.word	0x20006454
 8004974:	20014f90 	.word	0x20014f90
 8004978:	2001f96c 	.word	0x2001f96c
 800497c:	e000ed04 	.word	0xe000ed04

08004980 <prvTraceGetCurrentTaskHandle>:
{
	prvTraceSetObjectName(TRACE_GET_OBJECT_TRACE_CLASS(TRC_UNUSED, object), TRACE_GET_OBJECT_NUMBER(TRC_UNUSED, object), name);
}

void* prvTraceGetCurrentTaskHandle()
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
 8004984:	f7fe fec2 	bl	800370c <xTaskGetCurrentTaskHandle>
 8004988:	4603      	mov	r3, r0
}
 800498a:	4618      	mov	r0, r3
 800498c:	bd80      	pop	{r7, pc}

0800498e <prvTraceGetObjectNumber>:
{
	return (traceHandle) ucQueueGetQueueNumber(handle);
}
#else /* For FreeRTOS v8 and later */
traceHandle prvTraceGetObjectNumber(void* handle)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b082      	sub	sp, #8
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
	return (traceHandle) uxQueueGetQueueNumber(handle);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7fd fc98 	bl	80022cc <uxQueueGetQueueNumber>
 800499c:	4603      	mov	r3, r0
 800499e:	b2db      	uxtb	r3, r3
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <prvTraceGetObjectType>:
#endif

uint8_t prvTraceGetObjectType(void* handle)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
	return ucQueueGetQueueType(handle);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f7fd fc97 	bl	80022e4 <ucQueueGetQueueType>
 80049b6:	4603      	mov	r3, r0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <prvTraceGetTaskNumber>:

traceHandle prvTraceGetTaskNumber(void* handle)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
	return (traceHandle)uxTaskGetTaskNumber(handle);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7fe fdbd 	bl	8003548 <uxTaskGetTaskNumber>
 80049ce:	4603      	mov	r3, r0
 80049d0:	b2db      	uxtb	r3, r3
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <pszTraceGetErrorNotEnoughHandles>:
	objectHandleStacks.highestIndexOfClass[6] = TRC_CFG_NQUEUE + TRC_CFG_NSEMAPHORE + TRC_CFG_NMUTEX + TRC_CFG_NTASK + TRC_CFG_NISR + TRC_CFG_NTIMER + TRC_CFG_NEVENTGROUP - 1;
}

/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	71fb      	strb	r3, [r7, #7]
	switch(objectclass)
 80049e6:	79fb      	ldrb	r3, [r7, #7]
 80049e8:	2b06      	cmp	r3, #6
 80049ea:	d81f      	bhi.n	8004a2c <pszTraceGetErrorNotEnoughHandles+0x50>
 80049ec:	a201      	add	r2, pc, #4	; (adr r2, 80049f4 <pszTraceGetErrorNotEnoughHandles+0x18>)
 80049ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f2:	bf00      	nop
 80049f4:	08004a21 	.word	0x08004a21
 80049f8:	08004a19 	.word	0x08004a19
 80049fc:	08004a1d 	.word	0x08004a1d
 8004a00:	08004a11 	.word	0x08004a11
 8004a04:	08004a15 	.word	0x08004a15
 8004a08:	08004a25 	.word	0x08004a25
 8004a0c:	08004a29 	.word	0x08004a29
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase TRC_CFG_NTASK in trcSnapshotConfig.h";
 8004a10:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <pszTraceGetErrorNotEnoughHandles+0x60>)
 8004a12:	e00c      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase TRC_CFG_NISR in trcSnapshotConfig.h";
 8004a14:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <pszTraceGetErrorNotEnoughHandles+0x64>)
 8004a16:	e00a      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase TRC_CFG_NSEMAPHORE in trcSnapshotConfig.h";
 8004a18:	4b0a      	ldr	r3, [pc, #40]	; (8004a44 <pszTraceGetErrorNotEnoughHandles+0x68>)
 8004a1a:	e008      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase TRC_CFG_NMUTEX in trcSnapshotConfig.h";
 8004a1c:	4b0a      	ldr	r3, [pc, #40]	; (8004a48 <pszTraceGetErrorNotEnoughHandles+0x6c>)
 8004a1e:	e006      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase TRC_CFG_NQUEUE in trcSnapshotConfig.h";
 8004a20:	4b0a      	ldr	r3, [pc, #40]	; (8004a4c <pszTraceGetErrorNotEnoughHandles+0x70>)
 8004a22:	e004      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase TRC_CFG_NTIMER in trcSnapshotConfig.h";
 8004a24:	4b0a      	ldr	r3, [pc, #40]	; (8004a50 <pszTraceGetErrorNotEnoughHandles+0x74>)
 8004a26:	e002      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase TRC_CFG_NEVENTGROUP in trcSnapshotConfig.h";		
 8004a28:	4b0a      	ldr	r3, [pc, #40]	; (8004a54 <pszTraceGetErrorNotEnoughHandles+0x78>)
 8004a2a:	e000      	b.n	8004a2e <pszTraceGetErrorNotEnoughHandles+0x52>
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
 8004a2c:	4b0a      	ldr	r3, [pc, #40]	; (8004a58 <pszTraceGetErrorNotEnoughHandles+0x7c>)
	}
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	080078d0 	.word	0x080078d0
 8004a40:	08007918 	.word	0x08007918
 8004a44:	08007960 	.word	0x08007960
 8004a48:	080079b4 	.word	0x080079b4
 8004a4c:	08007a00 	.word	0x08007a00
 8004a50:	08007a4c 	.word	0x08007a4c
 8004a54:	08007a98 	.word	0x08007a98
 8004a58:	08007aec 	.word	0x08007aec

08004a5c <uiTraceIsObjectExcluded>:

/* Returns the exclude state of the object */
uint8_t uiTraceIsObjectExcluded(traceObjectClass objectclass, traceHandle handle)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	4603      	mov	r3, r0
 8004a64:	460a      	mov	r2, r1
 8004a66:	71fb      	strb	r3, [r7, #7]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, "prvIsObjectExcluded: objectclass >= TRACE_NCLASSES", 1);
 8004a6c:	79fb      	ldrb	r3, [r7, #7]
 8004a6e:	2b06      	cmp	r3, #6
 8004a70:	d904      	bls.n	8004a7c <uiTraceIsObjectExcluded+0x20>
 8004a72:	484d      	ldr	r0, [pc, #308]	; (8004ba8 <uiTraceIsObjectExcluded+0x14c>)
 8004a74:	f001 f928 	bl	8005cc8 <prvTraceError>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e091      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], "prvIsObjectExcluded: Invalid value for handle", 1);
 8004a7c:	4b4b      	ldr	r3, [pc, #300]	; (8004bac <uiTraceIsObjectExcluded+0x150>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	79fb      	ldrb	r3, [r7, #7]
 8004a82:	4413      	add	r3, r2
 8004a84:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004a88:	79ba      	ldrb	r2, [r7, #6]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d904      	bls.n	8004a98 <uiTraceIsObjectExcluded+0x3c>
 8004a8e:	4848      	ldr	r0, [pc, #288]	; (8004bb0 <uiTraceIsObjectExcluded+0x154>)
 8004a90:	f001 f91a 	bl	8005cc8 <prvTraceError>
 8004a94:	2301      	movs	r3, #1
 8004a96:	e083      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	
	switch(objectclass)
 8004a98:	79fb      	ldrb	r3, [r7, #7]
 8004a9a:	2b06      	cmp	r3, #6
 8004a9c:	d87c      	bhi.n	8004b98 <uiTraceIsObjectExcluded+0x13c>
 8004a9e:	a201      	add	r2, pc, #4	; (adr r2, 8004aa4 <uiTraceIsObjectExcluded+0x48>)
 8004aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa4:	08004b2d 	.word	0x08004b2d
 8004aa8:	08004ae5 	.word	0x08004ae5
 8004aac:	08004b09 	.word	0x08004b09
 8004ab0:	08004ac1 	.word	0x08004ac1
 8004ab4:	08004b99 	.word	0x08004b99
 8004ab8:	08004b51 	.word	0x08004b51
 8004abc:	08004b75 	.word	0x08004b75
	{
	case TRACE_CLASS_TASK:
		return (uint8_t) TRACE_GET_TASK_FLAG_ISEXCLUDED(handle);
 8004ac0:	79bb      	ldrb	r3, [r7, #6]
 8004ac2:	3321      	adds	r3, #33	; 0x21
 8004ac4:	10db      	asrs	r3, r3, #3
 8004ac6:	4a3b      	ldr	r2, [pc, #236]	; (8004bb4 <uiTraceIsObjectExcluded+0x158>)
 8004ac8:	5cd3      	ldrb	r3, [r2, r3]
 8004aca:	b25a      	sxtb	r2, r3
 8004acc:	79bb      	ldrb	r3, [r7, #6]
 8004ace:	3321      	adds	r3, #33	; 0x21
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ada:	b25b      	sxtb	r3, r3
 8004adc:	4013      	ands	r3, r2
 8004ade:	b25b      	sxtb	r3, r3
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	e05d      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_SEMAPHORE:
		return (uint8_t) TRACE_GET_SEMAPHORE_FLAG_ISEXCLUDED(handle);
 8004ae4:	79bb      	ldrb	r3, [r7, #6]
 8004ae6:	330b      	adds	r3, #11
 8004ae8:	10db      	asrs	r3, r3, #3
 8004aea:	4a32      	ldr	r2, [pc, #200]	; (8004bb4 <uiTraceIsObjectExcluded+0x158>)
 8004aec:	5cd3      	ldrb	r3, [r2, r3]
 8004aee:	b25a      	sxtb	r2, r3
 8004af0:	79bb      	ldrb	r3, [r7, #6]
 8004af2:	330b      	adds	r3, #11
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	2101      	movs	r1, #1
 8004afa:	fa01 f303 	lsl.w	r3, r1, r3
 8004afe:	b25b      	sxtb	r3, r3
 8004b00:	4013      	ands	r3, r2
 8004b02:	b25b      	sxtb	r3, r3
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	e04b      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_MUTEX:
		return (uint8_t) TRACE_GET_MUTEX_FLAG_ISEXCLUDED(handle);
 8004b08:	79bb      	ldrb	r3, [r7, #6]
 8004b0a:	3316      	adds	r3, #22
 8004b0c:	10db      	asrs	r3, r3, #3
 8004b0e:	4a29      	ldr	r2, [pc, #164]	; (8004bb4 <uiTraceIsObjectExcluded+0x158>)
 8004b10:	5cd3      	ldrb	r3, [r2, r3]
 8004b12:	b25a      	sxtb	r2, r3
 8004b14:	79bb      	ldrb	r3, [r7, #6]
 8004b16:	3316      	adds	r3, #22
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b22:	b25b      	sxtb	r3, r3
 8004b24:	4013      	ands	r3, r2
 8004b26:	b25b      	sxtb	r3, r3
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	e039      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_QUEUE:
		return (uint8_t) TRACE_GET_QUEUE_FLAG_ISEXCLUDED(handle);
 8004b2c:	79bb      	ldrb	r3, [r7, #6]
 8004b2e:	08db      	lsrs	r3, r3, #3
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	461a      	mov	r2, r3
 8004b34:	4b1f      	ldr	r3, [pc, #124]	; (8004bb4 <uiTraceIsObjectExcluded+0x158>)
 8004b36:	5c9b      	ldrb	r3, [r3, r2]
 8004b38:	b25a      	sxtb	r2, r3
 8004b3a:	79bb      	ldrb	r3, [r7, #6]
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	2101      	movs	r1, #1
 8004b42:	fa01 f303 	lsl.w	r3, r1, r3
 8004b46:	b25b      	sxtb	r3, r3
 8004b48:	4013      	ands	r3, r2
 8004b4a:	b25b      	sxtb	r3, r3
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	e027      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_TIMER:
		return (uint8_t) TRACE_GET_TIMER_FLAG_ISEXCLUDED(handle);
 8004b50:	79bb      	ldrb	r3, [r7, #6]
 8004b52:	3363      	adds	r3, #99	; 0x63
 8004b54:	10db      	asrs	r3, r3, #3
 8004b56:	4a17      	ldr	r2, [pc, #92]	; (8004bb4 <uiTraceIsObjectExcluded+0x158>)
 8004b58:	5cd3      	ldrb	r3, [r2, r3]
 8004b5a:	b25a      	sxtb	r2, r3
 8004b5c:	79bb      	ldrb	r3, [r7, #6]
 8004b5e:	3363      	adds	r3, #99	; 0x63
 8004b60:	f003 0307 	and.w	r3, r3, #7
 8004b64:	2101      	movs	r1, #1
 8004b66:	fa01 f303 	lsl.w	r3, r1, r3
 8004b6a:	b25b      	sxtb	r3, r3
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	b25b      	sxtb	r3, r3
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	e015      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	case TRACE_CLASS_EVENTGROUP:
		return (uint8_t) TRACE_GET_EVENTGROUP_FLAG_ISEXCLUDED(handle);
 8004b74:	79bb      	ldrb	r3, [r7, #6]
 8004b76:	3369      	adds	r3, #105	; 0x69
 8004b78:	10db      	asrs	r3, r3, #3
 8004b7a:	4a0e      	ldr	r2, [pc, #56]	; (8004bb4 <uiTraceIsObjectExcluded+0x158>)
 8004b7c:	5cd3      	ldrb	r3, [r2, r3]
 8004b7e:	b25a      	sxtb	r2, r3
 8004b80:	79bb      	ldrb	r3, [r7, #6]
 8004b82:	3369      	adds	r3, #105	; 0x69
 8004b84:	f003 0307 	and.w	r3, r3, #7
 8004b88:	2101      	movs	r1, #1
 8004b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b8e:	b25b      	sxtb	r3, r3
 8004b90:	4013      	ands	r3, r2
 8004b92:	b25b      	sxtb	r3, r3
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	e003      	b.n	8004ba0 <uiTraceIsObjectExcluded+0x144>
	}
	
	prvTraceError("Invalid object class ID in prvIsObjectExcluded!");
 8004b98:	4807      	ldr	r0, [pc, #28]	; (8004bb8 <uiTraceIsObjectExcluded+0x15c>)
 8004b9a:	f001 f895 	bl	8005cc8 <prvTraceError>
	
	/* Must never reach */
	return 1;
 8004b9e:	2301      	movs	r3, #1
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3708      	adds	r7, #8
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	08007b1c 	.word	0x08007b1c
 8004bac:	2000655c 	.word	0x2000655c
 8004bb0:	08007b60 	.word	0x08007b60
 8004bb4:	20006480 	.word	0x20006480
 8004bb8:	08007b9c 	.word	0x08007b9c

08004bbc <vTraceStop>:
 *
 * Stops the recorder. The recording can be resumed by calling vTraceStart.
 * This does not reset the recorder. Use vTraceClear if that is desired.
 ******************************************************************************/
void vTraceStop(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
	RecorderDataPtr->recorderActive = 0;
 8004bc0:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <vTraceStop+0x20>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	631a      	str	r2, [r3, #48]	; 0x30

	if (vTraceStopHookPtr != (TRACE_STOP_HOOK)0)
 8004bc8:	4b05      	ldr	r3, [pc, #20]	; (8004be0 <vTraceStop+0x24>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <vTraceStop+0x1a>
	{
		(*vTraceStopHookPtr)();			/* An application call-back function. */
 8004bd0:	4b03      	ldr	r3, [pc, #12]	; (8004be0 <vTraceStop+0x24>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4798      	blx	r3
	}
}
 8004bd6:	bf00      	nop
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	2000655c 	.word	0x2000655c
 8004be0:	20006478 	.word	0x20006478

08004be4 <prvTraceStoreTaskReady>:
 * prvTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void prvTraceStoreTaskReady(traceHandle handle) 
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	4603      	mov	r3, r0
 8004bec:	71fb      	strb	r3, [r7, #7]
	TREvent* tr;
	uint8_t hnd8;

	TRACE_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d05a      	beq.n	8004caa <prvTraceStoreTaskReady+0xc6>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}
	
	if (! readyEventsEnabled)
 8004bf4:	4b30      	ldr	r3, [pc, #192]	; (8004cb8 <prvTraceStoreTaskReady+0xd4>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d058      	beq.n	8004cae <prvTraceStoreTaskReady+0xca>
		a "hidden" (not traced) task, we must therefore disable recording 
		of ready events to avoid an undesired ready event... */
		return;
	}

	TRACE_ASSERT(handle <= TRC_CFG_NTASK, "prvTraceStoreTaskReady: Invalid value for handle", TRC_UNUSED);
 8004bfc:	79fb      	ldrb	r3, [r7, #7]
 8004bfe:	2b41      	cmp	r3, #65	; 0x41
 8004c00:	d903      	bls.n	8004c0a <prvTraceStoreTaskReady+0x26>
 8004c02:	482e      	ldr	r0, [pc, #184]	; (8004cbc <prvTraceStoreTaskReady+0xd8>)
 8004c04:	f001 f860 	bl	8005cc8 <prvTraceError>
 8004c08:	e052      	b.n	8004cb0 <prvTraceStoreTaskReady+0xcc>

	if (recorder_busy)
 8004c0a:	4b2d      	ldr	r3, [pc, #180]	; (8004cc0 <prvTraceStoreTaskReady+0xdc>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d003      	beq.n	8004c1a <prvTraceStoreTaskReady+0x36>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (1)");
 8004c12:	482c      	ldr	r0, [pc, #176]	; (8004cc4 <prvTraceStoreTaskReady+0xe0>)
 8004c14:	f001 f858 	bl	8005cc8 <prvTraceError>
		return;
 8004c18:	e04a      	b.n	8004cb0 <prvTraceStoreTaskReady+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004c1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c1e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c20:	68fb      	ldr	r3, [r7, #12]
	}

	trcCRITICAL_SECTION_BEGIN();
 8004c22:	61fb      	str	r3, [r7, #28]
 8004c24:	2301      	movs	r3, #1
 8004c26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f383 8810 	msr	PRIMASK, r3
 8004c2e:	4b24      	ldr	r3, [pc, #144]	; (8004cc0 <prvTraceStoreTaskReady+0xdc>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3301      	adds	r3, #1
 8004c34:	4a22      	ldr	r2, [pc, #136]	; (8004cc0 <prvTraceStoreTaskReady+0xdc>)
 8004c36:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
 8004c38:	4b23      	ldr	r3, [pc, #140]	; (8004cc8 <prvTraceStoreTaskReady+0xe4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d028      	beq.n	8004c94 <prvTraceStoreTaskReady+0xb0>
	{
		if (!TRACE_GET_TASK_FLAG_ISEXCLUDED(handle))
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	3321      	adds	r3, #33	; 0x21
 8004c46:	10db      	asrs	r3, r3, #3
 8004c48:	4a20      	ldr	r2, [pc, #128]	; (8004ccc <prvTraceStoreTaskReady+0xe8>)
 8004c4a:	5cd3      	ldrb	r3, [r2, r3]
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	79fb      	ldrb	r3, [r7, #7]
 8004c50:	3321      	adds	r3, #33	; 0x21
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	fa42 f303 	asr.w	r3, r2, r3
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d118      	bne.n	8004c94 <prvTraceStoreTaskReady+0xb0>
		{
			dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8004c62:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004c66:	f001 f877 	bl	8005d58 <prvTraceGetDTS>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	837b      	strh	r3, [r7, #26]
			hnd8 = prvTraceGet8BitHandle(handle);
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	767b      	strb	r3, [r7, #25]
			tr = (TREvent*)prvTraceNextFreeEventBufferSlot();
 8004c72:	f000 fd43 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 8004c76:	6178      	str	r0, [r7, #20]
			if (tr != NULL)
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <prvTraceStoreTaskReady+0xb0>
			{
				tr->type = DIV_TASK_READY;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2202      	movs	r2, #2
 8004c82:	701a      	strb	r2, [r3, #0]
				tr->dts = dts3;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	8b7a      	ldrh	r2, [r7, #26]
 8004c88:	805a      	strh	r2, [r3, #2]
				tr->objHandle = hnd8;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	7e7a      	ldrb	r2, [r7, #25]
 8004c8e:	705a      	strb	r2, [r3, #1]
				prvTraceUpdateCounters();
 8004c90:	f001 f842 	bl	8005d18 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 8004c94:	4b0a      	ldr	r3, [pc, #40]	; (8004cc0 <prvTraceStoreTaskReady+0xdc>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	4a09      	ldr	r2, [pc, #36]	; (8004cc0 <prvTraceStoreTaskReady+0xdc>)
 8004c9c:	6013      	str	r3, [r2, #0]
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	60bb      	str	r3, [r7, #8]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f383 8810 	msr	PRIMASK, r3
 8004ca8:	e002      	b.n	8004cb0 <prvTraceStoreTaskReady+0xcc>
		return;
 8004caa:	bf00      	nop
 8004cac:	e000      	b.n	8004cb0 <prvTraceStoreTaskReady+0xcc>
		return;
 8004cae:	bf00      	nop
}
 8004cb0:	3720      	adds	r7, #32
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20000040 	.word	0x20000040
 8004cbc:	08007f74 	.word	0x08007f74
 8004cc0:	20006468 	.word	0x20006468
 8004cc4:	08007fb4 	.word	0x08007fb4
 8004cc8:	2000655c 	.word	0x2000655c
 8004ccc:	20006480 	.word	0x20006480

08004cd0 <vTraceStoreMemMangEvent>:
 * Note: On "free" calls, the signed_size parameter should be negative.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_MEMMANG_EVENTS == 1)
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void vTraceStoreMemMangEvent(uint32_t ecode, uint32_t address, int32_t signed_size)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b08e      	sub	sp, #56	; 0x38
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
	uint16_t addr_low;
	uint8_t addr_high;
	uint32_t size;
	TRACE_ALLOC_CRITICAL_SECTION();

	if (RecorderDataPtr == NULL)
 8004cdc:	4b42      	ldr	r3, [pc, #264]	; (8004de8 <vTraceStoreMemMangEvent+0x118>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d07d      	beq.n	8004de0 <vTraceStoreMemMangEvent+0x110>
	{
		/* Occurs in vTraceInitTraceData, if using dynamic allocation. */
		return;
	}
	
	if (signed_size < 0)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	da03      	bge.n	8004cf2 <vTraceStoreMemMangEvent+0x22>
		size = (uint32_t)(- signed_size);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	425b      	negs	r3, r3
 8004cee:	637b      	str	r3, [r7, #52]	; 0x34
 8004cf0:	e001      	b.n	8004cf6 <vTraceStoreMemMangEvent+0x26>
	else
		size = (uint32_t)(signed_size);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cfa:	61bb      	str	r3, [r7, #24]
  return(result);
 8004cfc:	69bb      	ldr	r3, [r7, #24]

	trcCRITICAL_SECTION_BEGIN();
 8004cfe:	633b      	str	r3, [r7, #48]	; 0x30
 8004d00:	2301      	movs	r3, #1
 8004d02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	f383 8810 	msr	PRIMASK, r3
 8004d0a:	4b38      	ldr	r3, [pc, #224]	; (8004dec <vTraceStoreMemMangEvent+0x11c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	4a36      	ldr	r2, [pc, #216]	; (8004dec <vTraceStoreMemMangEvent+0x11c>)
 8004d12:	6013      	str	r3, [r2, #0]
	
	heapMemUsage = heapMemUsage + (uint32_t)signed_size;
 8004d14:	4b36      	ldr	r3, [pc, #216]	; (8004df0 <vTraceStoreMemMangEvent+0x120>)
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	4a34      	ldr	r2, [pc, #208]	; (8004df0 <vTraceStoreMemMangEvent+0x120>)
 8004d1e:	6013      	str	r3, [r2, #0]
	
	if (RecorderDataPtr->recorderActive)
 8004d20:	4b31      	ldr	r3, [pc, #196]	; (8004de8 <vTraceStoreMemMangEvent+0x118>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d04f      	beq.n	8004dca <vTraceStoreMemMangEvent+0xfa>
	{
		/* If it is an ISR or NOT an excluded task, this kernel call will be stored in the trace */
		if (nISRactive || !inExcludedTask)
 8004d2a:	4b32      	ldr	r3, [pc, #200]	; (8004df4 <vTraceStoreMemMangEvent+0x124>)
 8004d2c:	f993 3000 	ldrsb.w	r3, [r3]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d103      	bne.n	8004d3c <vTraceStoreMemMangEvent+0x6c>
 8004d34:	4b30      	ldr	r3, [pc, #192]	; (8004df8 <vTraceStoreMemMangEvent+0x128>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d146      	bne.n	8004dca <vTraceStoreMemMangEvent+0xfa>
		{
			dts1 = (uint8_t)prvTraceGetDTS(0xFF);
 8004d3c:	20ff      	movs	r0, #255	; 0xff
 8004d3e:	f001 f80b 	bl	8005d58 <prvTraceGetDTS>
 8004d42:	4603      	mov	r3, r0
 8004d44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			size_low = (uint16_t)prvTraceGetParam(0xFFFF, size);
 8004d48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004d4a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004d4e:	f000 f9a7 	bl	80050a0 <prvTraceGetParam>
 8004d52:	4603      	mov	r3, r0
 8004d54:	85bb      	strh	r3, [r7, #44]	; 0x2c
			ms = (MemEventSize *)prvTraceNextFreeEventBufferSlot();
 8004d56:	f000 fcd1 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 8004d5a:	62b8      	str	r0, [r7, #40]	; 0x28

			if (ms != NULL)
 8004d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d033      	beq.n	8004dca <vTraceStoreMemMangEvent+0xfa>
			{
				ms->dts = dts1;
 8004d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d64:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8004d68:	705a      	strb	r2, [r3, #1]
				ms->type = NULL_EVENT; /* Updated when all events are written */
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	701a      	strb	r2, [r3, #0]
				ms->size = size_low;
 8004d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d72:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8004d74:	805a      	strh	r2, [r3, #2]
				prvTraceUpdateCounters();
 8004d76:	f000 ffcf 	bl	8005d18 <prvTraceUpdateCounters>
					addr_low = address & 0xFFFF;          
					addr_high = (address >> 16) & 0xFF;
				#else
				    /* The whole 32 bit address is stored using a second event record
					for the upper 16 bit */
					addr_low = (uint16_t)prvTraceGetParam(0xFFFF, address);
 8004d7a:	68b9      	ldr	r1, [r7, #8]
 8004d7c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004d80:	f000 f98e 	bl	80050a0 <prvTraceGetParam>
 8004d84:	4603      	mov	r3, r0
 8004d86:	84fb      	strh	r3, [r7, #38]	; 0x26
					addr_high = 0;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				#endif

				ma = (MemEventAddr *) prvTraceNextFreeEventBufferSlot();
 8004d8e:	f000 fcb5 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 8004d92:	6238      	str	r0, [r7, #32]
				if (ma != NULL)
 8004d94:	6a3b      	ldr	r3, [r7, #32]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d017      	beq.n	8004dca <vTraceStoreMemMangEvent+0xfa>
				{
					ma->addr_low = addr_low;
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004d9e:	805a      	strh	r2, [r3, #2]
					ma->addr_high = addr_high;
 8004da0:	6a3b      	ldr	r3, [r7, #32]
 8004da2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8004da6:	705a      	strb	r2, [r3, #1]
					ma->type = (uint8_t) (ecode  + 1); /* Note this! */
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	3301      	adds	r3, #1
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	701a      	strb	r2, [r3, #0]
					ms->type = (uint8_t) ecode;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dba:	701a      	strb	r2, [r3, #0]
					prvTraceUpdateCounters();					
 8004dbc:	f000 ffac 	bl	8005d18 <prvTraceUpdateCounters>
					RecorderDataPtr->heapMemUsage = heapMemUsage;
 8004dc0:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <vTraceStoreMemMangEvent+0x118>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a0a      	ldr	r2, [pc, #40]	; (8004df0 <vTraceStoreMemMangEvent+0x120>)
 8004dc6:	6812      	ldr	r2, [r2, #0]
 8004dc8:	651a      	str	r2, [r3, #80]	; 0x50
				}
			}
		}
	}
	trcCRITICAL_SECTION_END();
 8004dca:	4b08      	ldr	r3, [pc, #32]	; (8004dec <vTraceStoreMemMangEvent+0x11c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	4a06      	ldr	r2, [pc, #24]	; (8004dec <vTraceStoreMemMangEvent+0x11c>)
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	f383 8810 	msr	PRIMASK, r3
 8004dde:	e000      	b.n	8004de2 <vTraceStoreMemMangEvent+0x112>
		return;
 8004de0:	bf00      	nop
}
 8004de2:	3738      	adds	r7, #56	; 0x38
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	2000655c 	.word	0x2000655c
 8004dec:	20006468 	.word	0x20006468
 8004df0:	2000647c 	.word	0x2000647c
 8004df4:	20006474 	.word	0x20006474
 8004df8:	20006476 	.word	0x20006476

08004dfc <prvTraceStoreKernelCall>:
 * This is the main integration point for storing kernel calls, and
 * is called by the hooks in trcKernelHooks.h (see trcKernelPort.h for event codes).
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCall(uint32_t ecode, traceObjectClass objectClass, uint32_t objectNumber)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08a      	sub	sp, #40	; 0x28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	460b      	mov	r3, r1
 8004e06:	607a      	str	r2, [r7, #4]
 8004e08:	72fb      	strb	r3, [r7, #11]
	KernelCall * kse;
	uint16_t dts1;
	uint8_t hnd8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(ecode < 0xFF, "prvTraceStoreKernelCall: ecode >= 0xFF", TRC_UNUSED);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2bfe      	cmp	r3, #254	; 0xfe
 8004e0e:	d903      	bls.n	8004e18 <prvTraceStoreKernelCall+0x1c>
 8004e10:	4842      	ldr	r0, [pc, #264]	; (8004f1c <prvTraceStoreKernelCall+0x120>)
 8004e12:	f000 ff59 	bl	8005cc8 <prvTraceError>
 8004e16:	e07d      	b.n	8004f14 <prvTraceStoreKernelCall+0x118>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8004e18:	7afb      	ldrb	r3, [r7, #11]
 8004e1a:	2b06      	cmp	r3, #6
 8004e1c:	d903      	bls.n	8004e26 <prvTraceStoreKernelCall+0x2a>
 8004e1e:	4840      	ldr	r0, [pc, #256]	; (8004f20 <prvTraceStoreKernelCall+0x124>)
 8004e20:	f000 ff52 	bl	8005cc8 <prvTraceError>
 8004e24:	e076      	b.n	8004f14 <prvTraceStoreKernelCall+0x118>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCall: Invalid value for objectNumber", TRC_UNUSED);
 8004e26:	4b3f      	ldr	r3, [pc, #252]	; (8004f24 <prvTraceStoreKernelCall+0x128>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	7afb      	ldrb	r3, [r7, #11]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004e32:	461a      	mov	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d203      	bcs.n	8004e42 <prvTraceStoreKernelCall+0x46>
 8004e3a:	483b      	ldr	r0, [pc, #236]	; (8004f28 <prvTraceStoreKernelCall+0x12c>)
 8004e3c:	f000 ff44 	bl	8005cc8 <prvTraceError>
 8004e40:	e068      	b.n	8004f14 <prvTraceStoreKernelCall+0x118>

	if (recorder_busy)
 8004e42:	4b3a      	ldr	r3, [pc, #232]	; (8004f2c <prvTraceStoreKernelCall+0x130>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <prvTraceStoreKernelCall+0x56>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (2)");
 8004e4a:	4839      	ldr	r0, [pc, #228]	; (8004f30 <prvTraceStoreKernelCall+0x134>)
 8004e4c:	f000 ff3c 	bl	8005cc8 <prvTraceError>
		return;
 8004e50:	e060      	b.n	8004f14 <prvTraceStoreKernelCall+0x118>
	}

	if (handle_of_last_logged_task == 0)
 8004e52:	4b38      	ldr	r3, [pc, #224]	; (8004f34 <prvTraceStoreKernelCall+0x138>)
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d05b      	beq.n	8004f12 <prvTraceStoreKernelCall+0x116>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004e5a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e5e:	617b      	str	r3, [r7, #20]
  return(result);
 8004e60:	697b      	ldr	r3, [r7, #20]
	{
		return;
	}

	trcCRITICAL_SECTION_BEGIN();
 8004e62:	627b      	str	r3, [r7, #36]	; 0x24
 8004e64:	2301      	movs	r3, #1
 8004e66:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	f383 8810 	msr	PRIMASK, r3
 8004e6e:	4b2f      	ldr	r3, [pc, #188]	; (8004f2c <prvTraceStoreKernelCall+0x130>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	3301      	adds	r3, #1
 8004e74:	4a2d      	ldr	r2, [pc, #180]	; (8004f2c <prvTraceStoreKernelCall+0x130>)
 8004e76:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive)
 8004e78:	4b2a      	ldr	r3, [pc, #168]	; (8004f24 <prvTraceStoreKernelCall+0x128>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d03c      	beq.n	8004efc <prvTraceStoreKernelCall+0x100>
	{
		/* If it is an ISR or NOT an excluded task, this kernel call will be stored in the trace */
		if (nISRactive || !inExcludedTask)
 8004e82:	4b2d      	ldr	r3, [pc, #180]	; (8004f38 <prvTraceStoreKernelCall+0x13c>)
 8004e84:	f993 3000 	ldrsb.w	r3, [r3]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d103      	bne.n	8004e94 <prvTraceStoreKernelCall+0x98>
 8004e8c:	4b2b      	ldr	r3, [pc, #172]	; (8004f3c <prvTraceStoreKernelCall+0x140>)
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d133      	bne.n	8004efc <prvTraceStoreKernelCall+0x100>
		{
			/* Check if the referenced object or the event code is excluded */
			if (!uiTraceIsObjectExcluded(objectClass, (traceHandle)objectNumber) && !TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(ecode))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	7afb      	ldrb	r3, [r7, #11]
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7ff fddd 	bl	8004a5c <uiTraceIsObjectExcluded>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d129      	bne.n	8004efc <prvTraceStoreKernelCall+0x100>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	08db      	lsrs	r3, r3, #3
 8004eac:	4a24      	ldr	r2, [pc, #144]	; (8004f40 <prvTraceStoreKernelCall+0x144>)
 8004eae:	5cd3      	ldrb	r3, [r2, r3]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f003 0307 	and.w	r3, r3, #7
 8004eb8:	fa42 f303 	asr.w	r3, r2, r3
 8004ebc:	f003 0301 	and.w	r3, r3, #1
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d11b      	bne.n	8004efc <prvTraceStoreKernelCall+0x100>
			{
				dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
 8004ec4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004ec8:	f000 ff46 	bl	8005d58 <prvTraceGetDTS>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	847b      	strh	r3, [r7, #34]	; 0x22
				hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				kse = (KernelCall*) prvTraceNextFreeEventBufferSlot();
 8004ed6:	f000 fc11 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 8004eda:	61f8      	str	r0, [r7, #28]
				if (kse != NULL)
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00c      	beq.n	8004efc <prvTraceStoreKernelCall+0x100>
				{
					kse->dts = dts1;
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004ee6:	805a      	strh	r2, [r3, #2]
					kse->type = (uint8_t)ecode;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	701a      	strb	r2, [r3, #0]
					kse->objHandle = hnd8;
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8004ef6:	705a      	strb	r2, [r3, #1]
					prvTraceUpdateCounters();
 8004ef8:	f000 ff0e 	bl	8005d18 <prvTraceUpdateCounters>
				}
			}
		}
	}
	trcCRITICAL_SECTION_END();
 8004efc:	4b0b      	ldr	r3, [pc, #44]	; (8004f2c <prvTraceStoreKernelCall+0x130>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3b01      	subs	r3, #1
 8004f02:	4a0a      	ldr	r2, [pc, #40]	; (8004f2c <prvTraceStoreKernelCall+0x130>)
 8004f04:	6013      	str	r3, [r2, #0]
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	613b      	str	r3, [r7, #16]
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	f383 8810 	msr	PRIMASK, r3
 8004f10:	e000      	b.n	8004f14 <prvTraceStoreKernelCall+0x118>
		return;
 8004f12:	bf00      	nop
}
 8004f14:	3728      	adds	r7, #40	; 0x28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	08008024 	.word	0x08008024
 8004f20:	0800805c 	.word	0x0800805c
 8004f24:	2000655c 	.word	0x2000655c
 8004f28:	080080a4 	.word	0x080080a4
 8004f2c:	20006468 	.word	0x20006468
 8004f30:	080080ec 	.word	0x080080ec
 8004f34:	20006475 	.word	0x20006475
 8004f38:	20006474 	.word	0x20006474
 8004f3c:	20006476 	.word	0x20006476
 8004f40:	20006490 	.word	0x20006490

08004f44 <prvTraceStoreKernelCallWithParam>:
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithParam(uint32_t evtcode,
									traceObjectClass objectClass,
									uint32_t objectNumber,
									uint32_t param)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	; 0x28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	607a      	str	r2, [r7, #4]
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	460b      	mov	r3, r1
 8004f52:	72fb      	strb	r3, [r7, #11]
	uint8_t dts2;
	uint8_t hnd8;
	uint8_t p8;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithParam: evtcode >= 0xFF", TRC_UNUSED);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2bfe      	cmp	r3, #254	; 0xfe
 8004f58:	d903      	bls.n	8004f62 <prvTraceStoreKernelCallWithParam+0x1e>
 8004f5a:	4847      	ldr	r0, [pc, #284]	; (8005078 <prvTraceStoreKernelCallWithParam+0x134>)
 8004f5c:	f000 feb4 	bl	8005cc8 <prvTraceError>
 8004f60:	e087      	b.n	8005072 <prvTraceStoreKernelCallWithParam+0x12e>
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "prvTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", TRC_UNUSED);
 8004f62:	7afb      	ldrb	r3, [r7, #11]
 8004f64:	2b06      	cmp	r3, #6
 8004f66:	d903      	bls.n	8004f70 <prvTraceStoreKernelCallWithParam+0x2c>
 8004f68:	4844      	ldr	r0, [pc, #272]	; (800507c <prvTraceStoreKernelCallWithParam+0x138>)
 8004f6a:	f000 fead 	bl	8005cc8 <prvTraceError>
 8004f6e:	e080      	b.n	8005072 <prvTraceStoreKernelCallWithParam+0x12e>
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "prvTraceStoreKernelCallWithParam: Invalid value for objectNumber", TRC_UNUSED);
 8004f70:	4b43      	ldr	r3, [pc, #268]	; (8005080 <prvTraceStoreKernelCallWithParam+0x13c>)
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	7afb      	ldrb	r3, [r7, #11]
 8004f76:	4413      	add	r3, r2
 8004f78:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d203      	bcs.n	8004f8c <prvTraceStoreKernelCallWithParam+0x48>
 8004f84:	483f      	ldr	r0, [pc, #252]	; (8005084 <prvTraceStoreKernelCallWithParam+0x140>)
 8004f86:	f000 fe9f 	bl	8005cc8 <prvTraceError>
 8004f8a:	e072      	b.n	8005072 <prvTraceStoreKernelCallWithParam+0x12e>

	if (recorder_busy)
 8004f8c:	4b3e      	ldr	r3, [pc, #248]	; (8005088 <prvTraceStoreKernelCallWithParam+0x144>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d003      	beq.n	8004f9c <prvTraceStoreKernelCallWithParam+0x58>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (3)");
 8004f94:	483d      	ldr	r0, [pc, #244]	; (800508c <prvTraceStoreKernelCallWithParam+0x148>)
 8004f96:	f000 fe97 	bl	8005cc8 <prvTraceError>
		return;
 8004f9a:	e06a      	b.n	8005072 <prvTraceStoreKernelCallWithParam+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004fa0:	617b      	str	r3, [r7, #20]
  return(result);
 8004fa2:	697b      	ldr	r3, [r7, #20]
	}

	trcCRITICAL_SECTION_BEGIN();
 8004fa4:	627b      	str	r3, [r7, #36]	; 0x24
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	f383 8810 	msr	PRIMASK, r3
 8004fb0:	4b35      	ldr	r3, [pc, #212]	; (8005088 <prvTraceStoreKernelCallWithParam+0x144>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	4a34      	ldr	r2, [pc, #208]	; (8005088 <prvTraceStoreKernelCallWithParam+0x144>)
 8004fb8:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task && (! inExcludedTask || nISRactive))
 8004fba:	4b31      	ldr	r3, [pc, #196]	; (8005080 <prvTraceStoreKernelCallWithParam+0x13c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d04c      	beq.n	800505e <prvTraceStoreKernelCallWithParam+0x11a>
 8004fc4:	4b32      	ldr	r3, [pc, #200]	; (8005090 <prvTraceStoreKernelCallWithParam+0x14c>)
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d048      	beq.n	800505e <prvTraceStoreKernelCallWithParam+0x11a>
 8004fcc:	4b31      	ldr	r3, [pc, #196]	; (8005094 <prvTraceStoreKernelCallWithParam+0x150>)
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d004      	beq.n	8004fde <prvTraceStoreKernelCallWithParam+0x9a>
 8004fd4:	4b30      	ldr	r3, [pc, #192]	; (8005098 <prvTraceStoreKernelCallWithParam+0x154>)
 8004fd6:	f993 3000 	ldrsb.w	r3, [r3]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d03f      	beq.n	800505e <prvTraceStoreKernelCallWithParam+0x11a>
	{
		/* Check if the referenced object or the event code is excluded */
		if (!uiTraceIsObjectExcluded(objectClass, (traceHandle)objectNumber) &&
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	b2da      	uxtb	r2, r3
 8004fe2:	7afb      	ldrb	r3, [r7, #11]
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff fd38 	bl	8004a5c <uiTraceIsObjectExcluded>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d135      	bne.n	800505e <prvTraceStoreKernelCallWithParam+0x11a>
			!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	08db      	lsrs	r3, r3, #3
 8004ff6:	4a29      	ldr	r2, [pc, #164]	; (800509c <prvTraceStoreKernelCallWithParam+0x158>)
 8004ff8:	5cd3      	ldrb	r3, [r2, r3]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	fa42 f303 	asr.w	r3, r2, r3
 8005006:	f003 0301 	and.w	r3, r3, #1
		if (!uiTraceIsObjectExcluded(objectClass, (traceHandle)objectNumber) &&
 800500a:	2b00      	cmp	r3, #0
 800500c:	d127      	bne.n	800505e <prvTraceStoreKernelCallWithParam+0x11a>
		{
			dts2 = (uint8_t)prvTraceGetDTS(0xFF);
 800500e:	20ff      	movs	r0, #255	; 0xff
 8005010:	f000 fea2 	bl	8005d58 <prvTraceGetDTS>
 8005014:	4603      	mov	r3, r0
 8005016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			p8 = (uint8_t) prvTraceGetParam(0xFF, param);
 800501a:	6839      	ldr	r1, [r7, #0]
 800501c:	20ff      	movs	r0, #255	; 0xff
 800501e:	f000 f83f 	bl	80050a0 <prvTraceGetParam>
 8005022:	4603      	mov	r3, r0
 8005024:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			hnd8 = prvTraceGet8BitHandle((traceHandle)objectNumber);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			kse = (KernelCallWithParamAndHandle*) prvTraceNextFreeEventBufferSlot();
 800502e:	f000 fb65 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 8005032:	61f8      	str	r0, [r7, #28]
			if (kse != NULL)
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d011      	beq.n	800505e <prvTraceStoreKernelCallWithParam+0x11a>
			{
				kse->dts = dts2;
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005040:	70da      	strb	r2, [r3, #3]
				kse->type = (uint8_t)evtcode;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	b2da      	uxtb	r2, r3
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	701a      	strb	r2, [r3, #0]
				kse->objHandle = hnd8;
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8005050:	705a      	strb	r2, [r3, #1]
				kse->param = p8;
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8005058:	709a      	strb	r2, [r3, #2]
				prvTraceUpdateCounters();
 800505a:	f000 fe5d 	bl	8005d18 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 800505e:	4b0a      	ldr	r3, [pc, #40]	; (8005088 <prvTraceStoreKernelCallWithParam+0x144>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	3b01      	subs	r3, #1
 8005064:	4a08      	ldr	r2, [pc, #32]	; (8005088 <prvTraceStoreKernelCallWithParam+0x144>)
 8005066:	6013      	str	r3, [r2, #0]
 8005068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506a:	613b      	str	r3, [r7, #16]
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	f383 8810 	msr	PRIMASK, r3
}
 8005072:	3728      	adds	r7, #40	; 0x28
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	08008124 	.word	0x08008124
 800507c:	08008164 	.word	0x08008164
 8005080:	2000655c 	.word	0x2000655c
 8005084:	080081b4 	.word	0x080081b4
 8005088:	20006468 	.word	0x20006468
 800508c:	08008204 	.word	0x08008204
 8005090:	20006475 	.word	0x20006475
 8005094:	20006476 	.word	0x20006476
 8005098:	20006474 	.word	0x20006474
 800509c:	20006490 	.word	0x20006490

080050a0 <prvTraceGetParam>:
 *
 * May only be called within a critical section!
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
	XPSEvent* xps;

	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2bff      	cmp	r3, #255	; 0xff
 80050ae:	d009      	beq.n	80050c4 <prvTraceGetParam+0x24>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d004      	beq.n	80050c4 <prvTraceGetParam+0x24>
 80050ba:	4816      	ldr	r0, [pc, #88]	; (8005114 <prvTraceGetParam+0x74>)
 80050bc:	f000 fe04 	bl	8005cc8 <prvTraceError>
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	e023      	b.n	800510c <prvTraceGetParam+0x6c>
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d801      	bhi.n	80050d0 <prvTraceGetParam+0x30>
	{
		return param;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	e01d      	b.n	800510c <prvTraceGetParam+0x6c>
	}
	else
	{
		xps = (XPSEvent*) prvTraceNextFreeEventBufferSlot();
 80050d0:	f000 fb14 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 80050d4:	60f8      	str	r0, [r7, #12]
		if (xps != NULL)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d014      	beq.n	8005106 <prvTraceGetParam+0x66>
		{
			xps->type = DIV_XPS;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2201      	movs	r2, #1
 80050e0:	701a      	strb	r2, [r3, #0]
			xps->xps_8 = (uint8_t)((param & (0xFF00 & ~param_max)) >> 8);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	43da      	mvns	r2, r3
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	4013      	ands	r3, r2
 80050ea:	0a1b      	lsrs	r3, r3, #8
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	705a      	strb	r2, [r3, #1]
			xps->xps_16 = (uint16_t)((param & (0xFFFF0000 & ~param_max)) >> 16);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	43da      	mvns	r2, r3
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	4013      	ands	r3, r2
 80050fa:	0c1b      	lsrs	r3, r3, #16
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 8005102:	f000 fe09 	bl	8005d18 <prvTraceUpdateCounters>
		}

		return param & param_max;
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4013      	ands	r3, r2
	}
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	0800823c 	.word	0x0800823c

08005118 <prvTraceStoreKernelCallWithNumericParamOnly>:
 * Used for storing kernel calls with numeric parameters only. This is
 * only used for traceTASK_DELAY and traceDELAY_UNTIL at the moment.
 ******************************************************************************/
#if (TRC_CFG_SCHEDULING_ONLY == 0)
void prvTraceStoreKernelCallWithNumericParamOnly(uint32_t evtcode, uint32_t param)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b08a      	sub	sp, #40	; 0x28
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
	KernelCallWithParam16 * kse;
	uint8_t dts6;
	uint16_t restParam;
	TRACE_ALLOC_CRITICAL_SECTION();

	restParam = 0;
 8005122:	2300      	movs	r3, #0
 8005124:	84fb      	strh	r3, [r7, #38]	; 0x26

	TRACE_ASSERT(evtcode < 0xFF, "prvTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", TRC_UNUSED);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2bfe      	cmp	r3, #254	; 0xfe
 800512a:	d903      	bls.n	8005134 <prvTraceStoreKernelCallWithNumericParamOnly+0x1c>
 800512c:	4832      	ldr	r0, [pc, #200]	; (80051f8 <prvTraceStoreKernelCallWithNumericParamOnly+0xe0>)
 800512e:	f000 fdcb 	bl	8005cc8 <prvTraceError>
 8005132:	e05e      	b.n	80051f2 <prvTraceStoreKernelCallWithNumericParamOnly+0xda>

	if (recorder_busy)
 8005134:	4b31      	ldr	r3, [pc, #196]	; (80051fc <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <prvTraceStoreKernelCallWithNumericParamOnly+0x2c>
		* TRACE_EXIT_CRITICAL_SECTION). They must disable the RTOS tick interrupt
		* and any other ISRs that calls the trace recorder directly or via
		* traced kernel functions. The ARM port disables all interrupts using the
		* PRIMASK register to avoid this issue.
		*************************************************************************/
		prvTraceError("Recorder busy - high priority ISR using syscall? (4)");
 800513c:	4830      	ldr	r0, [pc, #192]	; (8005200 <prvTraceStoreKernelCallWithNumericParamOnly+0xe8>)
 800513e:	f000 fdc3 	bl	8005cc8 <prvTraceError>
		return;
 8005142:	e056      	b.n	80051f2 <prvTraceStoreKernelCallWithNumericParamOnly+0xda>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005144:	f3ef 8310 	mrs	r3, PRIMASK
 8005148:	613b      	str	r3, [r7, #16]
  return(result);
 800514a:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN();
 800514c:	623b      	str	r3, [r7, #32]
 800514e:	2301      	movs	r3, #1
 8005150:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f383 8810 	msr	PRIMASK, r3
 8005158:	4b28      	ldr	r3, [pc, #160]	; (80051fc <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	3301      	adds	r3, #1
 800515e:	4a27      	ldr	r2, [pc, #156]	; (80051fc <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 8005160:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task
 8005162:	4b28      	ldr	r3, [pc, #160]	; (8005204 <prvTraceStoreKernelCallWithNumericParamOnly+0xec>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005168:	2b00      	cmp	r3, #0
 800516a:	d038      	beq.n	80051de <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
 800516c:	4b26      	ldr	r3, [pc, #152]	; (8005208 <prvTraceStoreKernelCallWithNumericParamOnly+0xf0>)
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d034      	beq.n	80051de <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
		&& (! inExcludedTask || nISRactive))
 8005174:	4b25      	ldr	r3, [pc, #148]	; (800520c <prvTraceStoreKernelCallWithNumericParamOnly+0xf4>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d004      	beq.n	8005186 <prvTraceStoreKernelCallWithNumericParamOnly+0x6e>
 800517c:	4b24      	ldr	r3, [pc, #144]	; (8005210 <prvTraceStoreKernelCallWithNumericParamOnly+0xf8>)
 800517e:	f993 3000 	ldrsb.w	r3, [r3]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d02b      	beq.n	80051de <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
	{
		/* Check if the event code is excluded */
		if (!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	08db      	lsrs	r3, r3, #3
 800518a:	4a22      	ldr	r2, [pc, #136]	; (8005214 <prvTraceStoreKernelCallWithNumericParamOnly+0xfc>)
 800518c:	5cd3      	ldrb	r3, [r2, r3]
 800518e:	461a      	mov	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	fa42 f303 	asr.w	r3, r2, r3
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d11d      	bne.n	80051de <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
		{
			dts6 = (uint8_t)prvTraceGetDTS(0xFF);
 80051a2:	20ff      	movs	r0, #255	; 0xff
 80051a4:	f000 fdd8 	bl	8005d58 <prvTraceGetDTS>
 80051a8:	4603      	mov	r3, r0
 80051aa:	77fb      	strb	r3, [r7, #31]
			restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
 80051ac:	6839      	ldr	r1, [r7, #0]
 80051ae:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80051b2:	f7ff ff75 	bl	80050a0 <prvTraceGetParam>
 80051b6:	4603      	mov	r3, r0
 80051b8:	84fb      	strh	r3, [r7, #38]	; 0x26
			kse = (KernelCallWithParam16*) prvTraceNextFreeEventBufferSlot();
 80051ba:	f000 fa9f 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 80051be:	61b8      	str	r0, [r7, #24]
			if (kse != NULL)
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00b      	beq.n	80051de <prvTraceStoreKernelCallWithNumericParamOnly+0xc6>
			{
				kse->dts = dts6;
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	7ffa      	ldrb	r2, [r7, #31]
 80051ca:	705a      	strb	r2, [r3, #1]
				kse->type = (uint8_t)evtcode;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	701a      	strb	r2, [r3, #0]
				kse->param = restParam;
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80051d8:	805a      	strh	r2, [r3, #2]
				prvTraceUpdateCounters();
 80051da:	f000 fd9d 	bl	8005d18 <prvTraceUpdateCounters>
			}
		}
	}
	trcCRITICAL_SECTION_END();
 80051de:	4b07      	ldr	r3, [pc, #28]	; (80051fc <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3b01      	subs	r3, #1
 80051e4:	4a05      	ldr	r2, [pc, #20]	; (80051fc <prvTraceStoreKernelCallWithNumericParamOnly+0xe4>)
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f383 8810 	msr	PRIMASK, r3
}
 80051f2:	3728      	adds	r7, #40	; 0x28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	08008278 	.word	0x08008278
 80051fc:	20006468 	.word	0x20006468
 8005200:	080082d0 	.word	0x080082d0
 8005204:	2000655c 	.word	0x2000655c
 8005208:	20006475 	.word	0x20006475
 800520c:	20006476 	.word	0x20006476
 8005210:	20006474 	.word	0x20006474
 8005214:	20006490 	.word	0x20006490

08005218 <prvTraceStoreTaskswitch>:
 * prvTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void prvTraceStoreTaskswitch(traceHandle task_handle)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	; 0x28
 800521c:	af00      	add	r7, sp, #0
 800521e:	4603      	mov	r3, r0
 8005220:	71fb      	strb	r3, [r7, #7]
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
	extern int32_t isPendingContextSwitch;
#endif
	trcSR_ALLOC_CRITICAL_SECTION_ON_CORTEX_M_ONLY();

	skipEvent = 0;
 8005222:	2300      	movs	r3, #0
 8005224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	TRACE_ASSERT(task_handle <= TRC_CFG_NTASK,
 8005228:	79fb      	ldrb	r3, [r7, #7]
 800522a:	2b41      	cmp	r3, #65	; 0x41
 800522c:	d903      	bls.n	8005236 <prvTraceStoreTaskswitch+0x1e>
 800522e:	4841      	ldr	r0, [pc, #260]	; (8005334 <prvTraceStoreTaskswitch+0x11c>)
 8005230:	f000 fd4a 	bl	8005cc8 <prvTraceError>
 8005234:	e07a      	b.n	800532c <prvTraceStoreTaskswitch+0x114>
		"prvTraceStoreTaskswitch: Invalid value for task_handle", TRC_UNUSED);

	/* Skip the event if the task has been excluded, using vTraceExcludeTask */
	if (TRACE_GET_TASK_FLAG_ISEXCLUDED(task_handle))
 8005236:	79fb      	ldrb	r3, [r7, #7]
 8005238:	3321      	adds	r3, #33	; 0x21
 800523a:	10db      	asrs	r3, r3, #3
 800523c:	4a3e      	ldr	r2, [pc, #248]	; (8005338 <prvTraceStoreTaskswitch+0x120>)
 800523e:	5cd3      	ldrb	r3, [r2, r3]
 8005240:	461a      	mov	r2, r3
 8005242:	79fb      	ldrb	r3, [r7, #7]
 8005244:	3321      	adds	r3, #33	; 0x21
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	fa42 f303 	asr.w	r3, r2, r3
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d006      	beq.n	8005264 <prvTraceStoreTaskswitch+0x4c>
	{
		skipEvent = 1;
 8005256:	2301      	movs	r3, #1
 8005258:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		inExcludedTask = 1;
 800525c:	4b37      	ldr	r3, [pc, #220]	; (800533c <prvTraceStoreTaskswitch+0x124>)
 800525e:	2201      	movs	r2, #1
 8005260:	701a      	strb	r2, [r3, #0]
 8005262:	e002      	b.n	800526a <prvTraceStoreTaskswitch+0x52>
	}
	else
	{
		inExcludedTask = 0;
 8005264:	4b35      	ldr	r3, [pc, #212]	; (800533c <prvTraceStoreTaskswitch+0x124>)
 8005266:	2200      	movs	r2, #0
 8005268:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800526a:	f3ef 8310 	mrs	r3, PRIMASK
 800526e:	613b      	str	r3, [r7, #16]
  return(result);
 8005270:	693b      	ldr	r3, [r7, #16]
	}

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
 8005272:	623b      	str	r3, [r7, #32]
 8005274:	2301      	movs	r3, #1
 8005276:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f383 8810 	msr	PRIMASK, r3
 800527e:	4b30      	ldr	r3, [pc, #192]	; (8005340 <prvTraceStoreTaskswitch+0x128>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3301      	adds	r3, #1
 8005284:	4a2e      	ldr	r2, [pc, #184]	; (8005340 <prvTraceStoreTaskswitch+0x128>)
 8005286:	6013      	str	r3, [r2, #0]

	/* Skip the event if the same task is scheduled */
	if (task_handle == handle_of_last_logged_task)
 8005288:	4b2e      	ldr	r3, [pc, #184]	; (8005344 <prvTraceStoreTaskswitch+0x12c>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	79fa      	ldrb	r2, [r7, #7]
 800528e:	429a      	cmp	r2, r3
 8005290:	d102      	bne.n	8005298 <prvTraceStoreTaskswitch+0x80>
	{
		skipEvent = 1;
 8005292:	2301      	movs	r3, #1
 8005294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	if (!RecorderDataPtr->recorderActive)
 8005298:	4b2b      	ldr	r3, [pc, #172]	; (8005348 <prvTraceStoreTaskswitch+0x130>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d102      	bne.n	80052a8 <prvTraceStoreTaskswitch+0x90>
	{
		skipEvent = 1;
 80052a2:	2301      	movs	r3, #1
 80052a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* If this event should be logged, log it! */
	if (skipEvent == 0)
 80052a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d133      	bne.n	8005318 <prvTraceStoreTaskswitch+0x100>
	{
#if (TRC_CFG_INCLUDE_ISR_TRACING == 1)
		isPendingContextSwitch = 0;
 80052b0:	4b26      	ldr	r3, [pc, #152]	; (800534c <prvTraceStoreTaskswitch+0x134>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
#endif

		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
 80052b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80052ba:	f000 fd4d 	bl	8005d58 <prvTraceGetDTS>
 80052be:	4603      	mov	r3, r0
 80052c0:	83fb      	strh	r3, [r7, #30]
		handle_of_last_logged_task = task_handle;
 80052c2:	4a20      	ldr	r2, [pc, #128]	; (8005344 <prvTraceStoreTaskswitch+0x12c>)
 80052c4:	79fb      	ldrb	r3, [r7, #7]
 80052c6:	7013      	strb	r3, [r2, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
 80052c8:	4b1e      	ldr	r3, [pc, #120]	; (8005344 <prvTraceStoreTaskswitch+0x12c>)
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	777b      	strb	r3, [r7, #29]
		ts = (TSEvent*)prvTraceNextFreeEventBufferSlot();
 80052ce:	f000 fa15 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 80052d2:	61b8      	str	r0, [r7, #24]

		if (ts != NULL)
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d01e      	beq.n	8005318 <prvTraceStoreTaskswitch+0x100>
		{
			if (prvTraceGetObjectState(TRACE_CLASS_TASK,
 80052da:	4b1a      	ldr	r3, [pc, #104]	; (8005344 <prvTraceStoreTaskswitch+0x12c>)
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	4619      	mov	r1, r3
 80052e0:	2003      	movs	r0, #3
 80052e2:	f000 f9a5 	bl	8005630 <prvTraceGetObjectState>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d103      	bne.n	80052f4 <prvTraceStoreTaskswitch+0xdc>
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	2207      	movs	r2, #7
 80052f0:	701a      	strb	r2, [r3, #0]
 80052f2:	e002      	b.n	80052fa <prvTraceStoreTaskswitch+0xe2>
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	2206      	movs	r2, #6
 80052f8:	701a      	strb	r2, [r3, #0]
			}

			ts->dts = dts3;
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	8bfa      	ldrh	r2, [r7, #30]
 80052fe:	805a      	strh	r2, [r3, #2]
			ts->objHandle = hnd8;
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	7f7a      	ldrb	r2, [r7, #29]
 8005304:	705a      	strb	r2, [r3, #1]

			prvTraceSetObjectState(TRACE_CLASS_TASK,
 8005306:	4b0f      	ldr	r3, [pc, #60]	; (8005344 <prvTraceStoreTaskswitch+0x12c>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	2201      	movs	r2, #1
 800530c:	4619      	mov	r1, r3
 800530e:	2003      	movs	r0, #3
 8005310:	f000 f952 	bl	80055b8 <prvTraceSetObjectState>
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
 8005314:	f000 fd00 	bl	8005d18 <prvTraceUpdateCounters>
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
 8005318:	4b09      	ldr	r3, [pc, #36]	; (8005340 <prvTraceStoreTaskswitch+0x128>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3b01      	subs	r3, #1
 800531e:	4a08      	ldr	r2, [pc, #32]	; (8005340 <prvTraceStoreTaskswitch+0x128>)
 8005320:	6013      	str	r3, [r2, #0]
 8005322:	6a3b      	ldr	r3, [r7, #32]
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f383 8810 	msr	PRIMASK, r3
}
 800532c:	3728      	adds	r7, #40	; 0x28
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	08008308 	.word	0x08008308
 8005338:	20006480 	.word	0x20006480
 800533c:	20006476 	.word	0x20006476
 8005340:	20006468 	.word	0x20006468
 8005344:	20006475 	.word	0x20006475
 8005348:	2000655c 	.word	0x2000655c
 800534c:	20006458 	.word	0x20006458

08005350 <prvTraceStoreObjectNameOnCloseEvent>:
 * "old" one, valid up until this point.
 ******************************************************************************/
#if (TRC_CFG_INCLUDE_OBJECT_DELETE == 1)
void prvTraceStoreObjectNameOnCloseEvent(traceHandle handle,
										traceObjectClass objectclass)
{
 8005350:	b590      	push	{r4, r7, lr}
 8005352:	b087      	sub	sp, #28
 8005354:	af00      	add	r7, sp, #0
 8005356:	4603      	mov	r3, r0
 8005358:	460a      	mov	r2, r1
 800535a:	71fb      	strb	r3, [r7, #7]
 800535c:	4613      	mov	r3, r2
 800535e:	71bb      	strb	r3, [r7, #6]
	ObjCloseNameEvent * ce;
	const char * name;
	traceString idx;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005360:	79bb      	ldrb	r3, [r7, #6]
 8005362:	2b06      	cmp	r3, #6
 8005364:	d903      	bls.n	800536e <prvTraceStoreObjectNameOnCloseEvent+0x1e>
 8005366:	4820      	ldr	r0, [pc, #128]	; (80053e8 <prvTraceStoreObjectNameOnCloseEvent+0x98>)
 8005368:	f000 fcae 	bl	8005cc8 <prvTraceError>
 800536c:	e039      	b.n	80053e2 <prvTraceStoreObjectNameOnCloseEvent+0x92>
		"prvTraceStoreObjectNameOnCloseEvent: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 800536e:	4b1f      	ldr	r3, [pc, #124]	; (80053ec <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	79bb      	ldrb	r3, [r7, #6]
 8005374:	4413      	add	r3, r2
 8005376:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800537a:	79fa      	ldrb	r2, [r7, #7]
 800537c:	429a      	cmp	r2, r3
 800537e:	d903      	bls.n	8005388 <prvTraceStoreObjectNameOnCloseEvent+0x38>
 8005380:	481b      	ldr	r0, [pc, #108]	; (80053f0 <prvTraceStoreObjectNameOnCloseEvent+0xa0>)
 8005382:	f000 fca1 	bl	8005cc8 <prvTraceError>
 8005386:	e02c      	b.n	80053e2 <prvTraceStoreObjectNameOnCloseEvent+0x92>
		"prvTraceStoreObjectNameOnCloseEvent: Invalid value for handle", TRC_UNUSED);

	if (RecorderDataPtr->recorderActive)
 8005388:	4b18      	ldr	r3, [pc, #96]	; (80053ec <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800538e:	2b00      	cmp	r3, #0
 8005390:	d027      	beq.n	80053e2 <prvTraceStoreObjectNameOnCloseEvent+0x92>
	{
		uint8_t hnd8 = prvTraceGet8BitHandle(handle);
 8005392:	79fb      	ldrb	r3, [r7, #7]
 8005394:	75fb      	strb	r3, [r7, #23]
		name = TRACE_PROPERTY_NAME_GET(objectclass, handle);
 8005396:	4b15      	ldr	r3, [pc, #84]	; (80053ec <prvTraceStoreObjectNameOnCloseEvent+0x9c>)
 8005398:	681c      	ldr	r4, [r3, #0]
 800539a:	79ba      	ldrb	r2, [r7, #6]
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	4611      	mov	r1, r2
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 f9cf 	bl	8005744 <uiIndexOfObject>
 80053a6:	4603      	mov	r3, r0
 80053a8:	3388      	adds	r3, #136	; 0x88
 80053aa:	4423      	add	r3, r4
 80053ac:	3304      	adds	r3, #4
 80053ae:	613b      	str	r3, [r7, #16]
		idx = prvTraceOpenSymbol(name, 0);
 80053b0:	2100      	movs	r1, #0
 80053b2:	6938      	ldr	r0, [r7, #16]
 80053b4:	f000 fc38 	bl	8005c28 <prvTraceOpenSymbol>
 80053b8:	4603      	mov	r3, r0
 80053ba:	81fb      	strh	r3, [r7, #14]

		// Interrupt disable not necessary, already done in trcHooks.h macro
		ce = (ObjCloseNameEvent*) prvTraceNextFreeEventBufferSlot();
 80053bc:	f000 f99e 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 80053c0:	60b8      	str	r0, [r7, #8]
		if (ce != NULL)
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00c      	beq.n	80053e2 <prvTraceStoreObjectNameOnCloseEvent+0x92>
		{
			ce->type = (uint8_t) (EVENTGROUP_OBJCLOSE_NAME + objectclass);
 80053c8:	79bb      	ldrb	r3, [r7, #6]
 80053ca:	3308      	adds	r3, #8
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	701a      	strb	r2, [r3, #0]
			ce->objHandle = hnd8;
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	7dfa      	ldrb	r2, [r7, #23]
 80053d6:	705a      	strb	r2, [r3, #1]
			ce->symbolIndex = idx;
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	89fa      	ldrh	r2, [r7, #14]
 80053dc:	805a      	strh	r2, [r3, #2]
			prvTraceUpdateCounters();
 80053de:	f000 fc9b 	bl	8005d18 <prvTraceUpdateCounters>
		}
	}
}
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd90      	pop	{r4, r7, pc}
 80053e8:	08008350 	.word	0x08008350
 80053ec:	2000655c 	.word	0x2000655c
 80053f0:	080083a4 	.word	0x080083a4

080053f4 <prvTraceStoreObjectPropertiesOnCloseEvent>:

void prvTraceStoreObjectPropertiesOnCloseEvent(traceHandle handle,
											 traceObjectClass objectclass)
{
 80053f4:	b590      	push	{r4, r7, lr}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	460a      	mov	r2, r1
 80053fe:	71fb      	strb	r3, [r7, #7]
 8005400:	4613      	mov	r3, r2
 8005402:	71bb      	strb	r3, [r7, #6]
	ObjClosePropEvent * pe;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005404:	79bb      	ldrb	r3, [r7, #6]
 8005406:	2b06      	cmp	r3, #6
 8005408:	d903      	bls.n	8005412 <prvTraceStoreObjectPropertiesOnCloseEvent+0x1e>
 800540a:	482b      	ldr	r0, [pc, #172]	; (80054b8 <prvTraceStoreObjectPropertiesOnCloseEvent+0xc4>)
 800540c:	f000 fc5c 	bl	8005cc8 <prvTraceError>
 8005410:	e04f      	b.n	80054b2 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
		"prvTraceStoreObjectPropertiesOnCloseEvent: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005412:	4b2a      	ldr	r3, [pc, #168]	; (80054bc <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	79bb      	ldrb	r3, [r7, #6]
 8005418:	4413      	add	r3, r2
 800541a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800541e:	79fa      	ldrb	r2, [r7, #7]
 8005420:	429a      	cmp	r2, r3
 8005422:	d903      	bls.n	800542c <prvTraceStoreObjectPropertiesOnCloseEvent+0x38>
 8005424:	4826      	ldr	r0, [pc, #152]	; (80054c0 <prvTraceStoreObjectPropertiesOnCloseEvent+0xcc>)
 8005426:	f000 fc4f 	bl	8005cc8 <prvTraceError>
 800542a:	e042      	b.n	80054b2 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
		"prvTraceStoreObjectPropertiesOnCloseEvent: Invalid value for handle", TRC_UNUSED);

	if (RecorderDataPtr->recorderActive)
 800542c:	4b23      	ldr	r3, [pc, #140]	; (80054bc <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005432:	2b00      	cmp	r3, #0
 8005434:	d03d      	beq.n	80054b2 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
	{
		// Interrupt disable not necessary, already done in trcHooks.h macro
		pe = (ObjClosePropEvent*) prvTraceNextFreeEventBufferSlot();
 8005436:	f000 f961 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 800543a:	60f8      	str	r0, [r7, #12]
		if (pe != NULL)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d037      	beq.n	80054b2 <prvTraceStoreObjectPropertiesOnCloseEvent+0xbe>
		{
			if (objectclass == TRACE_CLASS_TASK)
 8005442:	79bb      	ldrb	r3, [r7, #6]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d117      	bne.n	8005478 <prvTraceStoreObjectPropertiesOnCloseEvent+0x84>
			{
				pe->arg1 = TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, handle);
 8005448:	4b1c      	ldr	r3, [pc, #112]	; (80054bc <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 800544a:	681c      	ldr	r4, [r3, #0]
 800544c:	79ba      	ldrb	r2, [r7, #6]
 800544e:	79fb      	ldrb	r3, [r7, #7]
 8005450:	4611      	mov	r1, r2
 8005452:	4618      	mov	r0, r3
 8005454:	f000 f976 	bl	8005744 <uiIndexOfObject>
 8005458:	4603      	mov	r3, r0
 800545a:	4619      	mov	r1, r3
 800545c:	4b17      	ldr	r3, [pc, #92]	; (80054bc <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	79bb      	ldrb	r3, [r7, #6]
 8005462:	4413      	add	r3, r2
 8005464:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005468:	440b      	add	r3, r1
 800546a:	3301      	adds	r3, #1
 800546c:	4423      	add	r3, r4
 800546e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	705a      	strb	r2, [r3, #1]
 8005476:	e015      	b.n	80054a4 <prvTraceStoreObjectPropertiesOnCloseEvent+0xb0>
			}
			else
			{
				pe->arg1 = TRACE_PROPERTY_OBJECT_STATE(objectclass, handle);
 8005478:	4b10      	ldr	r3, [pc, #64]	; (80054bc <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 800547a:	681c      	ldr	r4, [r3, #0]
 800547c:	79ba      	ldrb	r2, [r7, #6]
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	4611      	mov	r1, r2
 8005482:	4618      	mov	r0, r3
 8005484:	f000 f95e 	bl	8005744 <uiIndexOfObject>
 8005488:	4603      	mov	r3, r0
 800548a:	4619      	mov	r1, r3
 800548c:	4b0b      	ldr	r3, [pc, #44]	; (80054bc <prvTraceStoreObjectPropertiesOnCloseEvent+0xc8>)
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	79bb      	ldrb	r3, [r7, #6]
 8005492:	4413      	add	r3, r2
 8005494:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005498:	440b      	add	r3, r1
 800549a:	4423      	add	r3, r4
 800549c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	705a      	strb	r2, [r3, #1]
			}
			pe->type = (uint8_t) (EVENTGROUP_OBJCLOSE_PROP + objectclass);
 80054a4:	79bb      	ldrb	r3, [r7, #6]
 80054a6:	3310      	adds	r3, #16
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	701a      	strb	r2, [r3, #0]
			prvTraceUpdateCounters();
 80054ae:	f000 fc33 	bl	8005d18 <prvTraceUpdateCounters>
		}
	}
}
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd90      	pop	{r4, r7, pc}
 80054b8:	080083f0 	.word	0x080083f0
 80054bc:	2000655c 	.word	0x2000655c
 80054c0:	08008448 	.word	0x08008448

080054c4 <prvTraceSetPriorityProperty>:
#endif

void prvTraceSetPriorityProperty(uint8_t objectclass, traceHandle id, uint8_t value)
{
 80054c4:	b590      	push	{r4, r7, lr}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	4603      	mov	r3, r0
 80054cc:	71fb      	strb	r3, [r7, #7]
 80054ce:	460b      	mov	r3, r1
 80054d0:	71bb      	strb	r3, [r7, #6]
 80054d2:	4613      	mov	r3, r2
 80054d4:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 80054d6:	79fb      	ldrb	r3, [r7, #7]
 80054d8:	2b06      	cmp	r3, #6
 80054da:	d903      	bls.n	80054e4 <prvTraceSetPriorityProperty+0x20>
 80054dc:	4814      	ldr	r0, [pc, #80]	; (8005530 <prvTraceSetPriorityProperty+0x6c>)
 80054de:	f000 fbf3 	bl	8005cc8 <prvTraceError>
 80054e2:	e022      	b.n	800552a <prvTraceSetPriorityProperty+0x66>
		"prvTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80054e4:	4b13      	ldr	r3, [pc, #76]	; (8005534 <prvTraceSetPriorityProperty+0x70>)
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	79fb      	ldrb	r3, [r7, #7]
 80054ea:	4413      	add	r3, r2
 80054ec:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80054f0:	79ba      	ldrb	r2, [r7, #6]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d903      	bls.n	80054fe <prvTraceSetPriorityProperty+0x3a>
 80054f6:	4810      	ldr	r0, [pc, #64]	; (8005538 <prvTraceSetPriorityProperty+0x74>)
 80054f8:	f000 fbe6 	bl	8005cc8 <prvTraceError>
 80054fc:	e015      	b.n	800552a <prvTraceSetPriorityProperty+0x66>
		"prvTraceSetPriorityProperty: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
 80054fe:	4b0d      	ldr	r3, [pc, #52]	; (8005534 <prvTraceSetPriorityProperty+0x70>)
 8005500:	681c      	ldr	r4, [r3, #0]
 8005502:	79fa      	ldrb	r2, [r7, #7]
 8005504:	79bb      	ldrb	r3, [r7, #6]
 8005506:	4611      	mov	r1, r2
 8005508:	4618      	mov	r0, r3
 800550a:	f000 f91b 	bl	8005744 <uiIndexOfObject>
 800550e:	4603      	mov	r3, r0
 8005510:	4619      	mov	r1, r3
 8005512:	4b08      	ldr	r3, [pc, #32]	; (8005534 <prvTraceSetPriorityProperty+0x70>)
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	79fb      	ldrb	r3, [r7, #7]
 8005518:	4413      	add	r3, r2
 800551a:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 800551e:	440b      	add	r3, r1
 8005520:	3301      	adds	r3, #1
 8005522:	4423      	add	r3, r4
 8005524:	797a      	ldrb	r2, [r7, #5]
 8005526:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	bd90      	pop	{r4, r7, pc}
 8005530:	0800849c 	.word	0x0800849c
 8005534:	2000655c 	.word	0x2000655c
 8005538:	080084e8 	.word	0x080084e8

0800553c <prvTraceGetPriorityProperty>:

uint8_t prvTraceGetPriorityProperty(uint8_t objectclass, traceHandle id)
{
 800553c:	b590      	push	{r4, r7, lr}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	4603      	mov	r3, r0
 8005544:	460a      	mov	r2, r1
 8005546:	71fb      	strb	r3, [r7, #7]
 8005548:	4613      	mov	r3, r2
 800554a:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 800554c:	79fb      	ldrb	r3, [r7, #7]
 800554e:	2b06      	cmp	r3, #6
 8005550:	d904      	bls.n	800555c <prvTraceGetPriorityProperty+0x20>
 8005552:	4816      	ldr	r0, [pc, #88]	; (80055ac <prvTraceGetPriorityProperty+0x70>)
 8005554:	f000 fbb8 	bl	8005cc8 <prvTraceError>
 8005558:	2300      	movs	r3, #0
 800555a:	e022      	b.n	80055a2 <prvTraceGetPriorityProperty+0x66>
		"prvTraceGetPriorityProperty: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 800555c:	4b14      	ldr	r3, [pc, #80]	; (80055b0 <prvTraceGetPriorityProperty+0x74>)
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	79fb      	ldrb	r3, [r7, #7]
 8005562:	4413      	add	r3, r2
 8005564:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005568:	79ba      	ldrb	r2, [r7, #6]
 800556a:	429a      	cmp	r2, r3
 800556c:	d904      	bls.n	8005578 <prvTraceGetPriorityProperty+0x3c>
 800556e:	4811      	ldr	r0, [pc, #68]	; (80055b4 <prvTraceGetPriorityProperty+0x78>)
 8005570:	f000 fbaa 	bl	8005cc8 <prvTraceError>
 8005574:	2300      	movs	r3, #0
 8005576:	e014      	b.n	80055a2 <prvTraceGetPriorityProperty+0x66>
		"prvTraceGetPriorityProperty: Invalid value for id", 0);

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
 8005578:	4b0d      	ldr	r3, [pc, #52]	; (80055b0 <prvTraceGetPriorityProperty+0x74>)
 800557a:	681c      	ldr	r4, [r3, #0]
 800557c:	79fa      	ldrb	r2, [r7, #7]
 800557e:	79bb      	ldrb	r3, [r7, #6]
 8005580:	4611      	mov	r1, r2
 8005582:	4618      	mov	r0, r3
 8005584:	f000 f8de 	bl	8005744 <uiIndexOfObject>
 8005588:	4603      	mov	r3, r0
 800558a:	4619      	mov	r1, r3
 800558c:	4b08      	ldr	r3, [pc, #32]	; (80055b0 <prvTraceGetPriorityProperty+0x74>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	79fb      	ldrb	r3, [r7, #7]
 8005592:	4413      	add	r3, r2
 8005594:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005598:	440b      	add	r3, r1
 800559a:	3301      	adds	r3, #1
 800559c:	4423      	add	r3, r4
 800559e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd90      	pop	{r4, r7, pc}
 80055aa:	bf00      	nop
 80055ac:	08008528 	.word	0x08008528
 80055b0:	2000655c 	.word	0x2000655c
 80055b4:	08008574 	.word	0x08008574

080055b8 <prvTraceSetObjectState>:

void prvTraceSetObjectState(uint8_t objectclass, traceHandle id, uint8_t value)
{
 80055b8:	b590      	push	{r4, r7, lr}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	4603      	mov	r3, r0
 80055c0:	71fb      	strb	r3, [r7, #7]
 80055c2:	460b      	mov	r3, r1
 80055c4:	71bb      	strb	r3, [r7, #6]
 80055c6:	4613      	mov	r3, r2
 80055c8:	717b      	strb	r3, [r7, #5]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 80055ca:	79fb      	ldrb	r3, [r7, #7]
 80055cc:	2b06      	cmp	r3, #6
 80055ce:	d903      	bls.n	80055d8 <prvTraceSetObjectState+0x20>
 80055d0:	4814      	ldr	r0, [pc, #80]	; (8005624 <prvTraceSetObjectState+0x6c>)
 80055d2:	f000 fb79 	bl	8005cc8 <prvTraceError>
 80055d6:	e021      	b.n	800561c <prvTraceSetObjectState+0x64>
		"prvTraceSetObjectState: objectclass >= TRACE_NCLASSES", TRC_UNUSED);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 80055d8:	4b13      	ldr	r3, [pc, #76]	; (8005628 <prvTraceSetObjectState+0x70>)
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	79fb      	ldrb	r3, [r7, #7]
 80055de:	4413      	add	r3, r2
 80055e0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80055e4:	79ba      	ldrb	r2, [r7, #6]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d903      	bls.n	80055f2 <prvTraceSetObjectState+0x3a>
 80055ea:	4810      	ldr	r0, [pc, #64]	; (800562c <prvTraceSetObjectState+0x74>)
 80055ec:	f000 fb6c 	bl	8005cc8 <prvTraceError>
 80055f0:	e014      	b.n	800561c <prvTraceSetObjectState+0x64>
		"prvTraceSetObjectState: Invalid value for id", TRC_UNUSED);

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
 80055f2:	4b0d      	ldr	r3, [pc, #52]	; (8005628 <prvTraceSetObjectState+0x70>)
 80055f4:	681c      	ldr	r4, [r3, #0]
 80055f6:	79fa      	ldrb	r2, [r7, #7]
 80055f8:	79bb      	ldrb	r3, [r7, #6]
 80055fa:	4611      	mov	r1, r2
 80055fc:	4618      	mov	r0, r3
 80055fe:	f000 f8a1 	bl	8005744 <uiIndexOfObject>
 8005602:	4603      	mov	r3, r0
 8005604:	4619      	mov	r1, r3
 8005606:	4b08      	ldr	r3, [pc, #32]	; (8005628 <prvTraceSetObjectState+0x70>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	79fb      	ldrb	r3, [r7, #7]
 800560c:	4413      	add	r3, r2
 800560e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005612:	440b      	add	r3, r1
 8005614:	4423      	add	r3, r4
 8005616:	797a      	ldrb	r2, [r7, #5]
 8005618:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	bd90      	pop	{r4, r7, pc}
 8005622:	bf00      	nop
 8005624:	080085b4 	.word	0x080085b4
 8005628:	2000655c 	.word	0x2000655c
 800562c:	080085f8 	.word	0x080085f8

08005630 <prvTraceGetObjectState>:

uint8_t prvTraceGetObjectState(uint8_t objectclass, traceHandle id)
{
 8005630:	b590      	push	{r4, r7, lr}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	460a      	mov	r2, r1
 800563a:	71fb      	strb	r3, [r7, #7]
 800563c:	4613      	mov	r3, r2
 800563e:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	2b06      	cmp	r3, #6
 8005644:	d904      	bls.n	8005650 <prvTraceGetObjectState+0x20>
 8005646:	4815      	ldr	r0, [pc, #84]	; (800569c <prvTraceGetObjectState+0x6c>)
 8005648:	f000 fb3e 	bl	8005cc8 <prvTraceError>
 800564c:	2300      	movs	r3, #0
 800564e:	e021      	b.n	8005694 <prvTraceGetObjectState+0x64>
		"prvTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
 8005650:	4b13      	ldr	r3, [pc, #76]	; (80056a0 <prvTraceGetObjectState+0x70>)
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	79fb      	ldrb	r3, [r7, #7]
 8005656:	4413      	add	r3, r2
 8005658:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800565c:	79ba      	ldrb	r2, [r7, #6]
 800565e:	429a      	cmp	r2, r3
 8005660:	d904      	bls.n	800566c <prvTraceGetObjectState+0x3c>
 8005662:	4810      	ldr	r0, [pc, #64]	; (80056a4 <prvTraceGetObjectState+0x74>)
 8005664:	f000 fb30 	bl	8005cc8 <prvTraceError>
 8005668:	2300      	movs	r3, #0
 800566a:	e013      	b.n	8005694 <prvTraceGetObjectState+0x64>
		"prvTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
 800566c:	4b0c      	ldr	r3, [pc, #48]	; (80056a0 <prvTraceGetObjectState+0x70>)
 800566e:	681c      	ldr	r4, [r3, #0]
 8005670:	79fa      	ldrb	r2, [r7, #7]
 8005672:	79bb      	ldrb	r3, [r7, #6]
 8005674:	4611      	mov	r1, r2
 8005676:	4618      	mov	r0, r3
 8005678:	f000 f864 	bl	8005744 <uiIndexOfObject>
 800567c:	4603      	mov	r3, r0
 800567e:	4619      	mov	r1, r3
 8005680:	4b07      	ldr	r3, [pc, #28]	; (80056a0 <prvTraceGetObjectState+0x70>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	79fb      	ldrb	r3, [r7, #7]
 8005686:	4413      	add	r3, r2
 8005688:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 800568c:	440b      	add	r3, r1
 800568e:	4423      	add	r3, r4
 8005690:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8005694:	4618      	mov	r0, r3
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	bd90      	pop	{r4, r7, pc}
 800569c:	08008634 	.word	0x08008634
 80056a0:	2000655c 	.word	0x2000655c
 80056a4:	08008678 	.word	0x08008678

080056a8 <prvTraceSetTaskInstanceFinished>:

void prvTraceSetTaskInstanceFinished(traceHandle handle)
{
 80056a8:	b590      	push	{r4, r7, lr}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	4603      	mov	r3, r0
 80056b0:	71fb      	strb	r3, [r7, #7]
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
 80056b2:	4b10      	ldr	r3, [pc, #64]	; (80056f4 <prvTraceSetTaskInstanceFinished+0x4c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80056ba:	79fa      	ldrb	r2, [r7, #7]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d903      	bls.n	80056c8 <prvTraceSetTaskInstanceFinished+0x20>
 80056c0:	480d      	ldr	r0, [pc, #52]	; (80056f8 <prvTraceSetTaskInstanceFinished+0x50>)
 80056c2:	f000 fb01 	bl	8005cc8 <prvTraceError>
 80056c6:	e011      	b.n	80056ec <prvTraceSetTaskInstanceFinished+0x44>
		"prvTraceSetTaskInstanceFinished: Invalid value for handle", TRC_UNUSED);

#if (TRC_CFG_USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
 80056c8:	4b0a      	ldr	r3, [pc, #40]	; (80056f4 <prvTraceSetTaskInstanceFinished+0x4c>)
 80056ca:	681c      	ldr	r4, [r3, #0]
 80056cc:	79fb      	ldrb	r3, [r7, #7]
 80056ce:	2103      	movs	r1, #3
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 f837 	bl	8005744 <uiIndexOfObject>
 80056d6:	4603      	mov	r3, r0
 80056d8:	461a      	mov	r2, r3
 80056da:	4b06      	ldr	r3, [pc, #24]	; (80056f4 <prvTraceSetTaskInstanceFinished+0x4c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 80056e2:	4413      	add	r3, r2
 80056e4:	4423      	add	r3, r4
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
#endif
}
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd90      	pop	{r4, r7, pc}
 80056f2:	bf00      	nop
 80056f4:	2000655c 	.word	0x2000655c
 80056f8:	080086b4 	.word	0x080086b4

080056fc <prvTraceNextFreeEventBufferSlot>:
#endif
}


void* prvTraceNextFreeEventBufferSlot(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
	if (! RecorderDataPtr->recorderActive)
 8005700:	4b0e      	ldr	r3, [pc, #56]	; (800573c <prvTraceNextFreeEventBufferSlot+0x40>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <prvTraceNextFreeEventBufferSlot+0x12>
	{
		/* If an XTS or XPS event prior to the main event has filled the buffer
		before saving the main event, and store mode is "stop when full". */
		return NULL;
 800570a:	2300      	movs	r3, #0
 800570c:	e014      	b.n	8005738 <prvTraceNextFreeEventBufferSlot+0x3c>
	}

	if (RecorderDataPtr->nextFreeIndex >= TRC_CFG_EVENT_BUFFER_SIZE)
 800570e:	4b0b      	ldr	r3, [pc, #44]	; (800573c <prvTraceNextFreeEventBufferSlot+0x40>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	f242 720f 	movw	r2, #9999	; 0x270f
 8005718:	4293      	cmp	r3, r2
 800571a:	d904      	bls.n	8005726 <prvTraceNextFreeEventBufferSlot+0x2a>
	{
		prvTraceError("Attempt to index outside event buffer!");
 800571c:	4808      	ldr	r0, [pc, #32]	; (8005740 <prvTraceNextFreeEventBufferSlot+0x44>)
 800571e:	f000 fad3 	bl	8005cc8 <prvTraceError>
		return NULL;
 8005722:	2300      	movs	r3, #0
 8005724:	e008      	b.n	8005738 <prvTraceNextFreeEventBufferSlot+0x3c>
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
 8005726:	4b05      	ldr	r3, [pc, #20]	; (800573c <prvTraceNextFreeEventBufferSlot+0x40>)
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	4b04      	ldr	r3, [pc, #16]	; (800573c <prvTraceNextFreeEventBufferSlot+0x40>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	f503 6345 	add.w	r3, r3, #3152	; 0xc50
 8005736:	4413      	add	r3, r2
}
 8005738:	4618      	mov	r0, r3
 800573a:	bd80      	pop	{r7, pc}
 800573c:	2000655c 	.word	0x2000655c
 8005740:	08008710 	.word	0x08008710

08005744 <uiIndexOfObject>:

uint16_t uiIndexOfObject(traceHandle objecthandle, uint8_t objectclass)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	4603      	mov	r3, r0
 800574c:	460a      	mov	r2, r1
 800574e:	71fb      	strb	r3, [r7, #7]
 8005750:	4613      	mov	r3, r2
 8005752:	71bb      	strb	r3, [r7, #6]
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005754:	79bb      	ldrb	r3, [r7, #6]
 8005756:	2b06      	cmp	r3, #6
 8005758:	d904      	bls.n	8005764 <uiIndexOfObject+0x20>
 800575a:	4822      	ldr	r0, [pc, #136]	; (80057e4 <uiIndexOfObject+0xa0>)
 800575c:	f000 fab4 	bl	8005cc8 <prvTraceError>
 8005760:	2300      	movs	r3, #0
 8005762:	e03a      	b.n	80057da <uiIndexOfObject+0x96>
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8005764:	79fb      	ldrb	r3, [r7, #7]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <uiIndexOfObject+0x38>
 800576a:	4b1f      	ldr	r3, [pc, #124]	; (80057e8 <uiIndexOfObject+0xa4>)
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	79bb      	ldrb	r3, [r7, #6]
 8005770:	4413      	add	r3, r2
 8005772:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005776:	79fa      	ldrb	r2, [r7, #7]
 8005778:	429a      	cmp	r2, r3
 800577a:	d904      	bls.n	8005786 <uiIndexOfObject+0x42>
 800577c:	481b      	ldr	r0, [pc, #108]	; (80057ec <uiIndexOfObject+0xa8>)
 800577e:	f000 faa3 	bl	8005cc8 <prvTraceError>
 8005782:	2300      	movs	r3, #0
 8005784:	e029      	b.n	80057da <uiIndexOfObject+0x96>
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
 8005786:	79bb      	ldrb	r3, [r7, #6]
 8005788:	2b06      	cmp	r3, #6
 800578a:	d822      	bhi.n	80057d2 <uiIndexOfObject+0x8e>
 800578c:	79fb      	ldrb	r3, [r7, #7]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d01f      	beq.n	80057d2 <uiIndexOfObject+0x8e>
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
 8005792:	4b15      	ldr	r3, [pc, #84]	; (80057e8 <uiIndexOfObject+0xa4>)
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	79bb      	ldrb	r3, [r7, #6]
 8005798:	4413      	add	r3, r2
 800579a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
 800579e:	79fa      	ldrb	r2, [r7, #7]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d816      	bhi.n	80057d2 <uiIndexOfObject+0x8e>
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 80057a4:	4b10      	ldr	r3, [pc, #64]	; (80057e8 <uiIndexOfObject+0xa4>)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	79bb      	ldrb	r3, [r7, #6]
 80057aa:	333c      	adds	r3, #60	; 0x3c
 80057ac:	005b      	lsls	r3, r3, #1
 80057ae:	4413      	add	r3, r2
 80057b0:	889a      	ldrh	r2, [r3, #4]
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 80057b2:	4b0d      	ldr	r3, [pc, #52]	; (80057e8 <uiIndexOfObject+0xa4>)
 80057b4:	6819      	ldr	r1, [r3, #0]
 80057b6:	79bb      	ldrb	r3, [r7, #6]
 80057b8:	440b      	add	r3, r1
 80057ba:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 80057be:	b299      	uxth	r1, r3
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
 80057c0:	79fb      	ldrb	r3, [r7, #7]
 80057c2:	3b01      	subs	r3, #1
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	fb11 f303 	smulbb	r3, r1, r3
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	4413      	add	r3, r2
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	e003      	b.n	80057da <uiIndexOfObject+0x96>
	}

	prvTraceError("Object table lookup with invalid object handle or object class!");
 80057d2:	4807      	ldr	r0, [pc, #28]	; (80057f0 <uiIndexOfObject+0xac>)
 80057d4:	f000 fa78 	bl	8005cc8 <prvTraceError>
	return 0;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	08008738 	.word	0x08008738
 80057e8:	2000655c 	.word	0x2000655c
 80057ec:	08008778 	.word	0x08008778
 80057f0:	080087b8 	.word	0x080087b8

080057f4 <prvTraceGetObjectHandle>:

traceHandle prvTraceGetObjectHandle(traceObjectClass objectclass)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	4603      	mov	r3, r0
 80057fc:	71fb      	strb	r3, [r7, #7]
	traceHandle handle;
	static int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 80057fe:	79fb      	ldrb	r3, [r7, #7]
 8005800:	2b06      	cmp	r3, #6
 8005802:	d904      	bls.n	800580e <prvTraceGetObjectHandle+0x1a>
 8005804:	488a      	ldr	r0, [pc, #552]	; (8005a30 <prvTraceGetObjectHandle+0x23c>)
 8005806:	f000 fa5f 	bl	8005cc8 <prvTraceError>
 800580a:	2300      	movs	r3, #0
 800580c:	e10c      	b.n	8005a28 <prvTraceGetObjectHandle+0x234>
		"prvTraceGetObjectHandle: Invalid value for objectclass", (traceHandle)0);

	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 800580e:	79fb      	ldrb	r3, [r7, #7]
 8005810:	4a88      	ldr	r2, [pc, #544]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 8005812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005816:	461a      	mov	r2, r3
 8005818:	4b87      	ldr	r3, [pc, #540]	; (8005a38 <prvTraceGetObjectHandle+0x244>)
 800581a:	601a      	str	r2, [r3, #0]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
 800581c:	4b86      	ldr	r3, [pc, #536]	; (8005a38 <prvTraceGetObjectHandle+0x244>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a84      	ldr	r2, [pc, #528]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 8005822:	4413      	add	r3, r2
 8005824:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005828:	2b00      	cmp	r3, #0
 800582a:	d114      	bne.n	8005856 <prvTraceGetObjectHandle+0x62>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
 800582c:	4b82      	ldr	r3, [pc, #520]	; (8005a38 <prvTraceGetObjectHandle+0x244>)
 800582e:	681a      	ldr	r2, [r3, #0]
			(traceHandle)(1 + indexOfHandle -
 8005830:	4b81      	ldr	r3, [pc, #516]	; (8005a38 <prvTraceGetObjectHandle+0x244>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	b2d9      	uxtb	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass]);
 8005836:	79fb      	ldrb	r3, [r7, #7]
 8005838:	487e      	ldr	r0, [pc, #504]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 800583a:	3304      	adds	r3, #4
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	4403      	add	r3, r0
 8005840:	88db      	ldrh	r3, [r3, #6]
			(traceHandle)(1 + indexOfHandle -
 8005842:	b2db      	uxtb	r3, r3
 8005844:	1acb      	subs	r3, r1, r3
 8005846:	b2db      	uxtb	r3, r3
 8005848:	3301      	adds	r3, #1
 800584a:	b2d9      	uxtb	r1, r3
		objectHandleStacks.objectHandles[indexOfHandle] =
 800584c:	4b79      	ldr	r3, [pc, #484]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 800584e:	4413      	add	r3, r2
 8005850:	460a      	mov	r2, r1
 8005852:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
 8005856:	4b78      	ldr	r3, [pc, #480]	; (8005a38 <prvTraceGetObjectHandle+0x244>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a76      	ldr	r2, [pc, #472]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 800585c:	4413      	add	r3, r2
 800585e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005862:	73fb      	strb	r3, [r7, #15]

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8005864:	79fb      	ldrb	r3, [r7, #7]
 8005866:	4a73      	ldr	r2, [pc, #460]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 8005868:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
		> objectHandleStacks.highestIndexOfClass[objectclass])
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	4971      	ldr	r1, [pc, #452]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 8005870:	330c      	adds	r3, #12
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	440b      	add	r3, r1
 8005876:	889b      	ldrh	r3, [r3, #4]
	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
 8005878:	429a      	cmp	r2, r3
 800587a:	d90a      	bls.n	8005892 <prvTraceGetObjectHandle+0x9e>
	{
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 800587c:	79fb      	ldrb	r3, [r7, #7]
 800587e:	4618      	mov	r0, r3
 8005880:	f7ff f8ac 	bl	80049dc <pszTraceGetErrorNotEnoughHandles>
 8005884:	4603      	mov	r3, r0
 8005886:	4618      	mov	r0, r3
 8005888:	f000 fa1e 	bl	8005cc8 <prvTraceError>
		handle = 0;
 800588c:	2300      	movs	r3, #0
 800588e:	73fb      	strb	r3, [r7, #15]
 8005890:	e0c9      	b.n	8005a26 <prvTraceGetObjectHandle+0x232>
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
 8005892:	79fb      	ldrb	r3, [r7, #7]
 8005894:	4a67      	ldr	r2, [pc, #412]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 8005896:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800589a:	3201      	adds	r2, #1
 800589c:	b291      	uxth	r1, r2
 800589e:	4a65      	ldr	r2, [pc, #404]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 80058a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 80058a4:	79fb      	ldrb	r3, [r7, #7]
 80058a6:	4a63      	ldr	r2, [pc, #396]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 80058a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058ac:	4619      	mov	r1, r3
			objectHandleStacks.lowestIndexOfClass[objectclass];
 80058ae:	79fb      	ldrb	r3, [r7, #7]
 80058b0:	4a60      	ldr	r2, [pc, #384]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 80058b2:	3304      	adds	r3, #4
 80058b4:	005b      	lsls	r3, r3, #1
 80058b6:	4413      	add	r3, r2
 80058b8:	88db      	ldrh	r3, [r3, #6]
		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
 80058ba:	1acb      	subs	r3, r1, r3
 80058bc:	60bb      	str	r3, [r7, #8]

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
 80058be:	79fb      	ldrb	r3, [r7, #7]
 80058c0:	4a5c      	ldr	r2, [pc, #368]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 80058c2:	3314      	adds	r3, #20
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	4413      	add	r3, r2
 80058c8:	885b      	ldrh	r3, [r3, #2]
 80058ca:	461a      	mov	r2, r3
		if (hndCount >
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	da09      	bge.n	80058e6 <prvTraceGetObjectHandle+0xf2>
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 80058d2:	79fb      	ldrb	r3, [r7, #7]
				(traceHandle)hndCount;
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	b291      	uxth	r1, r2
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
 80058da:	4a56      	ldr	r2, [pc, #344]	; (8005a34 <prvTraceGetObjectHandle+0x240>)
 80058dc:	3314      	adds	r3, #20
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	4413      	add	r3, r2
 80058e2:	460a      	mov	r2, r1
 80058e4:	805a      	strh	r2, [r3, #2]
		}
		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
 80058e6:	79fb      	ldrb	r3, [r7, #7]
 80058e8:	2b06      	cmp	r3, #6
 80058ea:	f200 809c 	bhi.w	8005a26 <prvTraceGetObjectHandle+0x232>
 80058ee:	a201      	add	r2, pc, #4	; (adr r2, 80058f4 <prvTraceGetObjectHandle+0x100>)
 80058f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f4:	08005911 	.word	0x08005911
 80058f8:	08005941 	.word	0x08005941
 80058fc:	0800596f 	.word	0x0800596f
 8005900:	0800599d 	.word	0x0800599d
 8005904:	08005a27 	.word	0x08005a27
 8005908:	080059cb 	.word	0x080059cb
 800590c:	080059f9 	.word	0x080059f9
 8005910:	7bfb      	ldrb	r3, [r7, #15]
 8005912:	08db      	lsrs	r3, r3, #3
 8005914:	b2db      	uxtb	r3, r3
 8005916:	4618      	mov	r0, r3
 8005918:	7bfb      	ldrb	r3, [r7, #15]
 800591a:	08db      	lsrs	r3, r3, #3
 800591c:	b2db      	uxtb	r3, r3
 800591e:	461a      	mov	r2, r3
 8005920:	4b46      	ldr	r3, [pc, #280]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 8005922:	5c9a      	ldrb	r2, [r3, r2]
 8005924:	7bfb      	ldrb	r3, [r7, #15]
 8005926:	f003 0307 	and.w	r3, r3, #7
 800592a:	2101      	movs	r1, #1
 800592c:	fa01 f303 	lsl.w	r3, r1, r3
 8005930:	b2db      	uxtb	r3, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	b2db      	uxtb	r3, r3
 8005936:	4013      	ands	r3, r2
 8005938:	b2da      	uxtb	r2, r3
 800593a:	4b40      	ldr	r3, [pc, #256]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 800593c:	541a      	strb	r2, [r3, r0]
 800593e:	e071      	b.n	8005a24 <prvTraceGetObjectHandle+0x230>
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	330b      	adds	r3, #11
 8005944:	10db      	asrs	r3, r3, #3
 8005946:	7bfa      	ldrb	r2, [r7, #15]
 8005948:	320b      	adds	r2, #11
 800594a:	10d2      	asrs	r2, r2, #3
 800594c:	493b      	ldr	r1, [pc, #236]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 800594e:	5c89      	ldrb	r1, [r1, r2]
 8005950:	7bfa      	ldrb	r2, [r7, #15]
 8005952:	320b      	adds	r2, #11
 8005954:	f002 0207 	and.w	r2, r2, #7
 8005958:	2001      	movs	r0, #1
 800595a:	fa00 f202 	lsl.w	r2, r0, r2
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	43d2      	mvns	r2, r2
 8005962:	b2d2      	uxtb	r2, r2
 8005964:	400a      	ands	r2, r1
 8005966:	b2d1      	uxtb	r1, r2
 8005968:	4a34      	ldr	r2, [pc, #208]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 800596a:	54d1      	strb	r1, [r2, r3]
 800596c:	e05a      	b.n	8005a24 <prvTraceGetObjectHandle+0x230>
 800596e:	7bfb      	ldrb	r3, [r7, #15]
 8005970:	3316      	adds	r3, #22
 8005972:	10db      	asrs	r3, r3, #3
 8005974:	7bfa      	ldrb	r2, [r7, #15]
 8005976:	3216      	adds	r2, #22
 8005978:	10d2      	asrs	r2, r2, #3
 800597a:	4930      	ldr	r1, [pc, #192]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 800597c:	5c89      	ldrb	r1, [r1, r2]
 800597e:	7bfa      	ldrb	r2, [r7, #15]
 8005980:	3216      	adds	r2, #22
 8005982:	f002 0207 	and.w	r2, r2, #7
 8005986:	2001      	movs	r0, #1
 8005988:	fa00 f202 	lsl.w	r2, r0, r2
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	43d2      	mvns	r2, r2
 8005990:	b2d2      	uxtb	r2, r2
 8005992:	400a      	ands	r2, r1
 8005994:	b2d1      	uxtb	r1, r2
 8005996:	4a29      	ldr	r2, [pc, #164]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 8005998:	54d1      	strb	r1, [r2, r3]
 800599a:	e043      	b.n	8005a24 <prvTraceGetObjectHandle+0x230>
 800599c:	7bfb      	ldrb	r3, [r7, #15]
 800599e:	3321      	adds	r3, #33	; 0x21
 80059a0:	10db      	asrs	r3, r3, #3
 80059a2:	7bfa      	ldrb	r2, [r7, #15]
 80059a4:	3221      	adds	r2, #33	; 0x21
 80059a6:	10d2      	asrs	r2, r2, #3
 80059a8:	4924      	ldr	r1, [pc, #144]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 80059aa:	5c89      	ldrb	r1, [r1, r2]
 80059ac:	7bfa      	ldrb	r2, [r7, #15]
 80059ae:	3221      	adds	r2, #33	; 0x21
 80059b0:	f002 0207 	and.w	r2, r2, #7
 80059b4:	2001      	movs	r0, #1
 80059b6:	fa00 f202 	lsl.w	r2, r0, r2
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	43d2      	mvns	r2, r2
 80059be:	b2d2      	uxtb	r2, r2
 80059c0:	400a      	ands	r2, r1
 80059c2:	b2d1      	uxtb	r1, r2
 80059c4:	4a1d      	ldr	r2, [pc, #116]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 80059c6:	54d1      	strb	r1, [r2, r3]
 80059c8:	e02c      	b.n	8005a24 <prvTraceGetObjectHandle+0x230>
 80059ca:	7bfb      	ldrb	r3, [r7, #15]
 80059cc:	3363      	adds	r3, #99	; 0x63
 80059ce:	10db      	asrs	r3, r3, #3
 80059d0:	7bfa      	ldrb	r2, [r7, #15]
 80059d2:	3263      	adds	r2, #99	; 0x63
 80059d4:	10d2      	asrs	r2, r2, #3
 80059d6:	4919      	ldr	r1, [pc, #100]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 80059d8:	5c89      	ldrb	r1, [r1, r2]
 80059da:	7bfa      	ldrb	r2, [r7, #15]
 80059dc:	3263      	adds	r2, #99	; 0x63
 80059de:	f002 0207 	and.w	r2, r2, #7
 80059e2:	2001      	movs	r0, #1
 80059e4:	fa00 f202 	lsl.w	r2, r0, r2
 80059e8:	b2d2      	uxtb	r2, r2
 80059ea:	43d2      	mvns	r2, r2
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	400a      	ands	r2, r1
 80059f0:	b2d1      	uxtb	r1, r2
 80059f2:	4a12      	ldr	r2, [pc, #72]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 80059f4:	54d1      	strb	r1, [r2, r3]
 80059f6:	e015      	b.n	8005a24 <prvTraceGetObjectHandle+0x230>
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	3369      	adds	r3, #105	; 0x69
 80059fc:	10db      	asrs	r3, r3, #3
 80059fe:	7bfa      	ldrb	r2, [r7, #15]
 8005a00:	3269      	adds	r2, #105	; 0x69
 8005a02:	10d2      	asrs	r2, r2, #3
 8005a04:	490d      	ldr	r1, [pc, #52]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 8005a06:	5c89      	ldrb	r1, [r1, r2]
 8005a08:	7bfa      	ldrb	r2, [r7, #15]
 8005a0a:	3269      	adds	r2, #105	; 0x69
 8005a0c:	f002 0207 	and.w	r2, r2, #7
 8005a10:	2001      	movs	r0, #1
 8005a12:	fa00 f202 	lsl.w	r2, r0, r2
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	43d2      	mvns	r2, r2
 8005a1a:	b2d2      	uxtb	r2, r2
 8005a1c:	400a      	ands	r2, r1
 8005a1e:	b2d1      	uxtb	r1, r2
 8005a20:	4a06      	ldr	r2, [pc, #24]	; (8005a3c <prvTraceGetObjectHandle+0x248>)
 8005a22:	54d1      	strb	r1, [r2, r3]
 8005a24:	bf00      	nop
	}
	return handle;
 8005a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	080087f8 	.word	0x080087f8
 8005a34:	200064b4 	.word	0x200064b4
 8005a38:	20006560 	.word	0x20006560
 8005a3c:	20006480 	.word	0x20006480

08005a40 <prvTraceFreeObjectHandle>:

void prvTraceFreeObjectHandle(traceObjectClass objectclass, traceHandle handle)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	4603      	mov	r3, r0
 8005a48:	460a      	mov	r2, r1
 8005a4a:	71fb      	strb	r3, [r7, #7]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	71bb      	strb	r3, [r7, #6]
	int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
 8005a50:	79fb      	ldrb	r3, [r7, #7]
 8005a52:	2b06      	cmp	r3, #6
 8005a54:	d903      	bls.n	8005a5e <prvTraceFreeObjectHandle+0x1e>
 8005a56:	481e      	ldr	r0, [pc, #120]	; (8005ad0 <prvTraceFreeObjectHandle+0x90>)
 8005a58:	f000 f936 	bl	8005cc8 <prvTraceError>
 8005a5c:	e034      	b.n	8005ac8 <prvTraceFreeObjectHandle+0x88>
		"prvTraceFreeObjectHandle: Invalid value for objectclass", TRC_UNUSED);
	TRACE_ASSERT(handle > 0 && handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
 8005a5e:	79bb      	ldrb	r3, [r7, #6]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <prvTraceFreeObjectHandle+0x36>
 8005a64:	4b1b      	ldr	r3, [pc, #108]	; (8005ad4 <prvTraceFreeObjectHandle+0x94>)
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	79fb      	ldrb	r3, [r7, #7]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005a70:	79ba      	ldrb	r2, [r7, #6]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d903      	bls.n	8005a7e <prvTraceFreeObjectHandle+0x3e>
 8005a76:	4818      	ldr	r0, [pc, #96]	; (8005ad8 <prvTraceFreeObjectHandle+0x98>)
 8005a78:	f000 f926 	bl	8005cc8 <prvTraceError>
 8005a7c:	e024      	b.n	8005ac8 <prvTraceFreeObjectHandle+0x88>
		"prvTraceFreeObjectHandle: Invalid value for handle", TRC_UNUSED);

	/* Check that there is room to push the handle on the stack */
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 8005a7e:	79fb      	ldrb	r3, [r7, #7]
 8005a80:	4a16      	ldr	r2, [pc, #88]	; (8005adc <prvTraceFreeObjectHandle+0x9c>)
 8005a82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a86:	1e5a      	subs	r2, r3, #1
		objectHandleStacks.lowestIndexOfClass[objectclass])
 8005a88:	79fb      	ldrb	r3, [r7, #7]
 8005a8a:	4914      	ldr	r1, [pc, #80]	; (8005adc <prvTraceFreeObjectHandle+0x9c>)
 8005a8c:	3304      	adds	r3, #4
 8005a8e:	005b      	lsls	r3, r3, #1
 8005a90:	440b      	add	r3, r1
 8005a92:	88db      	ldrh	r3, [r3, #6]
	if ((objectHandleStacks.indexOfNextAvailableHandle[objectclass] - 1) <
 8005a94:	429a      	cmp	r2, r3
 8005a96:	da03      	bge.n	8005aa0 <prvTraceFreeObjectHandle+0x60>
	{
		/* Error */
		prvTraceError("Attempt to free more handles than allocated!");
 8005a98:	4811      	ldr	r0, [pc, #68]	; (8005ae0 <prvTraceFreeObjectHandle+0xa0>)
 8005a9a:	f000 f915 	bl	8005cc8 <prvTraceError>
 8005a9e:	e013      	b.n	8005ac8 <prvTraceFreeObjectHandle+0x88>
	}
	else
	{
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]--;
 8005aa0:	79fb      	ldrb	r3, [r7, #7]
 8005aa2:	4a0e      	ldr	r2, [pc, #56]	; (8005adc <prvTraceFreeObjectHandle+0x9c>)
 8005aa4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005aa8:	3a01      	subs	r2, #1
 8005aaa:	b291      	uxth	r1, r2
 8005aac:	4a0b      	ldr	r2, [pc, #44]	; (8005adc <prvTraceFreeObjectHandle+0x9c>)
 8005aae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
 8005ab2:	79fb      	ldrb	r3, [r7, #7]
 8005ab4:	4a09      	ldr	r2, [pc, #36]	; (8005adc <prvTraceFreeObjectHandle+0x9c>)
 8005ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005aba:	60fb      	str	r3, [r7, #12]
		objectHandleStacks.objectHandles[indexOfHandle] = handle;
 8005abc:	4a07      	ldr	r2, [pc, #28]	; (8005adc <prvTraceFreeObjectHandle+0x9c>)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	3338      	adds	r3, #56	; 0x38
 8005ac4:	79ba      	ldrb	r2, [r7, #6]
 8005ac6:	701a      	strb	r2, [r3, #0]
	}
}
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	08008840 	.word	0x08008840
 8005ad4:	2000655c 	.word	0x2000655c
 8005ad8:	08008888 	.word	0x08008888
 8005adc:	200064b4 	.word	0x200064b4
 8005ae0:	080088cc 	.word	0x080088cc

08005ae4 <prvMarkObjectAsUsed>:
 * Sets an "is used flag" on object creation, using the first byte of the name
 * field. This allows for counting the number of used Object Table slots, even
 * if no names have been set.
 ******************************************************************************/
void prvMarkObjectAsUsed(traceObjectClass objectclass, traceHandle handle)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	4603      	mov	r3, r0
 8005aec:	460a      	mov	r2, r1
 8005aee:	71fb      	strb	r3, [r7, #7]
 8005af0:	4613      	mov	r3, r2
 8005af2:	71bb      	strb	r3, [r7, #6]
	uint16_t idx = uiIndexOfObject(handle, objectclass);
 8005af4:	79fa      	ldrb	r2, [r7, #7]
 8005af6:	79bb      	ldrb	r3, [r7, #6]
 8005af8:	4611      	mov	r1, r2
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7ff fe22 	bl	8005744 <uiIndexOfObject>
 8005b00:	4603      	mov	r3, r0
 8005b02:	81fb      	strh	r3, [r7, #14]
	RecorderDataPtr->ObjectPropertyTable.objbytes[idx] = 1;
 8005b04:	4b05      	ldr	r3, [pc, #20]	; (8005b1c <prvMarkObjectAsUsed+0x38>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	89fb      	ldrh	r3, [r7, #14]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8005b12:	bf00      	nop
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	2000655c 	.word	0x2000655c

08005b20 <prvStrncpy>:
 * prvStrncpy
 *
 * Private string copy function, to improve portability between compilers.
 ******************************************************************************/
static void prvStrncpy(char* dst, const char* src, uint32_t maxLength)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b087      	sub	sp, #28
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
	uint32_t i;
	for (i = 0; i < maxLength; i++)
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	617b      	str	r3, [r7, #20]
 8005b30:	e010      	b.n	8005b54 <prvStrncpy+0x34>
	{
		dst[i] = src[i];
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	4413      	add	r3, r2
 8005b38:	68b9      	ldr	r1, [r7, #8]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	440a      	add	r2, r1
 8005b3e:	7812      	ldrb	r2, [r2, #0]
 8005b40:	701a      	strb	r2, [r3, #0]
		if (src[i] == 0)
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	4413      	add	r3, r2
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <prvStrncpy+0x3e>
	for (i = 0; i < maxLength; i++)
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	3301      	adds	r3, #1
 8005b52:	617b      	str	r3, [r7, #20]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d3ea      	bcc.n	8005b32 <prvStrncpy+0x12>
			break;
	}
}
 8005b5c:	e000      	b.n	8005b60 <prvStrncpy+0x40>
			break;
 8005b5e:	bf00      	nop
}
 8005b60:	bf00      	nop
 8005b62:	371c      	adds	r7, #28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <prvTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void prvTraceSetObjectName(traceObjectClass objectclass,
						 traceHandle handle,
						 const char* name)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	4603      	mov	r3, r0
 8005b74:	603a      	str	r2, [r7, #0]
 8005b76:	71fb      	strb	r3, [r7, #7]
 8005b78:	460b      	mov	r3, r1
 8005b7a:	71bb      	strb	r3, [r7, #6]
	static uint16_t idx;

	TRACE_ASSERT(name != NULL, "prvTraceSetObjectName: name == NULL", TRC_UNUSED);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d103      	bne.n	8005b8a <prvTraceSetObjectName+0x1e>
 8005b82:	4823      	ldr	r0, [pc, #140]	; (8005c10 <prvTraceSetObjectName+0xa4>)
 8005b84:	f000 f8a0 	bl	8005cc8 <prvTraceError>
 8005b88:	e03e      	b.n	8005c08 <prvTraceSetObjectName+0x9c>

	if (objectclass >= TRACE_NCLASSES)
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	2b06      	cmp	r3, #6
 8005b8e:	d903      	bls.n	8005b98 <prvTraceSetObjectName+0x2c>
	{
		prvTraceError("Illegal object class in prvTraceSetObjectName");
 8005b90:	4820      	ldr	r0, [pc, #128]	; (8005c14 <prvTraceSetObjectName+0xa8>)
 8005b92:	f000 f899 	bl	8005cc8 <prvTraceError>
		return;
 8005b96:	e037      	b.n	8005c08 <prvTraceSetObjectName+0x9c>
	}

	if (handle == 0)
 8005b98:	79bb      	ldrb	r3, [r7, #6]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d103      	bne.n	8005ba6 <prvTraceSetObjectName+0x3a>
	{
		prvTraceError("Illegal handle (0) in prvTraceSetObjectName.");
 8005b9e:	481e      	ldr	r0, [pc, #120]	; (8005c18 <prvTraceSetObjectName+0xac>)
 8005ba0:	f000 f892 	bl	8005cc8 <prvTraceError>
		return;
 8005ba4:	e030      	b.n	8005c08 <prvTraceSetObjectName+0x9c>
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
 8005ba6:	4b1d      	ldr	r3, [pc, #116]	; (8005c1c <prvTraceSetObjectName+0xb0>)
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	79fb      	ldrb	r3, [r7, #7]
 8005bac:	4413      	add	r3, r2
 8005bae:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8005bb2:	79ba      	ldrb	r2, [r7, #6]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d908      	bls.n	8005bca <prvTraceSetObjectName+0x5e>
	{
		/* ERROR */
		prvTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
 8005bb8:	79fb      	ldrb	r3, [r7, #7]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7fe ff0e 	bl	80049dc <pszTraceGetErrorNotEnoughHandles>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 f880 	bl	8005cc8 <prvTraceError>
 8005bc8:	e01e      	b.n	8005c08 <prvTraceSetObjectName+0x9c>
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
 8005bca:	79fa      	ldrb	r2, [r7, #7]
 8005bcc:	79bb      	ldrb	r3, [r7, #6]
 8005bce:	4611      	mov	r1, r2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff fdb7 	bl	8005744 <uiIndexOfObject>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4b11      	ldr	r3, [pc, #68]	; (8005c20 <prvTraceSetObjectName+0xb4>)
 8005bdc:	801a      	strh	r2, [r3, #0]

		if (traceErrorMessage == NULL)
 8005bde:	4b11      	ldr	r3, [pc, #68]	; (8005c24 <prvTraceSetObjectName+0xb8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d110      	bne.n	8005c08 <prvTraceSetObjectName+0x9c>
		{
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005be6:	4b0d      	ldr	r3, [pc, #52]	; (8005c1c <prvTraceSetObjectName+0xb0>)
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	4b0d      	ldr	r3, [pc, #52]	; (8005c20 <prvTraceSetObjectName+0xb4>)
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	3388      	adds	r3, #136	; 0x88
 8005bf0:	4413      	add	r3, r2
 8005bf2:	1d18      	adds	r0, r3, #4
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
 8005bf4:	4b09      	ldr	r3, [pc, #36]	; (8005c1c <prvTraceSetObjectName+0xb0>)
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	79fb      	ldrb	r3, [r7, #7]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
			prvStrncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
 8005c00:	461a      	mov	r2, r3
 8005c02:	6839      	ldr	r1, [r7, #0]
 8005c04:	f7ff ff8c 	bl	8005b20 <prvStrncpy>
		}
	}
}
 8005c08:	3708      	adds	r7, #8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	080088fc 	.word	0x080088fc
 8005c14:	08008930 	.word	0x08008930
 8005c18:	08008960 	.word	0x08008960
 8005c1c:	2000655c 	.word	0x2000655c
 8005c20:	20006564 	.word	0x20006564
 8005c24:	20006470 	.word	0x20006470

08005c28 <prvTraceOpenSymbol>:

traceString prvTraceOpenSymbol(const char* name, traceString userEventChannel)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b088      	sub	sp, #32
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	460b      	mov	r3, r1
 8005c32:	807b      	strh	r3, [r7, #2]
	uint16_t result;
	uint8_t len;
	uint8_t crc;
	TRACE_ALLOC_CRITICAL_SECTION();
	
	len = 0;
 8005c34:	2300      	movs	r3, #0
 8005c36:	72fb      	strb	r3, [r7, #11]
	crc = 0;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	72bb      	strb	r3, [r7, #10]
	
	TRACE_ASSERT(name != NULL, "prvTraceOpenSymbol: name == NULL", (traceString)0);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d104      	bne.n	8005c4c <prvTraceOpenSymbol+0x24>
 8005c42:	481f      	ldr	r0, [pc, #124]	; (8005cc0 <prvTraceOpenSymbol+0x98>)
 8005c44:	f000 f840 	bl	8005cc8 <prvTraceError>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	e034      	b.n	8005cb6 <prvTraceOpenSymbol+0x8e>

	prvTraceGetChecksum(name, &crc, &len);
 8005c4c:	f107 020b 	add.w	r2, r7, #11
 8005c50:	f107 030a 	add.w	r3, r7, #10
 8005c54:	4619      	mov	r1, r3
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 fa90 	bl	800617c <prvTraceGetChecksum>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005c5c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c60:	613b      	str	r3, [r7, #16]
  return(result);
 8005c62:	693b      	ldr	r3, [r7, #16]

	trcCRITICAL_SECTION_BEGIN();
 8005c64:	61bb      	str	r3, [r7, #24]
 8005c66:	2301      	movs	r3, #1
 8005c68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f383 8810 	msr	PRIMASK, r3
 8005c70:	4b14      	ldr	r3, [pc, #80]	; (8005cc4 <prvTraceOpenSymbol+0x9c>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3301      	adds	r3, #1
 8005c76:	4a13      	ldr	r2, [pc, #76]	; (8005cc4 <prvTraceOpenSymbol+0x9c>)
 8005c78:	6013      	str	r3, [r2, #0]
	result = prvTraceLookupSymbolTableEntry(name, crc, len, userEventChannel);
 8005c7a:	7ab9      	ldrb	r1, [r7, #10]
 8005c7c:	7afa      	ldrb	r2, [r7, #11]
 8005c7e:	887b      	ldrh	r3, [r7, #2]
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f941 	bl	8005f08 <prvTraceLookupSymbolTableEntry>
 8005c86:	4603      	mov	r3, r0
 8005c88:	83fb      	strh	r3, [r7, #30]
	if (!result)
 8005c8a:	8bfb      	ldrh	r3, [r7, #30]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d107      	bne.n	8005ca0 <prvTraceOpenSymbol+0x78>
	{
		result = prvTraceCreateSymbolTableEntry(name, crc, len, userEventChannel);
 8005c90:	7ab9      	ldrb	r1, [r7, #10]
 8005c92:	7afa      	ldrb	r2, [r7, #11]
 8005c94:	887b      	ldrh	r3, [r7, #2]
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f9b2 	bl	8006000 <prvTraceCreateSymbolTableEntry>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	83fb      	strh	r3, [r7, #30]
	}
	trcCRITICAL_SECTION_END();
 8005ca0:	4b08      	ldr	r3, [pc, #32]	; (8005cc4 <prvTraceOpenSymbol+0x9c>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	4a07      	ldr	r2, [pc, #28]	; (8005cc4 <prvTraceOpenSymbol+0x9c>)
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	60fb      	str	r3, [r7, #12]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f383 8810 	msr	PRIMASK, r3

	return result;
 8005cb4:	8bfb      	ldrh	r3, [r7, #30]
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3720      	adds	r7, #32
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	08008990 	.word	0x08008990
 8005cc4:	20006468 	.word	0x20006468

08005cc8 <prvTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., TRC_CFG_NTASK) in trcConfig.h is too small.
 ******************************************************************************/
void prvTraceError(const char* msg)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
	/* Stop the recorder */
	vTraceStop();
 8005cd0:	f7fe ff74 	bl	8004bbc <vTraceStop>
	
	/* If first error only... */
	if (traceErrorMessage == NULL)
 8005cd4:	4b0e      	ldr	r3, [pc, #56]	; (8005d10 <prvTraceError+0x48>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d115      	bne.n	8005d08 <prvTraceError+0x40>
	{
		traceErrorMessage = (char*)(intptr_t) msg;
 8005cdc:	4a0c      	ldr	r2, [pc, #48]	; (8005d10 <prvTraceError+0x48>)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6013      	str	r3, [r2, #0]
		if (RecorderDataPtr != NULL)
 8005ce2:	4b0c      	ldr	r3, [pc, #48]	; (8005d14 <prvTraceError+0x4c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00e      	beq.n	8005d08 <prvTraceError+0x40>
		{
			prvStrncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
 8005cea:	4b0a      	ldr	r3, [pc, #40]	; (8005d14 <prvTraceError+0x4c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f603 30fc 	addw	r0, r3, #3068	; 0xbfc
 8005cf2:	4b07      	ldr	r3, [pc, #28]	; (8005d10 <prvTraceError+0x48>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2250      	movs	r2, #80	; 0x50
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	f7ff ff11 	bl	8005b20 <prvStrncpy>
			RecorderDataPtr->internalErrorOccured = 1;
 8005cfe:	4b05      	ldr	r3, [pc, #20]	; (8005d14 <prvTraceError+0x4c>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f8c3 2bf4 	str.w	r2, [r3, #3060]	; 0xbf4
		}
	}
}
 8005d08:	bf00      	nop
 8005d0a:	3708      	adds	r7, #8
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	20006470 	.word	0x20006470
 8005d14:	2000655c 	.word	0x2000655c

08005d18 <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
	if (RecorderDataPtr->recorderActive == 0)
 8005d1c:	4b0d      	ldr	r3, [pc, #52]	; (8005d54 <prvTraceUpdateCounters+0x3c>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d013      	beq.n	8005d4e <prvTraceUpdateCounters+0x36>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
 8005d26:	4b0b      	ldr	r3, [pc, #44]	; (8005d54 <prvTraceUpdateCounters+0x3c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	695a      	ldr	r2, [r3, #20]
 8005d2c:	3201      	adds	r2, #1
 8005d2e:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
 8005d30:	4b08      	ldr	r3, [pc, #32]	; (8005d54 <prvTraceUpdateCounters+0x3c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	69da      	ldr	r2, [r3, #28]
 8005d36:	3201      	adds	r2, #1
 8005d38:	61da      	str	r2, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= TRC_CFG_EVENT_BUFFER_SIZE)
 8005d3a:	4b06      	ldr	r3, [pc, #24]	; (8005d54 <prvTraceUpdateCounters+0x3c>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	69db      	ldr	r3, [r3, #28]
 8005d40:	f242 720f 	movw	r2, #9999	; 0x270f
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d903      	bls.n	8005d50 <prvTraceUpdateCounters+0x38>
	{
#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
		RecorderDataPtr->nextFreeIndex = 0;
#else
		vTraceStop();
 8005d48:	f7fe ff38 	bl	8004bbc <vTraceStop>
 8005d4c:	e000      	b.n	8005d50 <prvTraceUpdateCounters+0x38>
		return;
 8005d4e:	bf00      	nop
	}

#if (TRC_CFG_SNAPSHOT_MODE == TRC_SNAPSHOT_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
#endif
}
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	2000655c 	.word	0x2000655c

08005d58 <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
 8005d58:	b590      	push	{r4, r7, lr}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	80fb      	strh	r3, [r7, #6]
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
 8005d62:	2300      	movs	r3, #0
 8005d64:	617b      	str	r3, [r7, #20]
	uint32_t dts = 0;
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
	uint32_t timestamp = 0;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60fb      	str	r3, [r7, #12]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
 8005d6e:	88fb      	ldrh	r3, [r7, #6]
 8005d70:	2bff      	cmp	r3, #255	; 0xff
 8005d72:	d009      	beq.n	8005d88 <prvTraceGetDTS+0x30>
 8005d74:	88fb      	ldrh	r3, [r7, #6]
 8005d76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d004      	beq.n	8005d88 <prvTraceGetDTS+0x30>
 8005d7e:	485a      	ldr	r0, [pc, #360]	; (8005ee8 <prvTraceGetDTS+0x190>)
 8005d80:	f7ff ffa2 	bl	8005cc8 <prvTraceError>
 8005d84:	2300      	movs	r3, #0
 8005d86:	e0ab      	b.n	8005ee0 <prvTraceGetDTS+0x188>

	
	if (RecorderDataPtr->frequency == 0)
 8005d88:	4b58      	ldr	r3, [pc, #352]	; (8005eec <prvTraceGetDTS+0x194>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d116      	bne.n	8005dc0 <prvTraceGetDTS+0x68>
	{	
		if (timestampFrequency != 0)
 8005d92:	4b57      	ldr	r3, [pc, #348]	; (8005ef0 <prvTraceGetDTS+0x198>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d006      	beq.n	8005da8 <prvTraceGetDTS+0x50>
		{
			/* If to override default TRC_HWTC_FREQ_HZ value with value set by vTraceSetFrequency */
			RecorderDataPtr->frequency = timestampFrequency / TRC_HWTC_DIVISOR;
 8005d9a:	4b54      	ldr	r3, [pc, #336]	; (8005eec <prvTraceGetDTS+0x194>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a54      	ldr	r2, [pc, #336]	; (8005ef0 <prvTraceGetDTS+0x198>)
 8005da0:	6812      	ldr	r2, [r2, #0]
 8005da2:	0892      	lsrs	r2, r2, #2
 8005da4:	625a      	str	r2, [r3, #36]	; 0x24
 8005da6:	e00b      	b.n	8005dc0 <prvTraceGetDTS+0x68>
		} 
		else if (init_hwtc_count != TRC_HWTC_COUNT)
 8005da8:	4b52      	ldr	r3, [pc, #328]	; (8005ef4 <prvTraceGetDTS+0x19c>)
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	4b52      	ldr	r3, [pc, #328]	; (8005ef8 <prvTraceGetDTS+0x1a0>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d005      	beq.n	8005dc0 <prvTraceGetDTS+0x68>
			/* If using default value and timer has been started. 
			Note: If the default frequency value set here would be incorrect, e.g.,
			if the timer has actually not been configured yet, override this 
			with vTraceSetFrequency.
			*/
			RecorderDataPtr->frequency = TRC_HWTC_FREQ_HZ / TRC_HWTC_DIVISOR;		
 8005db4:	4b4d      	ldr	r3, [pc, #308]	; (8005eec <prvTraceGetDTS+0x194>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a50      	ldr	r2, [pc, #320]	; (8005efc <prvTraceGetDTS+0x1a4>)
 8005dba:	6812      	ldr	r2, [r2, #0]
 8005dbc:	0892      	lsrs	r2, r2, #2
 8005dbe:	625a      	str	r2, [r3, #36]	; 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/
	
	prvTracePortGetTimeStamp(&timestamp);	
 8005dc0:	f107 030c 	add.w	r3, r7, #12
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f000 fa1f 	bl	8006208 <prvTracePortGetTimeStamp>
	
	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4b4c      	ldr	r3, [pc, #304]	; (8005f00 <prvTraceGetDTS+0x1a8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	613b      	str	r3, [r7, #16]
	old_timestamp = timestamp;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4a4a      	ldr	r2, [pc, #296]	; (8005f00 <prvTraceGetDTS+0x1a8>)
 8005dd8:	6013      	str	r3, [r2, #0]

	if (RecorderDataPtr->frequency > 0)
 8005dda:	4b44      	ldr	r3, [pc, #272]	; (8005eec <prvTraceGetDTS+0x194>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d043      	beq.n	8005e6c <prvTraceGetDTS+0x114>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
 8005de4:	4b41      	ldr	r3, [pc, #260]	; (8005eec <prvTraceGetDTS+0x194>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d21d      	bcs.n	8005e2c <prvTraceGetDTS+0xd4>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
 8005df0:	4b3e      	ldr	r3, [pc, #248]	; (8005eec <prvTraceGetDTS+0x194>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a3d      	ldr	r2, [pc, #244]	; (8005eec <prvTraceGetDTS+0x194>)
 8005df6:	6812      	ldr	r2, [r2, #0]
 8005df8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005dfa:	4a3c      	ldr	r2, [pc, #240]	; (8005eec <prvTraceGetDTS+0x194>)
 8005dfc:	6812      	ldr	r2, [r2, #0]
 8005dfe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e00:	6938      	ldr	r0, [r7, #16]
 8005e02:	fbb0 f2f2 	udiv	r2, r0, r2
 8005e06:	440a      	add	r2, r1
 8005e08:	62da      	str	r2, [r3, #44]	; 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
 8005e0a:	4b38      	ldr	r3, [pc, #224]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e0c:	6819      	ldr	r1, [r3, #0]
 8005e0e:	4b37      	ldr	r3, [pc, #220]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005e14:	4b35      	ldr	r3, [pc, #212]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	fbb3 f4f2 	udiv	r4, r3, r2
 8005e20:	fb02 f204 	mul.w	r2, r2, r4
 8005e24:	1a9b      	subs	r3, r3, r2
 8005e26:	4403      	add	r3, r0
 8005e28:	628b      	str	r3, [r1, #40]	; 0x28
 8005e2a:	e007      	b.n	8005e3c <prvTraceGetDTS+0xe4>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
 8005e2c:	4b2f      	ldr	r3, [pc, #188]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a2e      	ldr	r2, [pc, #184]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	440a      	add	r2, r1
 8005e3a:	629a      	str	r2, [r3, #40]	; 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
 8005e3c:	4b2b      	ldr	r3, [pc, #172]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e42:	4b2a      	ldr	r3, [pc, #168]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d313      	bcc.n	8005e74 <prvTraceGetDTS+0x11c>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
 8005e4c:	4b27      	ldr	r3, [pc, #156]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e52:	3201      	adds	r2, #1
 8005e54:	62da      	str	r2, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
 8005e56:	4b25      	ldr	r3, [pc, #148]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a24      	ldr	r2, [pc, #144]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e5c:	6812      	ldr	r2, [r2, #0]
 8005e5e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005e60:	4a22      	ldr	r2, [pc, #136]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e62:	6812      	ldr	r2, [r2, #0]
 8005e64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e66:	1a8a      	subs	r2, r1, r2
 8005e68:	629a      	str	r2, [r3, #40]	; 0x28
 8005e6a:	e003      	b.n	8005e74 <prvTraceGetDTS+0x11c>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
 8005e6c:	4b1f      	ldr	r3, [pc, #124]	; (8005eec <prvTraceGetDTS+0x194>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
 8005e74:	88fa      	ldrh	r2, [r7, #6]
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d22c      	bcs.n	8005ed6 <prvTraceGetDTS+0x17e>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) prvTraceNextFreeEventBufferSlot();
 8005e7c:	f7ff fc3e 	bl	80056fc <prvTraceNextFreeEventBufferSlot>
 8005e80:	6178      	str	r0, [r7, #20]

		if (xts != NULL)
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d026      	beq.n	8005ed6 <prvTraceGetDTS+0x17e>
		{
			if (param_maxDTS == 0xFFFF)
 8005e88:	88fb      	ldrh	r3, [r7, #6]
 8005e8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d10b      	bne.n	8005eaa <prvTraceGetDTS+0x152>
			{
				xts->type = XTS16;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	22a9      	movs	r2, #169	; 0xa9
 8005e96:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	0c1b      	lsrs	r3, r3, #16
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = 0;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	705a      	strb	r2, [r3, #1]
 8005ea8:	e013      	b.n	8005ed2 <prvTraceGetDTS+0x17a>
			}
			else if (param_maxDTS == 0xFF)
 8005eaa:	88fb      	ldrh	r3, [r7, #6]
 8005eac:	2bff      	cmp	r3, #255	; 0xff
 8005eae:	d10d      	bne.n	8005ecc <prvTraceGetDTS+0x174>
			{
				xts->type = XTS8;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	22a8      	movs	r2, #168	; 0xa8
 8005eb4:	701a      	strb	r2, [r3, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	0a1b      	lsrs	r3, r3, #8
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	805a      	strh	r2, [r3, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	0e1b      	lsrs	r3, r3, #24
 8005ec4:	b2da      	uxtb	r2, r3
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	705a      	strb	r2, [r3, #1]
 8005eca:	e002      	b.n	8005ed2 <prvTraceGetDTS+0x17a>
			}
			else
			{
				prvTraceError("Bad param_maxDTS in prvTraceGetDTS");
 8005ecc:	480d      	ldr	r0, [pc, #52]	; (8005f04 <prvTraceGetDTS+0x1ac>)
 8005ece:	f7ff fefb 	bl	8005cc8 <prvTraceError>
			}
			prvTraceUpdateCounters();
 8005ed2:	f7ff ff21 	bl	8005d18 <prvTraceUpdateCounters>
		}
	}

	return (uint16_t)dts & param_maxDTS;
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	88fb      	ldrh	r3, [r7, #6]
 8005edc:	4013      	ands	r3, r2
 8005ede:	b29b      	uxth	r3, r3
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	371c      	adds	r7, #28
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd90      	pop	{r4, r7, pc}
 8005ee8:	080089c0 	.word	0x080089c0
 8005eec:	2000655c 	.word	0x2000655c
 8005ef0:	2000646c 	.word	0x2000646c
 8005ef4:	e0001004 	.word	0xe0001004
 8005ef8:	2001f960 	.word	0x2001f960
 8005efc:	20000044 	.word	0x20000044
 8005f00:	20006568 	.word	0x20006568
 8005f04:	08008a00 	.word	0x08008a00

08005f08 <prvTraceLookupSymbolTableEntry>:
 ******************************************************************************/
traceString prvTraceLookupSymbolTableEntry(const char* name,
										 uint8_t crc6,
										 uint8_t len,
										 traceString chn)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	4608      	mov	r0, r1
 8005f12:	4611      	mov	r1, r2
 8005f14:	461a      	mov	r2, r3
 8005f16:	4603      	mov	r3, r0
 8005f18:	70fb      	strb	r3, [r7, #3]
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	70bb      	strb	r3, [r7, #2]
 8005f1e:	4613      	mov	r3, r2
 8005f20:	803b      	strh	r3, [r7, #0]
	uint16_t i = RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ];
 8005f22:	4b34      	ldr	r3, [pc, #208]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	78fa      	ldrb	r2, [r7, #3]
 8005f28:	f502 62b7 	add.w	r2, r2, #1464	; 0x5b8
 8005f2c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005f30:	81fb      	strh	r3, [r7, #14]

	TRACE_ASSERT(name != NULL, "prvTraceLookupSymbolTableEntry: name == NULL", (traceString)0);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d104      	bne.n	8005f42 <prvTraceLookupSymbolTableEntry+0x3a>
 8005f38:	482f      	ldr	r0, [pc, #188]	; (8005ff8 <prvTraceLookupSymbolTableEntry+0xf0>)
 8005f3a:	f7ff fec5 	bl	8005cc8 <prvTraceError>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	e053      	b.n	8005fea <prvTraceLookupSymbolTableEntry+0xe2>
	TRACE_ASSERT(len != 0, "prvTraceLookupSymbolTableEntry: len == 0", (traceString)0);
 8005f42:	78bb      	ldrb	r3, [r7, #2]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d14a      	bne.n	8005fde <prvTraceLookupSymbolTableEntry+0xd6>
 8005f48:	482c      	ldr	r0, [pc, #176]	; (8005ffc <prvTraceLookupSymbolTableEntry+0xf4>)
 8005f4a:	f7ff febd 	bl	8005cc8 <prvTraceError>
 8005f4e:	2300      	movs	r3, #0
 8005f50:	e04b      	b.n	8005fea <prvTraceLookupSymbolTableEntry+0xe2>

	while (i != 0)
	{
		if (RecorderDataPtr->SymbolTable.symbytes[i + 2] == (chn & 0x00FF))
 8005f52:	4b28      	ldr	r3, [pc, #160]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	89fb      	ldrh	r3, [r7, #14]
 8005f58:	3302      	adds	r3, #2
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8005f60:	461a      	mov	r2, r3
 8005f62:	883b      	ldrh	r3, [r7, #0]
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d126      	bne.n	8005fb8 <prvTraceLookupSymbolTableEntry+0xb0>
		{
			if (RecorderDataPtr->SymbolTable.symbytes[i + 3] == (chn / 0x100))
 8005f6a:	4b22      	ldr	r3, [pc, #136]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	89fb      	ldrh	r3, [r7, #14]
 8005f70:	3303      	adds	r3, #3
 8005f72:	4413      	add	r3, r2
 8005f74:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8005f78:	b29a      	uxth	r2, r3
 8005f7a:	883b      	ldrh	r3, [r7, #0]
 8005f7c:	0a1b      	lsrs	r3, r3, #8
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d119      	bne.n	8005fb8 <prvTraceLookupSymbolTableEntry+0xb0>
			{
				if (RecorderDataPtr->SymbolTable.symbytes[i + 4 + len] == '\0')
 8005f84:	4b1b      	ldr	r3, [pc, #108]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	89fb      	ldrh	r3, [r7, #14]
 8005f8a:	1d19      	adds	r1, r3, #4
 8005f8c:	78bb      	ldrb	r3, [r7, #2]
 8005f8e:	440b      	add	r3, r1
 8005f90:	4413      	add	r3, r2
 8005f92:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10e      	bne.n	8005fb8 <prvTraceLookupSymbolTableEntry+0xb0>
				{
					if (strncmp((char*)(& RecorderDataPtr->SymbolTable.symbytes[i + 4]), name, len) == 0)
 8005f9a:	4b16      	ldr	r3, [pc, #88]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	89fb      	ldrh	r3, [r7, #14]
 8005fa0:	3304      	adds	r3, #4
 8005fa2:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 8005fa6:	4413      	add	r3, r2
 8005fa8:	78ba      	ldrb	r2, [r7, #2]
 8005faa:	6879      	ldr	r1, [r7, #4]
 8005fac:	4618      	mov	r0, r3
 8005fae:	f000 fcab 	bl	8006908 <strncmp>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d016      	beq.n	8005fe6 <prvTraceLookupSymbolTableEntry+0xde>
						break; /* found */
					}
				}
			}
		}
		i = (uint16_t)(RecorderDataPtr->SymbolTable.symbytes[i] + (RecorderDataPtr->SymbolTable.symbytes[i + 1] * 0x100));
 8005fb8:	4b0e      	ldr	r3, [pc, #56]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	89fb      	ldrh	r3, [r7, #14]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	4b0b      	ldr	r3, [pc, #44]	; (8005ff4 <prvTraceLookupSymbolTableEntry+0xec>)
 8005fc8:	6819      	ldr	r1, [r3, #0]
 8005fca:	89fb      	ldrh	r3, [r7, #14]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	440b      	add	r3, r1
 8005fd0:	f893 3850 	ldrb.w	r3, [r3, #2128]	; 0x850
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	021b      	lsls	r3, r3, #8
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	4413      	add	r3, r2
 8005fdc:	81fb      	strh	r3, [r7, #14]
	while (i != 0)
 8005fde:	89fb      	ldrh	r3, [r7, #14]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1b6      	bne.n	8005f52 <prvTraceLookupSymbolTableEntry+0x4a>
 8005fe4:	e000      	b.n	8005fe8 <prvTraceLookupSymbolTableEntry+0xe0>
						break; /* found */
 8005fe6:	bf00      	nop
	}
	return i;
 8005fe8:	89fb      	ldrh	r3, [r7, #14]
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	2000655c 	.word	0x2000655c
 8005ff8:	08008a24 	.word	0x08008a24
 8005ffc:	08008a60 	.word	0x08008a60

08006000 <prvTraceCreateSymbolTableEntry>:
 ******************************************************************************/
uint16_t prvTraceCreateSymbolTableEntry(const char* name,
										uint8_t crc6,
										uint8_t len,
										traceString channel)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	4608      	mov	r0, r1
 800600a:	4611      	mov	r1, r2
 800600c:	461a      	mov	r2, r3
 800600e:	4603      	mov	r3, r0
 8006010:	70fb      	strb	r3, [r7, #3]
 8006012:	460b      	mov	r3, r1
 8006014:	70bb      	strb	r3, [r7, #2]
 8006016:	4613      	mov	r3, r2
 8006018:	803b      	strh	r3, [r7, #0]
	uint16_t ret = 0;
 800601a:	2300      	movs	r3, #0
 800601c:	81fb      	strh	r3, [r7, #14]

	TRACE_ASSERT(name != NULL, "prvTraceCreateSymbolTableEntry: name == NULL", 0);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d104      	bne.n	800602e <prvTraceCreateSymbolTableEntry+0x2e>
 8006024:	4851      	ldr	r0, [pc, #324]	; (800616c <prvTraceCreateSymbolTableEntry+0x16c>)
 8006026:	f7ff fe4f 	bl	8005cc8 <prvTraceError>
 800602a:	2300      	movs	r3, #0
 800602c:	e099      	b.n	8006162 <prvTraceCreateSymbolTableEntry+0x162>
	TRACE_ASSERT(len != 0, "prvTraceCreateSymbolTableEntry: len == 0", 0);
 800602e:	78bb      	ldrb	r3, [r7, #2]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d104      	bne.n	800603e <prvTraceCreateSymbolTableEntry+0x3e>
 8006034:	484e      	ldr	r0, [pc, #312]	; (8006170 <prvTraceCreateSymbolTableEntry+0x170>)
 8006036:	f7ff fe47 	bl	8005cc8 <prvTraceError>
 800603a:	2300      	movs	r3, #0
 800603c:	e091      	b.n	8006162 <prvTraceCreateSymbolTableEntry+0x162>

	if (RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + len + 4 >= TRC_CFG_SYMBOL_TABLE_SIZE)
 800603e:	4b4d      	ldr	r3, [pc, #308]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f8d3 284c 	ldr.w	r2, [r3, #2124]	; 0x84c
 8006046:	78bb      	ldrb	r3, [r7, #2]
 8006048:	4413      	add	r3, r2
 800604a:	3304      	adds	r3, #4
 800604c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006050:	d305      	bcc.n	800605e <prvTraceCreateSymbolTableEntry+0x5e>
	{
		prvTraceError("Symbol table full. Increase TRC_CFG_SYMBOL_TABLE_SIZE in trcConfig.h");
 8006052:	4849      	ldr	r0, [pc, #292]	; (8006178 <prvTraceCreateSymbolTableEntry+0x178>)
 8006054:	f7ff fe38 	bl	8005cc8 <prvTraceError>
		ret = 0;
 8006058:	2300      	movs	r3, #0
 800605a:	81fb      	strh	r3, [r7, #14]
 800605c:	e080      	b.n	8006160 <prvTraceCreateSymbolTableEntry+0x160>
	}
	else
	{

		RecorderDataPtr->SymbolTable.symbytes
 800605e:	4b45      	ldr	r3, [pc, #276]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006060:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 8006062:	4b44      	ldr	r3, [pc, #272]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] & 0x00FF);
 800606a:	4942      	ldr	r1, [pc, #264]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 800606c:	6809      	ldr	r1, [r1, #0]
 800606e:	78f8      	ldrb	r0, [r7, #3]
 8006070:	f500 60b7 	add.w	r0, r0, #1464	; 0x5b8
 8006074:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8006078:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex] =
 800607a:	4413      	add	r3, r2
 800607c:	460a      	mov	r2, r1
 800607e:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		RecorderDataPtr->SymbolTable.symbytes
 8006082:	4b3c      	ldr	r3, [pc, #240]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006084:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
 8006086:	4b3b      	ldr	r3, [pc, #236]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 800608e:	3301      	adds	r3, #1
			(uint8_t)(RecorderDataPtr->SymbolTable.latestEntryOfChecksum[ crc6 ] / 0x100);
 8006090:	4938      	ldr	r1, [pc, #224]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006092:	6809      	ldr	r1, [r1, #0]
 8006094:	78f8      	ldrb	r0, [r7, #3]
 8006096:	f500 60b7 	add.w	r0, r0, #1464	; 0x5b8
 800609a:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 800609e:	0a09      	lsrs	r1, r1, #8
 80060a0:	b289      	uxth	r1, r1
 80060a2:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 1] =
 80060a4:	4413      	add	r3, r2
 80060a6:	460a      	mov	r2, r1
 80060a8:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		RecorderDataPtr->SymbolTable.symbytes
 80060ac:	4b31      	ldr	r3, [pc, #196]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 80060ae:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
 80060b0:	4b30      	ldr	r3, [pc, #192]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 80060b8:	3302      	adds	r3, #2
			(uint8_t)(channel & 0x00FF);
 80060ba:	8839      	ldrh	r1, [r7, #0]
 80060bc:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 2] =
 80060be:	4413      	add	r3, r2
 80060c0:	460a      	mov	r2, r1
 80060c2:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		RecorderDataPtr->SymbolTable.symbytes
 80060c6:	4b2b      	ldr	r3, [pc, #172]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 80060c8:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
 80060ca:	4b2a      	ldr	r3, [pc, #168]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 80060d2:	3303      	adds	r3, #3
			(uint8_t)(channel / 0x100);
 80060d4:	8839      	ldrh	r1, [r7, #0]
 80060d6:	0a09      	lsrs	r1, r1, #8
 80060d8:	b289      	uxth	r1, r1
 80060da:	b2c9      	uxtb	r1, r1
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 3] =
 80060dc:	4413      	add	r3, r2
 80060de:	460a      	mov	r2, r1
 80060e0:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		/* set name (bytes 4...4+len-1) */
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 80060e4:	4b23      	ldr	r3, [pc, #140]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 80060e6:	681a      	ldr	r2, [r3, #0]
			[ RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4]), name, len);
 80060e8:	4b22      	ldr	r3, [pc, #136]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 80060f0:	3304      	adds	r3, #4
		prvStrncpy((char*)&(RecorderDataPtr->SymbolTable.symbytes
 80060f2:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 80060f6:	4413      	add	r3, r2
 80060f8:	78ba      	ldrb	r2, [r7, #2]
 80060fa:	6879      	ldr	r1, [r7, #4]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7ff fd0f 	bl	8005b20 <prvStrncpy>

		/* Set zero termination (at offset 4+len) */
		RecorderDataPtr->SymbolTable.symbytes
 8006102:	4b1c      	ldr	r3, [pc, #112]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006104:	681a      	ldr	r2, [r3, #0]
			[RecorderDataPtr->SymbolTable.nextFreeSymbolIndex + 4 + len] = '\0';
 8006106:	4b1b      	ldr	r3, [pc, #108]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f8d3 184c 	ldr.w	r1, [r3, #2124]	; 0x84c
 800610e:	78bb      	ldrb	r3, [r7, #2]
 8006110:	440b      	add	r3, r1
 8006112:	3304      	adds	r3, #4
 8006114:	4413      	add	r3, r2
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850

		/* store index of entry (for return value, and as head of LL[crc6]) */
		RecorderDataPtr->SymbolTable.latestEntryOfChecksum
 800611c:	4b15      	ldr	r3, [pc, #84]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 800611e:	681b      	ldr	r3, [r3, #0]
			[ crc6 ] = (uint16_t)RecorderDataPtr->SymbolTable.nextFreeSymbolIndex;
 8006120:	78fa      	ldrb	r2, [r7, #3]
 8006122:	4914      	ldr	r1, [pc, #80]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006124:	6809      	ldr	r1, [r1, #0]
 8006126:	f8d1 184c 	ldr.w	r1, [r1, #2124]	; 0x84c
 800612a:	b289      	uxth	r1, r1
 800612c:	f502 62b7 	add.w	r2, r2, #1464	; 0x5b8
 8006130:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		RecorderDataPtr->SymbolTable.nextFreeSymbolIndex += (uint32_t) (len + 5);
 8006134:	4b0f      	ldr	r3, [pc, #60]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a0e      	ldr	r2, [pc, #56]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 800613a:	6812      	ldr	r2, [r2, #0]
 800613c:	f8d2 184c 	ldr.w	r1, [r2, #2124]	; 0x84c
 8006140:	78ba      	ldrb	r2, [r7, #2]
 8006142:	440a      	add	r2, r1
 8006144:	3205      	adds	r2, #5
 8006146:	f8c3 284c 	str.w	r2, [r3, #2124]	; 0x84c

		ret = (uint16_t)(RecorderDataPtr->SymbolTable.nextFreeSymbolIndex - (uint8_t)(len + 5));
 800614a:	4b0a      	ldr	r3, [pc, #40]	; (8006174 <prvTraceCreateSymbolTableEntry+0x174>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f8d3 384c 	ldr.w	r3, [r3, #2124]	; 0x84c
 8006152:	b29a      	uxth	r2, r3
 8006154:	78bb      	ldrb	r3, [r7, #2]
 8006156:	3305      	adds	r3, #5
 8006158:	b2db      	uxtb	r3, r3
 800615a:	b29b      	uxth	r3, r3
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8006160:	89fb      	ldrh	r3, [r7, #14]
}
 8006162:	4618      	mov	r0, r3
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	08008a98 	.word	0x08008a98
 8006170:	08008ad4 	.word	0x08008ad4
 8006174:	2000655c 	.word	0x2000655c
 8006178:	08008b0c 	.word	0x08008b0c

0800617c <prvTraceGetChecksum>:
 *
 * Calculates a simple 6-bit checksum from a string, used to index the string
 * for fast symbol table lookup.
 ******************************************************************************/
void prvTraceGetChecksum(const char *pname, uint8_t* pcrc, uint8_t* plength)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b088      	sub	sp, #32
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
	unsigned char c;
	int length = 1;		/* Should be 1 to account for '\0' */
 8006188:	2301      	movs	r3, #1
 800618a:	61fb      	str	r3, [r7, #28]
	int crc = 0;
 800618c:	2300      	movs	r3, #0
 800618e:	61bb      	str	r3, [r7, #24]

	TRACE_ASSERT(pname != NULL, "prvTraceGetChecksum: pname == NULL", TRC_UNUSED);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d103      	bne.n	800619e <prvTraceGetChecksum+0x22>
 8006196:	4819      	ldr	r0, [pc, #100]	; (80061fc <prvTraceGetChecksum+0x80>)
 8006198:	f7ff fd96 	bl	8005cc8 <prvTraceError>
 800619c:	e02b      	b.n	80061f6 <prvTraceGetChecksum+0x7a>
	TRACE_ASSERT(pcrc != NULL, "prvTraceGetChecksum: pcrc == NULL", TRC_UNUSED);
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d103      	bne.n	80061ac <prvTraceGetChecksum+0x30>
 80061a4:	4816      	ldr	r0, [pc, #88]	; (8006200 <prvTraceGetChecksum+0x84>)
 80061a6:	f7ff fd8f 	bl	8005cc8 <prvTraceError>
 80061aa:	e024      	b.n	80061f6 <prvTraceGetChecksum+0x7a>
	TRACE_ASSERT(plength != NULL, "prvTraceGetChecksum: plength == NULL", TRC_UNUSED);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d103      	bne.n	80061ba <prvTraceGetChecksum+0x3e>
 80061b2:	4814      	ldr	r0, [pc, #80]	; (8006204 <prvTraceGetChecksum+0x88>)
 80061b4:	f7ff fd88 	bl	8005cc8 <prvTraceError>
 80061b8:	e01d      	b.n	80061f6 <prvTraceGetChecksum+0x7a>

	if (pname != (const char *) 0)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d00f      	beq.n	80061e0 <prvTraceGetChecksum+0x64>
	{
		for (; (c = (unsigned char) *pname++) != '\0';)
 80061c0:	e006      	b.n	80061d0 <prvTraceGetChecksum+0x54>
		{
			crc += c;
 80061c2:	7dfb      	ldrb	r3, [r7, #23]
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	4413      	add	r3, r2
 80061c8:	61bb      	str	r3, [r7, #24]
			length++;
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	3301      	adds	r3, #1
 80061ce:	61fb      	str	r3, [r7, #28]
		for (; (c = (unsigned char) *pname++) != '\0';)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	60fa      	str	r2, [r7, #12]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	75fb      	strb	r3, [r7, #23]
 80061da:	7dfb      	ldrb	r3, [r7, #23]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1f0      	bne.n	80061c2 <prvTraceGetChecksum+0x46>
		}
	}
	*pcrc = (uint8_t)(crc & 0x3F);
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061e8:	b2da      	uxtb	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	701a      	strb	r2, [r3, #0]
	*plength = (uint8_t)length;
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	701a      	strb	r2, [r3, #0]
}
 80061f6:	3720      	adds	r7, #32
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	08008b54 	.word	0x08008b54
 8006200:	08008b88 	.word	0x08008b88
 8006204:	08008bb8 	.word	0x08008bb8

08006208 <prvTracePortGetTimeStamp>:
 * or the trace recorder library. Typically you should not need to change
 * the code of prvTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void prvTracePortGetTimeStamp(uint32_t *pTimestamp)
{
 8006208:	b480      	push	{r7}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
	static uint32_t last_hwtc_count = 0;
	uint32_t hwtc_count = 0;
 8006210:	2300      	movs	r3, #0
 8006212:	617b      	str	r3, [r7, #20]
	static uint32_t last_traceTickCount = 0;
	uint32_t traceTickCount = 0;
#else /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/
	/* Free running timer */
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
 8006214:	2300      	movs	r3, #0
 8006216:	613b      	str	r3, [r7, #16]
	uint32_t diff_scaled = 0;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]
#endif /*TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR*/

	if (trace_disable_timestamp == 1)
 800621c:	4b1a      	ldr	r3, [pc, #104]	; (8006288 <prvTracePortGetTimeStamp+0x80>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d107      	bne.n	8006234 <prvTracePortGetTimeStamp+0x2c>
	{
		if (pTimestamp)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d028      	beq.n	800627c <prvTracePortGetTimeStamp+0x74>
			*pTimestamp = last_timestamp;
 800622a:	4b18      	ldr	r3, [pc, #96]	; (800628c <prvTracePortGetTimeStamp+0x84>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	601a      	str	r2, [r3, #0]
		return;
 8006232:	e023      	b.n	800627c <prvTracePortGetTimeStamp+0x74>
	}

	/* Retrieve TRC_HWTC_COUNT only once since the same value should be used all throughout this function. */
#if (TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR)
	/* Get the increasing tick count */
	hwtc_count = TRC_HWTC_COUNT;
 8006234:	4b16      	ldr	r3, [pc, #88]	; (8006290 <prvTracePortGetTimeStamp+0x88>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	617b      	str	r3, [r7, #20]
	/* This part handles free running clocks that can be scaled down to avoid too large DTS values.
	Without this, the scaled timestamp will incorrectly wrap at (2^32 / TRC_HWTC_DIVISOR) ticks.
	The scaled timestamp returned from this function is supposed to go from 0 -> 2^32, which in real time would represent (0 -> 2^32 * TRC_HWTC_DIVISOR) ticks. */
	
	/* First we see how long time has passed since the last timestamp call, and we also add the ticks that was lost when we scaled down the last time. */
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
 800623a:	4b16      	ldr	r3, [pc, #88]	; (8006294 <prvTracePortGetTimeStamp+0x8c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	1ad2      	subs	r2, r2, r3
 8006242:	4b15      	ldr	r3, [pc, #84]	; (8006298 <prvTracePortGetTimeStamp+0x90>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4413      	add	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
	
	/* Scale down the diff */
	diff_scaled = diff / TRC_HWTC_DIVISOR;
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	089b      	lsrs	r3, r3, #2
 800624e:	60fb      	str	r3, [r7, #12]
	
	/* Find out how many ticks were lost when scaling down, so we can add them the next time */
	last_hwtc_rest = diff % TRC_HWTC_DIVISOR;
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	4a10      	ldr	r2, [pc, #64]	; (8006298 <prvTracePortGetTimeStamp+0x90>)
 8006258:	6013      	str	r3, [r2, #0]

	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
 800625a:	4b0c      	ldr	r3, [pc, #48]	; (800628c <prvTracePortGetTimeStamp+0x84>)
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	4413      	add	r3, r2
 8006262:	4a0a      	ldr	r2, [pc, #40]	; (800628c <prvTracePortGetTimeStamp+0x84>)
 8006264:	6013      	str	r3, [r2, #0]
#endif /*(TRC_HWTC_TYPE == TRC_OS_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <prvTracePortGetTimeStamp+0x6c>
		*pTimestamp = last_timestamp;
 800626c:	4b07      	ldr	r3, [pc, #28]	; (800628c <prvTracePortGetTimeStamp+0x84>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	601a      	str	r2, [r3, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
 8006274:	4a07      	ldr	r2, [pc, #28]	; (8006294 <prvTracePortGetTimeStamp+0x8c>)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	6013      	str	r3, [r2, #0]
 800627a:	e000      	b.n	800627e <prvTracePortGetTimeStamp+0x76>
		return;
 800627c:	bf00      	nop
}
 800627e:	371c      	adds	r7, #28
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	20006460 	.word	0x20006460
 800628c:	20006464 	.word	0x20006464
 8006290:	e0001004 	.word	0xe0001004
 8006294:	2000656c 	.word	0x2000656c
 8006298:	20006570 	.word	0x20006570

0800629c <BeforeEnterSleep>:
#define BEEPOFF	4
#define COMMANDERR	0XFF

//
void BeforeEnterSleep(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0
	//
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80062a0:	2100      	movs	r1, #0
 80062a2:	2002      	movs	r0, #2
 80062a4:	f7fa fa74 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, DISABLE);	
 80062a8:	2100      	movs	r1, #0
 80062aa:	2004      	movs	r0, #4
 80062ac:	f7fa fa70 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, DISABLE);	
 80062b0:	2100      	movs	r1, #0
 80062b2:	2008      	movs	r0, #8
 80062b4:	f7fa fa6c 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, DISABLE);	
 80062b8:	2100      	movs	r1, #0
 80062ba:	2010      	movs	r0, #16
 80062bc:	f7fa fa68 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, DISABLE);	
 80062c0:	2100      	movs	r1, #0
 80062c2:	2020      	movs	r0, #32
 80062c4:	f7fa fa64 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, DISABLE);	
 80062c8:	2100      	movs	r1, #0
 80062ca:	2040      	movs	r0, #64	; 0x40
 80062cc:	f7fa fa60 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, DISABLE);	  
 80062d0:	2100      	movs	r1, #0
 80062d2:	2080      	movs	r0, #128	; 0x80
 80062d4:	f7fa fa5c 	bl	8000790 <RCC_AHB1PeriphClockCmd>
}
 80062d8:	bf00      	nop
 80062da:	bd80      	pop	{r7, pc}

080062dc <AfterExitSleep>:

//
void AfterExitSleep(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	af00      	add	r7, sp, #0
	//
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80062e0:	2101      	movs	r1, #1
 80062e2:	2002      	movs	r0, #2
 80062e4:	f7fa fa54 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);	
 80062e8:	2101      	movs	r1, #1
 80062ea:	2004      	movs	r0, #4
 80062ec:	f7fa fa50 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);	
 80062f0:	2101      	movs	r1, #1
 80062f2:	2008      	movs	r0, #8
 80062f4:	f7fa fa4c 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);	
 80062f8:	2101      	movs	r1, #1
 80062fa:	2010      	movs	r0, #16
 80062fc:	f7fa fa48 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	
 8006300:	2101      	movs	r1, #1
 8006302:	2020      	movs	r0, #32
 8006304:	f7fa fa44 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);	
 8006308:	2101      	movs	r1, #1
 800630a:	2040      	movs	r0, #64	; 0x40
 800630c:	f7fa fa40 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);	              
 8006310:	2101      	movs	r1, #1
 8006312:	2080      	movs	r0, #128	; 0x80
 8006314:	f7fa fa3c 	bl	8000790 <RCC_AHB1PeriphClockCmd>
}
 8006318:	bf00      	nop
 800631a:	bd80      	pop	{r7, pc}

0800631c <vApplicationIdleHook>:

//
void vApplicationIdleHook(void)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006320:	b672      	cpsid	i
	__disable_irq();
	//__dsb(portSY_FULL_READ_WRITE );//??????????????? keil intrinsic no equivalent in gcc
	//__isb(portSY_FULL_READ_WRITE );//???????????????
	
	BeforeEnterSleep();		//
 8006322:	f7ff ffbb 	bl	800629c <BeforeEnterSleep>
	WFI_SET();				//
 8006326:	f7fe fa53 	bl	80047d0 <WFI_SET>
	AfterExitSleep();		//
 800632a:	f7ff ffd7 	bl	80062dc <AfterExitSleep>
  __ASM volatile ("cpsie i" : : : "memory");
 800632e:	b662      	cpsie	i
	
	//__dsb(portSY_FULL_READ_WRITE );
	//__isb(portSY_FULL_READ_WRITE );
	__enable_irq();
}
 8006330:	bf00      	nop
 8006332:	bd80      	pop	{r7, pc}

08006334 <LowerToCap>:

//
//str:
//len
void LowerToCap(u8 *str,u8 len)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	460b      	mov	r3, r1
 800633e:	70fb      	strb	r3, [r7, #3]
	u8 i;
	for(i=0;i<len;i++)
 8006340:	2300      	movs	r3, #0
 8006342:	73fb      	strb	r3, [r7, #15]
 8006344:	e018      	b.n	8006378 <LowerToCap+0x44>
	{
		if((96<str[i])&&(str[i]<123))	//
 8006346:	7bfb      	ldrb	r3, [r7, #15]
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	4413      	add	r3, r2
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	2b60      	cmp	r3, #96	; 0x60
 8006350:	d90f      	bls.n	8006372 <LowerToCap+0x3e>
 8006352:	7bfb      	ldrb	r3, [r7, #15]
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	4413      	add	r3, r2
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	2b7a      	cmp	r3, #122	; 0x7a
 800635c:	d809      	bhi.n	8006372 <LowerToCap+0x3e>
		str[i]=str[i]-32;				//
 800635e:	7bfb      	ldrb	r3, [r7, #15]
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	4413      	add	r3, r2
 8006364:	7bfa      	ldrb	r2, [r7, #15]
 8006366:	6879      	ldr	r1, [r7, #4]
 8006368:	440a      	add	r2, r1
 800636a:	7812      	ldrb	r2, [r2, #0]
 800636c:	3a20      	subs	r2, #32
 800636e:	b2d2      	uxtb	r2, r2
 8006370:	701a      	strb	r2, [r3, #0]
	for(i=0;i<len;i++)
 8006372:	7bfb      	ldrb	r3, [r7, #15]
 8006374:	3301      	adds	r3, #1
 8006376:	73fb      	strb	r3, [r7, #15]
 8006378:	7bfa      	ldrb	r2, [r7, #15]
 800637a:	78fb      	ldrb	r3, [r7, #3]
 800637c:	429a      	cmp	r2, r3
 800637e:	d3e2      	bcc.n	8006346 <LowerToCap+0x12>
	}
}
 8006380:	bf00      	nop
 8006382:	3714      	adds	r7, #20
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <CommandProcess>:

//
//str
//: 0XFF
u8 CommandProcess(u8 *str)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
	u8 CommandValue=COMMANDERR;
 8006394:	23ff      	movs	r3, #255	; 0xff
 8006396:	73fb      	strb	r3, [r7, #15]
	if(strcmp((char*)str,"LED1ON")==0) CommandValue=LED1ON;
 8006398:	4915      	ldr	r1, [pc, #84]	; (80063f0 <CommandProcess+0x64>)
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f7f9 ff18 	bl	80001d0 <strcmp>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d102      	bne.n	80063ac <CommandProcess+0x20>
 80063a6:	2301      	movs	r3, #1
 80063a8:	73fb      	strb	r3, [r7, #15]
 80063aa:	e01c      	b.n	80063e6 <CommandProcess+0x5a>
	else if(strcmp((char*)str,"LED1OFF")==0) CommandValue=LED1OFF;
 80063ac:	4911      	ldr	r1, [pc, #68]	; (80063f4 <CommandProcess+0x68>)
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7f9 ff0e 	bl	80001d0 <strcmp>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d102      	bne.n	80063c0 <CommandProcess+0x34>
 80063ba:	2302      	movs	r3, #2
 80063bc:	73fb      	strb	r3, [r7, #15]
 80063be:	e012      	b.n	80063e6 <CommandProcess+0x5a>
	else if(strcmp((char*)str,"BEEPON")==0) CommandValue=BEEPON;
 80063c0:	490d      	ldr	r1, [pc, #52]	; (80063f8 <CommandProcess+0x6c>)
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7f9 ff04 	bl	80001d0 <strcmp>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d102      	bne.n	80063d4 <CommandProcess+0x48>
 80063ce:	2303      	movs	r3, #3
 80063d0:	73fb      	strb	r3, [r7, #15]
 80063d2:	e008      	b.n	80063e6 <CommandProcess+0x5a>
	else if(strcmp((char*)str,"BEEPOFF")==0) CommandValue=BEEPOFF;
 80063d4:	4909      	ldr	r1, [pc, #36]	; (80063fc <CommandProcess+0x70>)
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7f9 fefa 	bl	80001d0 <strcmp>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <CommandProcess+0x5a>
 80063e2:	2304      	movs	r3, #4
 80063e4:	73fb      	strb	r3, [r7, #15]
	return CommandValue;
 80063e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3710      	adds	r7, #16
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	08008c44 	.word	0x08008c44
 80063f4:	08008c4c 	.word	0x08008c4c
 80063f8:	08008c54 	.word	0x08008c54
 80063fc:	08008c5c 	.word	0x08008c5c

08006400 <main>:

int main(void)
{ 
 8006400:	b580      	push	{r7, lr}
 8006402:	b082      	sub	sp, #8
 8006404:	af02      	add	r7, sp, #8
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);//4
 8006406:	f44f 7040 	mov.w	r0, #768	; 0x300
 800640a:	f7f9 ff67 	bl	80002dc <NVIC_PriorityGroupConfig>
	delay_init(168);					//
 800640e:	20a8      	movs	r0, #168	; 0xa8
 8006410:	f7fe f958 	bl	80046c4 <delay_init>
	uart_init(115200);     				//
 8006414:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8006418:	f7fe f9e2 	bl	80047e0 <uart_init>
	LED_Init();		        			//LED
 800641c:	f7fd ff2a 	bl	8004274 <LED_Init>
	KEY_Init();							//
 8006420:	f7fd ff02 	bl	8004228 <KEY_Init>
	BEEP_Init();						//
 8006424:	f7fd feaa 	bl	800417c <BEEP_Init>
	my_mem_init(SRAMIN);            	//
 8006428:	2000      	movs	r0, #0
 800642a:	f7fd ffc3 	bl	80043b4 <my_mem_init>
    
	//
    xTaskCreate((TaskFunction_t )start_task,            //
 800642e:	4b08      	ldr	r3, [pc, #32]	; (8006450 <main+0x50>)
 8006430:	9301      	str	r3, [sp, #4]
 8006432:	2301      	movs	r3, #1
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	2300      	movs	r3, #0
 8006438:	f44f 7280 	mov.w	r2, #256	; 0x100
 800643c:	4905      	ldr	r1, [pc, #20]	; (8006454 <main+0x54>)
 800643e:	4806      	ldr	r0, [pc, #24]	; (8006458 <main+0x58>)
 8006440:	f7fc f97a 	bl	8002738 <xTaskCreate>
                (const char*    )"start_task",          //
                (uint16_t       )START_STK_SIZE,        //
                (void*          )NULL,                  //
                (UBaseType_t    )START_TASK_PRIO,       //
                (TaskHandle_t*  )&StartTask_Handler);   //              
    vTaskStartScheduler();          //
 8006444:	f7fc fcbc 	bl	8002dc0 <vTaskStartScheduler>
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	2001f964 	.word	0x2001f964
 8006454:	08008c64 	.word	0x08008c64
 8006458:	0800645d 	.word	0x0800645d

0800645c <start_task>:

//
void start_task(void *pvParameters)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af02      	add	r7, sp, #8
 8006462:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();           //
 8006464:	f7fa fe20 	bl	80010a8 <vPortEnterCritical>
	
	//
	BinarySemaphore=xSemaphoreCreateBinary();	
 8006468:	2203      	movs	r2, #3
 800646a:	2100      	movs	r1, #0
 800646c:	2001      	movs	r0, #1
 800646e:	f7fb f961 	bl	8001734 <xQueueGenericCreate>
 8006472:	4602      	mov	r2, r0
 8006474:	4b11      	ldr	r3, [pc, #68]	; (80064bc <start_task+0x60>)
 8006476:	601a      	str	r2, [r3, #0]
    //TASK1
    xTaskCreate((TaskFunction_t )task1_task,             
 8006478:	4b11      	ldr	r3, [pc, #68]	; (80064c0 <start_task+0x64>)
 800647a:	9301      	str	r3, [sp, #4]
 800647c:	2302      	movs	r3, #2
 800647e:	9300      	str	r3, [sp, #0]
 8006480:	2300      	movs	r3, #0
 8006482:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006486:	490f      	ldr	r1, [pc, #60]	; (80064c4 <start_task+0x68>)
 8006488:	480f      	ldr	r0, [pc, #60]	; (80064c8 <start_task+0x6c>)
 800648a:	f7fc f955 	bl	8002738 <xTaskCreate>
                (uint16_t       )TASK1_STK_SIZE,        
                (void*          )NULL,                  
                (UBaseType_t    )TASK1_TASK_PRIO,        
                (TaskHandle_t*  )&Task1Task_Handler);   
    //TASK2
    xTaskCreate((TaskFunction_t )DataProcess_task,     
 800648e:	4b0f      	ldr	r3, [pc, #60]	; (80064cc <start_task+0x70>)
 8006490:	9301      	str	r3, [sp, #4]
 8006492:	2303      	movs	r3, #3
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	2300      	movs	r3, #0
 8006498:	f44f 7280 	mov.w	r2, #256	; 0x100
 800649c:	490c      	ldr	r1, [pc, #48]	; (80064d0 <start_task+0x74>)
 800649e:	480d      	ldr	r0, [pc, #52]	; (80064d4 <start_task+0x78>)
 80064a0:	f7fc f94a 	bl	8002738 <xTaskCreate>
                (const char*    )"keyprocess_task",   
                (uint16_t       )DATAPROCESS_STK_SIZE,
                (void*          )NULL,
                (UBaseType_t    )DATAPROCESS_TASK_PRIO,
                (TaskHandle_t*  )&DataProcess_Handler); 
    vTaskDelete(StartTask_Handler); //
 80064a4:	4b0c      	ldr	r3, [pc, #48]	; (80064d8 <start_task+0x7c>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fc fab1 	bl	8002a10 <vTaskDelete>
    taskEXIT_CRITICAL();            //
 80064ae:	f7fa fe27 	bl	8001100 <vPortExitCritical>
}
 80064b2:	bf00      	nop
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	2001f96c 	.word	0x2001f96c
 80064c0:	2001f970 	.word	0x2001f970
 80064c4:	08008c70 	.word	0x08008c70
 80064c8:	080064dd 	.word	0x080064dd
 80064cc:	2001f968 	.word	0x2001f968
 80064d0:	08008c7c 	.word	0x08008c7c
 80064d4:	08006505 	.word	0x08006505
 80064d8:	2001f964 	.word	0x2001f964

080064dc <task1_task>:

//task1
void task1_task(void *pvParameters)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		LED0=!LED0;
 80064e4:	4a06      	ldr	r2, [pc, #24]	; (8006500 <task1_task+0x24>)
 80064e6:	4b06      	ldr	r3, [pc, #24]	; (8006500 <task1_task+0x24>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	bf0c      	ite	eq
 80064ee:	2301      	moveq	r3, #1
 80064f0:	2300      	movne	r3, #0
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	6013      	str	r3, [r2, #0]
        vTaskDelay(500);             	//500ms500	
 80064f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80064fa:	f7fc fb5d 	bl	8002bb8 <vTaskDelay>
		LED0=!LED0;
 80064fe:	e7f1      	b.n	80064e4 <task1_task+0x8>
 8006500:	424282a4 	.word	0x424282a4

08006504 <DataProcess_task>:
	}
}

//DataProcess_task
void DataProcess_task(void *pvParameters)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
	u8 len=0;
 800650c:	2300      	movs	r3, #0
 800650e:	75fb      	strb	r3, [r7, #23]
	u8 CommandValue=COMMANDERR;
 8006510:	23ff      	movs	r3, #255	; 0xff
 8006512:	75bb      	strb	r3, [r7, #22]
	BaseType_t err=pdFALSE;
 8006514:	2300      	movs	r3, #0
 8006516:	613b      	str	r3, [r7, #16]
	
	u8 *CommandStr;
	while(1)
	{
		err=xSemaphoreTake(BinarySemaphore,portMAX_DELAY);	//
 8006518:	4b30      	ldr	r3, [pc, #192]	; (80065dc <DataProcess_task+0xd8>)
 800651a:	6818      	ldr	r0, [r3, #0]
 800651c:	2300      	movs	r3, #0
 800651e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006522:	2100      	movs	r1, #0
 8006524:	f7fb fd04 	bl	8001f30 <xQueueGenericReceive>
 8006528:	6138      	str	r0, [r7, #16]
		if(err==pdTRUE)										//
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d1f3      	bne.n	8006518 <DataProcess_task+0x14>
		{
			len=USART_RX_STA&0x3fff;						//
 8006530:	4b2b      	ldr	r3, [pc, #172]	; (80065e0 <DataProcess_task+0xdc>)
 8006532:	881b      	ldrh	r3, [r3, #0]
 8006534:	75fb      	strb	r3, [r7, #23]
			CommandStr=mymalloc(SRAMIN,len+1);				//
 8006536:	7dfb      	ldrb	r3, [r7, #23]
 8006538:	3301      	adds	r3, #1
 800653a:	4619      	mov	r1, r3
 800653c:	2000      	movs	r0, #0
 800653e:	f7fe f895 	bl	800466c <mymalloc>
 8006542:	60f8      	str	r0, [r7, #12]
			sprintf((char*)CommandStr,"%s",USART_RX_BUF);
 8006544:	4927      	ldr	r1, [pc, #156]	; (80065e4 <DataProcess_task+0xe0>)
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 f9d6 	bl	80068f8 <strcpy>
			CommandStr[len]='\0';							//
 800654c:	7dfb      	ldrb	r3, [r7, #23]
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	4413      	add	r3, r2
 8006552:	2200      	movs	r2, #0
 8006554:	701a      	strb	r2, [r3, #0]
			LowerToCap(CommandStr,len);						//		
 8006556:	7dfb      	ldrb	r3, [r7, #23]
 8006558:	4619      	mov	r1, r3
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f7ff feea 	bl	8006334 <LowerToCap>
			CommandValue=CommandProcess(CommandStr);		//
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f7ff ff13 	bl	800638c <CommandProcess>
 8006566:	4603      	mov	r3, r0
 8006568:	75bb      	strb	r3, [r7, #22]
			if(CommandValue!=COMMANDERR)
 800656a:	7dbb      	ldrb	r3, [r7, #22]
 800656c:	2bff      	cmp	r3, #255	; 0xff
 800656e:	d024      	beq.n	80065ba <DataProcess_task+0xb6>
			{
				printf(":%s\r\n",CommandStr);
 8006570:	68f9      	ldr	r1, [r7, #12]
 8006572:	481d      	ldr	r0, [pc, #116]	; (80065e8 <DataProcess_task+0xe4>)
 8006574:	f000 f944 	bl	8006800 <iprintf>
				switch(CommandValue)						//
 8006578:	7dbb      	ldrb	r3, [r7, #22]
 800657a:	3b01      	subs	r3, #1
 800657c:	2b03      	cmp	r3, #3
 800657e:	d81f      	bhi.n	80065c0 <DataProcess_task+0xbc>
 8006580:	a201      	add	r2, pc, #4	; (adr r2, 8006588 <DataProcess_task+0x84>)
 8006582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006586:	bf00      	nop
 8006588:	08006599 	.word	0x08006599
 800658c:	080065a1 	.word	0x080065a1
 8006590:	080065a9 	.word	0x080065a9
 8006594:	080065b1 	.word	0x080065b1
				{
					case LED1ON: 
						LED1=0;
 8006598:	4b14      	ldr	r3, [pc, #80]	; (80065ec <DataProcess_task+0xe8>)
 800659a:	2200      	movs	r2, #0
 800659c:	601a      	str	r2, [r3, #0]
						break;
 800659e:	e00f      	b.n	80065c0 <DataProcess_task+0xbc>
					case LED1OFF:
						LED1=1;
 80065a0:	4b12      	ldr	r3, [pc, #72]	; (80065ec <DataProcess_task+0xe8>)
 80065a2:	2201      	movs	r2, #1
 80065a4:	601a      	str	r2, [r3, #0]
						break;
 80065a6:	e00b      	b.n	80065c0 <DataProcess_task+0xbc>
					case BEEPON:
						BEEP=1;
 80065a8:	4b11      	ldr	r3, [pc, #68]	; (80065f0 <DataProcess_task+0xec>)
 80065aa:	2201      	movs	r2, #1
 80065ac:	601a      	str	r2, [r3, #0]
						break;
 80065ae:	e007      	b.n	80065c0 <DataProcess_task+0xbc>
					case BEEPOFF:
						BEEP=0;
 80065b0:	4b0f      	ldr	r3, [pc, #60]	; (80065f0 <DataProcess_task+0xec>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]
						break;
 80065b6:	bf00      	nop
 80065b8:	e002      	b.n	80065c0 <DataProcess_task+0xbc>
				}
			}
			else
			{
				printf("!!\r\n");
 80065ba:	480e      	ldr	r0, [pc, #56]	; (80065f4 <DataProcess_task+0xf0>)
 80065bc:	f000 f994 	bl	80068e8 <puts>
			}
			USART_RX_STA=0;
 80065c0:	4b07      	ldr	r3, [pc, #28]	; (80065e0 <DataProcess_task+0xdc>)
 80065c2:	2200      	movs	r2, #0
 80065c4:	801a      	strh	r2, [r3, #0]
			memset(USART_RX_BUF,0,USART_REC_LEN);			//
 80065c6:	22c8      	movs	r2, #200	; 0xc8
 80065c8:	2100      	movs	r1, #0
 80065ca:	4806      	ldr	r0, [pc, #24]	; (80065e4 <DataProcess_task+0xe0>)
 80065cc:	f000 f90f 	bl	80067ee <memset>
			myfree(SRAMIN,CommandStr);						//
 80065d0:	68f9      	ldr	r1, [r7, #12]
 80065d2:	2000      	movs	r0, #0
 80065d4:	f7fe f82c 	bl	8004630 <myfree>
		err=xSemaphoreTake(BinarySemaphore,portMAX_DELAY);	//
 80065d8:	e79e      	b.n	8006518 <DataProcess_task+0x14>
 80065da:	bf00      	nop
 80065dc:	2001f96c 	.word	0x2001f96c
 80065e0:	20006454 	.word	0x20006454
 80065e4:	20014f90 	.word	0x20014f90
 80065e8:	08008c8c 	.word	0x08008c8c
 80065ec:	424282a8 	.word	0x424282a8
 80065f0:	424282a0 	.word	0x424282a0
 80065f4:	08008ca0 	.word	0x08008ca0

080065f8 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80065f8:	b480      	push	{r7}
 80065fa:	af00      	add	r7, sp, #0
}
 80065fc:	bf00      	nop
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8006606:	b480      	push	{r7}
 8006608:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800660a:	e7fe      	b.n	800660a <HardFault_Handler+0x4>

0800660c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800660c:	b480      	push	{r7}
 800660e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8006610:	e7fe      	b.n	8006610 <MemManage_Handler+0x4>

08006612 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8006612:	b480      	push	{r7}
 8006614:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8006616:	e7fe      	b.n	8006616 <BusFault_Handler+0x4>

08006618 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8006618:	b480      	push	{r7}
 800661a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800661c:	e7fe      	b.n	800661c <UsageFault_Handler+0x4>

0800661e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800661e:	b480      	push	{r7}
 8006620:	af00      	add	r7, sp, #0
}
 8006622:	bf00      	nop
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006630:	4a16      	ldr	r2, [pc, #88]	; (800668c <SystemInit+0x60>)
 8006632:	4b16      	ldr	r3, [pc, #88]	; (800668c <SystemInit+0x60>)
 8006634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800663c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006640:	4a13      	ldr	r2, [pc, #76]	; (8006690 <SystemInit+0x64>)
 8006642:	4b13      	ldr	r3, [pc, #76]	; (8006690 <SystemInit+0x64>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f043 0301 	orr.w	r3, r3, #1
 800664a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800664c:	4b10      	ldr	r3, [pc, #64]	; (8006690 <SystemInit+0x64>)
 800664e:	2200      	movs	r2, #0
 8006650:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006652:	4a0f      	ldr	r2, [pc, #60]	; (8006690 <SystemInit+0x64>)
 8006654:	4b0e      	ldr	r3, [pc, #56]	; (8006690 <SystemInit+0x64>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800665c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006660:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006662:	4b0b      	ldr	r3, [pc, #44]	; (8006690 <SystemInit+0x64>)
 8006664:	4a0b      	ldr	r2, [pc, #44]	; (8006694 <SystemInit+0x68>)
 8006666:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006668:	4a09      	ldr	r2, [pc, #36]	; (8006690 <SystemInit+0x64>)
 800666a:	4b09      	ldr	r3, [pc, #36]	; (8006690 <SystemInit+0x64>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006672:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006674:	4b06      	ldr	r3, [pc, #24]	; (8006690 <SystemInit+0x64>)
 8006676:	2200      	movs	r2, #0
 8006678:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800667a:	f000 f80d 	bl	8006698 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800667e:	4b03      	ldr	r3, [pc, #12]	; (800668c <SystemInit+0x60>)
 8006680:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006684:	609a      	str	r2, [r3, #8]
#endif
}
 8006686:	bf00      	nop
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	e000ed00 	.word	0xe000ed00
 8006690:	40023800 	.word	0x40023800
 8006694:	24003010 	.word	0x24003010

08006698 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	607b      	str	r3, [r7, #4]
 80066a2:	2300      	movs	r3, #0
 80066a4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80066a6:	4a36      	ldr	r2, [pc, #216]	; (8006780 <SetSysClock+0xe8>)
 80066a8:	4b35      	ldr	r3, [pc, #212]	; (8006780 <SetSysClock+0xe8>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066b0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80066b2:	4b33      	ldr	r3, [pc, #204]	; (8006780 <SetSysClock+0xe8>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ba:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	3301      	adds	r3, #1
 80066c0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d103      	bne.n	80066d0 <SetSysClock+0x38>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80066ce:	d1f0      	bne.n	80066b2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80066d0:	4b2b      	ldr	r3, [pc, #172]	; (8006780 <SetSysClock+0xe8>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d002      	beq.n	80066e2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80066dc:	2301      	movs	r3, #1
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	e001      	b.n	80066e6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80066e2:	2300      	movs	r3, #0
 80066e4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d142      	bne.n	8006772 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80066ec:	4a24      	ldr	r2, [pc, #144]	; (8006780 <SetSysClock+0xe8>)
 80066ee:	4b24      	ldr	r3, [pc, #144]	; (8006780 <SetSysClock+0xe8>)
 80066f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066f6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80066f8:	4a22      	ldr	r2, [pc, #136]	; (8006784 <SetSysClock+0xec>)
 80066fa:	4b22      	ldr	r3, [pc, #136]	; (8006784 <SetSysClock+0xec>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006702:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8006704:	4a1e      	ldr	r2, [pc, #120]	; (8006780 <SetSysClock+0xe8>)
 8006706:	4b1e      	ldr	r3, [pc, #120]	; (8006780 <SetSysClock+0xe8>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800670c:	4a1c      	ldr	r2, [pc, #112]	; (8006780 <SetSysClock+0xe8>)
 800670e:	4b1c      	ldr	r3, [pc, #112]	; (8006780 <SetSysClock+0xe8>)
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006716:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006718:	4a19      	ldr	r2, [pc, #100]	; (8006780 <SetSysClock+0xe8>)
 800671a:	4b19      	ldr	r3, [pc, #100]	; (8006780 <SetSysClock+0xe8>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8006722:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006724:	4b16      	ldr	r3, [pc, #88]	; (8006780 <SetSysClock+0xe8>)
 8006726:	4a18      	ldr	r2, [pc, #96]	; (8006788 <SetSysClock+0xf0>)
 8006728:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800672a:	4a15      	ldr	r2, [pc, #84]	; (8006780 <SetSysClock+0xe8>)
 800672c:	4b14      	ldr	r3, [pc, #80]	; (8006780 <SetSysClock+0xe8>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006734:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8006736:	bf00      	nop
 8006738:	4b11      	ldr	r3, [pc, #68]	; (8006780 <SetSysClock+0xe8>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d0f9      	beq.n	8006738 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8006744:	4b11      	ldr	r3, [pc, #68]	; (800678c <SetSysClock+0xf4>)
 8006746:	f240 7205 	movw	r2, #1797	; 0x705
 800674a:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800674c:	4a0c      	ldr	r2, [pc, #48]	; (8006780 <SetSysClock+0xe8>)
 800674e:	4b0c      	ldr	r3, [pc, #48]	; (8006780 <SetSysClock+0xe8>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f023 0303 	bic.w	r3, r3, #3
 8006756:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8006758:	4a09      	ldr	r2, [pc, #36]	; (8006780 <SetSysClock+0xe8>)
 800675a:	4b09      	ldr	r3, [pc, #36]	; (8006780 <SetSysClock+0xe8>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f043 0302 	orr.w	r3, r3, #2
 8006762:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8006764:	bf00      	nop
 8006766:	4b06      	ldr	r3, [pc, #24]	; (8006780 <SetSysClock+0xe8>)
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f003 030c 	and.w	r3, r3, #12
 800676e:	2b08      	cmp	r3, #8
 8006770:	d1f9      	bne.n	8006766 <SetSysClock+0xce>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */  
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	40023800 	.word	0x40023800
 8006784:	40007000 	.word	0x40007000
 8006788:	07405408 	.word	0x07405408
 800678c:	40023c00 	.word	0x40023c00

08006790 <__libc_init_array>:
 8006790:	b570      	push	{r4, r5, r6, lr}
 8006792:	4e0d      	ldr	r6, [pc, #52]	; (80067c8 <__libc_init_array+0x38>)
 8006794:	4c0d      	ldr	r4, [pc, #52]	; (80067cc <__libc_init_array+0x3c>)
 8006796:	1ba4      	subs	r4, r4, r6
 8006798:	10a4      	asrs	r4, r4, #2
 800679a:	2500      	movs	r5, #0
 800679c:	42a5      	cmp	r5, r4
 800679e:	d109      	bne.n	80067b4 <__libc_init_array+0x24>
 80067a0:	4e0b      	ldr	r6, [pc, #44]	; (80067d0 <__libc_init_array+0x40>)
 80067a2:	4c0c      	ldr	r4, [pc, #48]	; (80067d4 <__libc_init_array+0x44>)
 80067a4:	f000 ffe0 	bl	8007768 <_init>
 80067a8:	1ba4      	subs	r4, r4, r6
 80067aa:	10a4      	asrs	r4, r4, #2
 80067ac:	2500      	movs	r5, #0
 80067ae:	42a5      	cmp	r5, r4
 80067b0:	d105      	bne.n	80067be <__libc_init_array+0x2e>
 80067b2:	bd70      	pop	{r4, r5, r6, pc}
 80067b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80067b8:	4798      	blx	r3
 80067ba:	3501      	adds	r5, #1
 80067bc:	e7ee      	b.n	800679c <__libc_init_array+0xc>
 80067be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80067c2:	4798      	blx	r3
 80067c4:	3501      	adds	r5, #1
 80067c6:	e7f2      	b.n	80067ae <__libc_init_array+0x1e>
 80067c8:	08008d98 	.word	0x08008d98
 80067cc:	08008d98 	.word	0x08008d98
 80067d0:	08008d98 	.word	0x08008d98
 80067d4:	08008d9c 	.word	0x08008d9c

080067d8 <memcpy>:
 80067d8:	b510      	push	{r4, lr}
 80067da:	1e43      	subs	r3, r0, #1
 80067dc:	440a      	add	r2, r1
 80067de:	4291      	cmp	r1, r2
 80067e0:	d100      	bne.n	80067e4 <memcpy+0xc>
 80067e2:	bd10      	pop	{r4, pc}
 80067e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067ec:	e7f7      	b.n	80067de <memcpy+0x6>

080067ee <memset>:
 80067ee:	4402      	add	r2, r0
 80067f0:	4603      	mov	r3, r0
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d100      	bne.n	80067f8 <memset+0xa>
 80067f6:	4770      	bx	lr
 80067f8:	f803 1b01 	strb.w	r1, [r3], #1
 80067fc:	e7f9      	b.n	80067f2 <memset+0x4>
	...

08006800 <iprintf>:
 8006800:	b40f      	push	{r0, r1, r2, r3}
 8006802:	4b0a      	ldr	r3, [pc, #40]	; (800682c <iprintf+0x2c>)
 8006804:	b513      	push	{r0, r1, r4, lr}
 8006806:	681c      	ldr	r4, [r3, #0]
 8006808:	b124      	cbz	r4, 8006814 <iprintf+0x14>
 800680a:	69a3      	ldr	r3, [r4, #24]
 800680c:	b913      	cbnz	r3, 8006814 <iprintf+0x14>
 800680e:	4620      	mov	r0, r4
 8006810:	f000 fa3e 	bl	8006c90 <__sinit>
 8006814:	ab05      	add	r3, sp, #20
 8006816:	9a04      	ldr	r2, [sp, #16]
 8006818:	68a1      	ldr	r1, [r4, #8]
 800681a:	9301      	str	r3, [sp, #4]
 800681c:	4620      	mov	r0, r4
 800681e:	f000 fbfb 	bl	8007018 <_vfiprintf_r>
 8006822:	b002      	add	sp, #8
 8006824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006828:	b004      	add	sp, #16
 800682a:	4770      	bx	lr
 800682c:	20000048 	.word	0x20000048

08006830 <_puts_r>:
 8006830:	b570      	push	{r4, r5, r6, lr}
 8006832:	460e      	mov	r6, r1
 8006834:	4605      	mov	r5, r0
 8006836:	b118      	cbz	r0, 8006840 <_puts_r+0x10>
 8006838:	6983      	ldr	r3, [r0, #24]
 800683a:	b90b      	cbnz	r3, 8006840 <_puts_r+0x10>
 800683c:	f000 fa28 	bl	8006c90 <__sinit>
 8006840:	69ab      	ldr	r3, [r5, #24]
 8006842:	68ac      	ldr	r4, [r5, #8]
 8006844:	b913      	cbnz	r3, 800684c <_puts_r+0x1c>
 8006846:	4628      	mov	r0, r5
 8006848:	f000 fa22 	bl	8006c90 <__sinit>
 800684c:	4b23      	ldr	r3, [pc, #140]	; (80068dc <_puts_r+0xac>)
 800684e:	429c      	cmp	r4, r3
 8006850:	d117      	bne.n	8006882 <_puts_r+0x52>
 8006852:	686c      	ldr	r4, [r5, #4]
 8006854:	89a3      	ldrh	r3, [r4, #12]
 8006856:	071b      	lsls	r3, r3, #28
 8006858:	d51d      	bpl.n	8006896 <_puts_r+0x66>
 800685a:	6923      	ldr	r3, [r4, #16]
 800685c:	b1db      	cbz	r3, 8006896 <_puts_r+0x66>
 800685e:	3e01      	subs	r6, #1
 8006860:	68a3      	ldr	r3, [r4, #8]
 8006862:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006866:	3b01      	subs	r3, #1
 8006868:	60a3      	str	r3, [r4, #8]
 800686a:	b9e9      	cbnz	r1, 80068a8 <_puts_r+0x78>
 800686c:	2b00      	cmp	r3, #0
 800686e:	da2e      	bge.n	80068ce <_puts_r+0x9e>
 8006870:	4622      	mov	r2, r4
 8006872:	210a      	movs	r1, #10
 8006874:	4628      	mov	r0, r5
 8006876:	f000 f859 	bl	800692c <__swbuf_r>
 800687a:	3001      	adds	r0, #1
 800687c:	d011      	beq.n	80068a2 <_puts_r+0x72>
 800687e:	200a      	movs	r0, #10
 8006880:	bd70      	pop	{r4, r5, r6, pc}
 8006882:	4b17      	ldr	r3, [pc, #92]	; (80068e0 <_puts_r+0xb0>)
 8006884:	429c      	cmp	r4, r3
 8006886:	d101      	bne.n	800688c <_puts_r+0x5c>
 8006888:	68ac      	ldr	r4, [r5, #8]
 800688a:	e7e3      	b.n	8006854 <_puts_r+0x24>
 800688c:	4b15      	ldr	r3, [pc, #84]	; (80068e4 <_puts_r+0xb4>)
 800688e:	429c      	cmp	r4, r3
 8006890:	bf08      	it	eq
 8006892:	68ec      	ldreq	r4, [r5, #12]
 8006894:	e7de      	b.n	8006854 <_puts_r+0x24>
 8006896:	4621      	mov	r1, r4
 8006898:	4628      	mov	r0, r5
 800689a:	f000 f899 	bl	80069d0 <__swsetup_r>
 800689e:	2800      	cmp	r0, #0
 80068a0:	d0dd      	beq.n	800685e <_puts_r+0x2e>
 80068a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068a6:	bd70      	pop	{r4, r5, r6, pc}
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	da04      	bge.n	80068b6 <_puts_r+0x86>
 80068ac:	69a2      	ldr	r2, [r4, #24]
 80068ae:	4293      	cmp	r3, r2
 80068b0:	db06      	blt.n	80068c0 <_puts_r+0x90>
 80068b2:	290a      	cmp	r1, #10
 80068b4:	d004      	beq.n	80068c0 <_puts_r+0x90>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	1c5a      	adds	r2, r3, #1
 80068ba:	6022      	str	r2, [r4, #0]
 80068bc:	7019      	strb	r1, [r3, #0]
 80068be:	e7cf      	b.n	8006860 <_puts_r+0x30>
 80068c0:	4622      	mov	r2, r4
 80068c2:	4628      	mov	r0, r5
 80068c4:	f000 f832 	bl	800692c <__swbuf_r>
 80068c8:	3001      	adds	r0, #1
 80068ca:	d1c9      	bne.n	8006860 <_puts_r+0x30>
 80068cc:	e7e9      	b.n	80068a2 <_puts_r+0x72>
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	200a      	movs	r0, #10
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	6022      	str	r2, [r4, #0]
 80068d6:	7018      	strb	r0, [r3, #0]
 80068d8:	bd70      	pop	{r4, r5, r6, pc}
 80068da:	bf00      	nop
 80068dc:	08008d20 	.word	0x08008d20
 80068e0:	08008d40 	.word	0x08008d40
 80068e4:	08008d00 	.word	0x08008d00

080068e8 <puts>:
 80068e8:	4b02      	ldr	r3, [pc, #8]	; (80068f4 <puts+0xc>)
 80068ea:	4601      	mov	r1, r0
 80068ec:	6818      	ldr	r0, [r3, #0]
 80068ee:	f7ff bf9f 	b.w	8006830 <_puts_r>
 80068f2:	bf00      	nop
 80068f4:	20000048 	.word	0x20000048

080068f8 <strcpy>:
 80068f8:	4603      	mov	r3, r0
 80068fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068fe:	f803 2b01 	strb.w	r2, [r3], #1
 8006902:	2a00      	cmp	r2, #0
 8006904:	d1f9      	bne.n	80068fa <strcpy+0x2>
 8006906:	4770      	bx	lr

08006908 <strncmp>:
 8006908:	b510      	push	{r4, lr}
 800690a:	b16a      	cbz	r2, 8006928 <strncmp+0x20>
 800690c:	3901      	subs	r1, #1
 800690e:	1884      	adds	r4, r0, r2
 8006910:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006914:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006918:	4293      	cmp	r3, r2
 800691a:	d103      	bne.n	8006924 <strncmp+0x1c>
 800691c:	42a0      	cmp	r0, r4
 800691e:	d001      	beq.n	8006924 <strncmp+0x1c>
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1f5      	bne.n	8006910 <strncmp+0x8>
 8006924:	1a98      	subs	r0, r3, r2
 8006926:	bd10      	pop	{r4, pc}
 8006928:	4610      	mov	r0, r2
 800692a:	bd10      	pop	{r4, pc}

0800692c <__swbuf_r>:
 800692c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800692e:	460e      	mov	r6, r1
 8006930:	4614      	mov	r4, r2
 8006932:	4605      	mov	r5, r0
 8006934:	b118      	cbz	r0, 800693e <__swbuf_r+0x12>
 8006936:	6983      	ldr	r3, [r0, #24]
 8006938:	b90b      	cbnz	r3, 800693e <__swbuf_r+0x12>
 800693a:	f000 f9a9 	bl	8006c90 <__sinit>
 800693e:	4b21      	ldr	r3, [pc, #132]	; (80069c4 <__swbuf_r+0x98>)
 8006940:	429c      	cmp	r4, r3
 8006942:	d12a      	bne.n	800699a <__swbuf_r+0x6e>
 8006944:	686c      	ldr	r4, [r5, #4]
 8006946:	69a3      	ldr	r3, [r4, #24]
 8006948:	60a3      	str	r3, [r4, #8]
 800694a:	89a3      	ldrh	r3, [r4, #12]
 800694c:	071a      	lsls	r2, r3, #28
 800694e:	d52e      	bpl.n	80069ae <__swbuf_r+0x82>
 8006950:	6923      	ldr	r3, [r4, #16]
 8006952:	b363      	cbz	r3, 80069ae <__swbuf_r+0x82>
 8006954:	6923      	ldr	r3, [r4, #16]
 8006956:	6820      	ldr	r0, [r4, #0]
 8006958:	1ac0      	subs	r0, r0, r3
 800695a:	6963      	ldr	r3, [r4, #20]
 800695c:	b2f6      	uxtb	r6, r6
 800695e:	4298      	cmp	r0, r3
 8006960:	4637      	mov	r7, r6
 8006962:	db04      	blt.n	800696e <__swbuf_r+0x42>
 8006964:	4621      	mov	r1, r4
 8006966:	4628      	mov	r0, r5
 8006968:	f000 f928 	bl	8006bbc <_fflush_r>
 800696c:	bb28      	cbnz	r0, 80069ba <__swbuf_r+0x8e>
 800696e:	68a3      	ldr	r3, [r4, #8]
 8006970:	3b01      	subs	r3, #1
 8006972:	60a3      	str	r3, [r4, #8]
 8006974:	6823      	ldr	r3, [r4, #0]
 8006976:	1c5a      	adds	r2, r3, #1
 8006978:	6022      	str	r2, [r4, #0]
 800697a:	701e      	strb	r6, [r3, #0]
 800697c:	6963      	ldr	r3, [r4, #20]
 800697e:	3001      	adds	r0, #1
 8006980:	4298      	cmp	r0, r3
 8006982:	d004      	beq.n	800698e <__swbuf_r+0x62>
 8006984:	89a3      	ldrh	r3, [r4, #12]
 8006986:	07db      	lsls	r3, r3, #31
 8006988:	d519      	bpl.n	80069be <__swbuf_r+0x92>
 800698a:	2e0a      	cmp	r6, #10
 800698c:	d117      	bne.n	80069be <__swbuf_r+0x92>
 800698e:	4621      	mov	r1, r4
 8006990:	4628      	mov	r0, r5
 8006992:	f000 f913 	bl	8006bbc <_fflush_r>
 8006996:	b190      	cbz	r0, 80069be <__swbuf_r+0x92>
 8006998:	e00f      	b.n	80069ba <__swbuf_r+0x8e>
 800699a:	4b0b      	ldr	r3, [pc, #44]	; (80069c8 <__swbuf_r+0x9c>)
 800699c:	429c      	cmp	r4, r3
 800699e:	d101      	bne.n	80069a4 <__swbuf_r+0x78>
 80069a0:	68ac      	ldr	r4, [r5, #8]
 80069a2:	e7d0      	b.n	8006946 <__swbuf_r+0x1a>
 80069a4:	4b09      	ldr	r3, [pc, #36]	; (80069cc <__swbuf_r+0xa0>)
 80069a6:	429c      	cmp	r4, r3
 80069a8:	bf08      	it	eq
 80069aa:	68ec      	ldreq	r4, [r5, #12]
 80069ac:	e7cb      	b.n	8006946 <__swbuf_r+0x1a>
 80069ae:	4621      	mov	r1, r4
 80069b0:	4628      	mov	r0, r5
 80069b2:	f000 f80d 	bl	80069d0 <__swsetup_r>
 80069b6:	2800      	cmp	r0, #0
 80069b8:	d0cc      	beq.n	8006954 <__swbuf_r+0x28>
 80069ba:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80069be:	4638      	mov	r0, r7
 80069c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069c2:	bf00      	nop
 80069c4:	08008d20 	.word	0x08008d20
 80069c8:	08008d40 	.word	0x08008d40
 80069cc:	08008d00 	.word	0x08008d00

080069d0 <__swsetup_r>:
 80069d0:	4b32      	ldr	r3, [pc, #200]	; (8006a9c <__swsetup_r+0xcc>)
 80069d2:	b570      	push	{r4, r5, r6, lr}
 80069d4:	681d      	ldr	r5, [r3, #0]
 80069d6:	4606      	mov	r6, r0
 80069d8:	460c      	mov	r4, r1
 80069da:	b125      	cbz	r5, 80069e6 <__swsetup_r+0x16>
 80069dc:	69ab      	ldr	r3, [r5, #24]
 80069de:	b913      	cbnz	r3, 80069e6 <__swsetup_r+0x16>
 80069e0:	4628      	mov	r0, r5
 80069e2:	f000 f955 	bl	8006c90 <__sinit>
 80069e6:	4b2e      	ldr	r3, [pc, #184]	; (8006aa0 <__swsetup_r+0xd0>)
 80069e8:	429c      	cmp	r4, r3
 80069ea:	d10f      	bne.n	8006a0c <__swsetup_r+0x3c>
 80069ec:	686c      	ldr	r4, [r5, #4]
 80069ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	0715      	lsls	r5, r2, #28
 80069f6:	d42c      	bmi.n	8006a52 <__swsetup_r+0x82>
 80069f8:	06d0      	lsls	r0, r2, #27
 80069fa:	d411      	bmi.n	8006a20 <__swsetup_r+0x50>
 80069fc:	2209      	movs	r2, #9
 80069fe:	6032      	str	r2, [r6, #0]
 8006a00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a04:	81a3      	strh	r3, [r4, #12]
 8006a06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a0a:	bd70      	pop	{r4, r5, r6, pc}
 8006a0c:	4b25      	ldr	r3, [pc, #148]	; (8006aa4 <__swsetup_r+0xd4>)
 8006a0e:	429c      	cmp	r4, r3
 8006a10:	d101      	bne.n	8006a16 <__swsetup_r+0x46>
 8006a12:	68ac      	ldr	r4, [r5, #8]
 8006a14:	e7eb      	b.n	80069ee <__swsetup_r+0x1e>
 8006a16:	4b24      	ldr	r3, [pc, #144]	; (8006aa8 <__swsetup_r+0xd8>)
 8006a18:	429c      	cmp	r4, r3
 8006a1a:	bf08      	it	eq
 8006a1c:	68ec      	ldreq	r4, [r5, #12]
 8006a1e:	e7e6      	b.n	80069ee <__swsetup_r+0x1e>
 8006a20:	0751      	lsls	r1, r2, #29
 8006a22:	d512      	bpl.n	8006a4a <__swsetup_r+0x7a>
 8006a24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a26:	b141      	cbz	r1, 8006a3a <__swsetup_r+0x6a>
 8006a28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a2c:	4299      	cmp	r1, r3
 8006a2e:	d002      	beq.n	8006a36 <__swsetup_r+0x66>
 8006a30:	4630      	mov	r0, r6
 8006a32:	f000 fa1b 	bl	8006e6c <_free_r>
 8006a36:	2300      	movs	r3, #0
 8006a38:	6363      	str	r3, [r4, #52]	; 0x34
 8006a3a:	89a3      	ldrh	r3, [r4, #12]
 8006a3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a40:	81a3      	strh	r3, [r4, #12]
 8006a42:	2300      	movs	r3, #0
 8006a44:	6063      	str	r3, [r4, #4]
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	89a3      	ldrh	r3, [r4, #12]
 8006a4c:	f043 0308 	orr.w	r3, r3, #8
 8006a50:	81a3      	strh	r3, [r4, #12]
 8006a52:	6923      	ldr	r3, [r4, #16]
 8006a54:	b94b      	cbnz	r3, 8006a6a <__swsetup_r+0x9a>
 8006a56:	89a3      	ldrh	r3, [r4, #12]
 8006a58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a60:	d003      	beq.n	8006a6a <__swsetup_r+0x9a>
 8006a62:	4621      	mov	r1, r4
 8006a64:	4630      	mov	r0, r6
 8006a66:	f000 f9c1 	bl	8006dec <__smakebuf_r>
 8006a6a:	89a2      	ldrh	r2, [r4, #12]
 8006a6c:	f012 0301 	ands.w	r3, r2, #1
 8006a70:	d00c      	beq.n	8006a8c <__swsetup_r+0xbc>
 8006a72:	2300      	movs	r3, #0
 8006a74:	60a3      	str	r3, [r4, #8]
 8006a76:	6963      	ldr	r3, [r4, #20]
 8006a78:	425b      	negs	r3, r3
 8006a7a:	61a3      	str	r3, [r4, #24]
 8006a7c:	6923      	ldr	r3, [r4, #16]
 8006a7e:	b953      	cbnz	r3, 8006a96 <__swsetup_r+0xc6>
 8006a80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a84:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006a88:	d1ba      	bne.n	8006a00 <__swsetup_r+0x30>
 8006a8a:	bd70      	pop	{r4, r5, r6, pc}
 8006a8c:	0792      	lsls	r2, r2, #30
 8006a8e:	bf58      	it	pl
 8006a90:	6963      	ldrpl	r3, [r4, #20]
 8006a92:	60a3      	str	r3, [r4, #8]
 8006a94:	e7f2      	b.n	8006a7c <__swsetup_r+0xac>
 8006a96:	2000      	movs	r0, #0
 8006a98:	e7f7      	b.n	8006a8a <__swsetup_r+0xba>
 8006a9a:	bf00      	nop
 8006a9c:	20000048 	.word	0x20000048
 8006aa0:	08008d20 	.word	0x08008d20
 8006aa4:	08008d40 	.word	0x08008d40
 8006aa8:	08008d00 	.word	0x08008d00

08006aac <__sflush_r>:
 8006aac:	898a      	ldrh	r2, [r1, #12]
 8006aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	0710      	lsls	r0, r2, #28
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	d45a      	bmi.n	8006b70 <__sflush_r+0xc4>
 8006aba:	684b      	ldr	r3, [r1, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	dc05      	bgt.n	8006acc <__sflush_r+0x20>
 8006ac0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	dc02      	bgt.n	8006acc <__sflush_r+0x20>
 8006ac6:	2000      	movs	r0, #0
 8006ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006acc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ace:	2e00      	cmp	r6, #0
 8006ad0:	d0f9      	beq.n	8006ac6 <__sflush_r+0x1a>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ad8:	682f      	ldr	r7, [r5, #0]
 8006ada:	602b      	str	r3, [r5, #0]
 8006adc:	d033      	beq.n	8006b46 <__sflush_r+0x9a>
 8006ade:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ae0:	89a3      	ldrh	r3, [r4, #12]
 8006ae2:	075a      	lsls	r2, r3, #29
 8006ae4:	d505      	bpl.n	8006af2 <__sflush_r+0x46>
 8006ae6:	6863      	ldr	r3, [r4, #4]
 8006ae8:	1ac0      	subs	r0, r0, r3
 8006aea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006aec:	b10b      	cbz	r3, 8006af2 <__sflush_r+0x46>
 8006aee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006af0:	1ac0      	subs	r0, r0, r3
 8006af2:	2300      	movs	r3, #0
 8006af4:	4602      	mov	r2, r0
 8006af6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006af8:	6a21      	ldr	r1, [r4, #32]
 8006afa:	4628      	mov	r0, r5
 8006afc:	47b0      	blx	r6
 8006afe:	1c43      	adds	r3, r0, #1
 8006b00:	89a3      	ldrh	r3, [r4, #12]
 8006b02:	d106      	bne.n	8006b12 <__sflush_r+0x66>
 8006b04:	6829      	ldr	r1, [r5, #0]
 8006b06:	291d      	cmp	r1, #29
 8006b08:	d84b      	bhi.n	8006ba2 <__sflush_r+0xf6>
 8006b0a:	4a2b      	ldr	r2, [pc, #172]	; (8006bb8 <__sflush_r+0x10c>)
 8006b0c:	40ca      	lsrs	r2, r1
 8006b0e:	07d6      	lsls	r6, r2, #31
 8006b10:	d547      	bpl.n	8006ba2 <__sflush_r+0xf6>
 8006b12:	2200      	movs	r2, #0
 8006b14:	6062      	str	r2, [r4, #4]
 8006b16:	04d9      	lsls	r1, r3, #19
 8006b18:	6922      	ldr	r2, [r4, #16]
 8006b1a:	6022      	str	r2, [r4, #0]
 8006b1c:	d504      	bpl.n	8006b28 <__sflush_r+0x7c>
 8006b1e:	1c42      	adds	r2, r0, #1
 8006b20:	d101      	bne.n	8006b26 <__sflush_r+0x7a>
 8006b22:	682b      	ldr	r3, [r5, #0]
 8006b24:	b903      	cbnz	r3, 8006b28 <__sflush_r+0x7c>
 8006b26:	6560      	str	r0, [r4, #84]	; 0x54
 8006b28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b2a:	602f      	str	r7, [r5, #0]
 8006b2c:	2900      	cmp	r1, #0
 8006b2e:	d0ca      	beq.n	8006ac6 <__sflush_r+0x1a>
 8006b30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b34:	4299      	cmp	r1, r3
 8006b36:	d002      	beq.n	8006b3e <__sflush_r+0x92>
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f000 f997 	bl	8006e6c <_free_r>
 8006b3e:	2000      	movs	r0, #0
 8006b40:	6360      	str	r0, [r4, #52]	; 0x34
 8006b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b46:	6a21      	ldr	r1, [r4, #32]
 8006b48:	2301      	movs	r3, #1
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	47b0      	blx	r6
 8006b4e:	1c41      	adds	r1, r0, #1
 8006b50:	d1c6      	bne.n	8006ae0 <__sflush_r+0x34>
 8006b52:	682b      	ldr	r3, [r5, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0c3      	beq.n	8006ae0 <__sflush_r+0x34>
 8006b58:	2b1d      	cmp	r3, #29
 8006b5a:	d001      	beq.n	8006b60 <__sflush_r+0xb4>
 8006b5c:	2b16      	cmp	r3, #22
 8006b5e:	d101      	bne.n	8006b64 <__sflush_r+0xb8>
 8006b60:	602f      	str	r7, [r5, #0]
 8006b62:	e7b0      	b.n	8006ac6 <__sflush_r+0x1a>
 8006b64:	89a3      	ldrh	r3, [r4, #12]
 8006b66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b6a:	81a3      	strh	r3, [r4, #12]
 8006b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b70:	690f      	ldr	r7, [r1, #16]
 8006b72:	2f00      	cmp	r7, #0
 8006b74:	d0a7      	beq.n	8006ac6 <__sflush_r+0x1a>
 8006b76:	0793      	lsls	r3, r2, #30
 8006b78:	680e      	ldr	r6, [r1, #0]
 8006b7a:	bf08      	it	eq
 8006b7c:	694b      	ldreq	r3, [r1, #20]
 8006b7e:	600f      	str	r7, [r1, #0]
 8006b80:	bf18      	it	ne
 8006b82:	2300      	movne	r3, #0
 8006b84:	eba6 0807 	sub.w	r8, r6, r7
 8006b88:	608b      	str	r3, [r1, #8]
 8006b8a:	f1b8 0f00 	cmp.w	r8, #0
 8006b8e:	dd9a      	ble.n	8006ac6 <__sflush_r+0x1a>
 8006b90:	4643      	mov	r3, r8
 8006b92:	463a      	mov	r2, r7
 8006b94:	6a21      	ldr	r1, [r4, #32]
 8006b96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b98:	4628      	mov	r0, r5
 8006b9a:	47b0      	blx	r6
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	dc07      	bgt.n	8006bb0 <__sflush_r+0x104>
 8006ba0:	89a3      	ldrh	r3, [r4, #12]
 8006ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ba6:	81a3      	strh	r3, [r4, #12]
 8006ba8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bb0:	4407      	add	r7, r0
 8006bb2:	eba8 0800 	sub.w	r8, r8, r0
 8006bb6:	e7e8      	b.n	8006b8a <__sflush_r+0xde>
 8006bb8:	20400001 	.word	0x20400001

08006bbc <_fflush_r>:
 8006bbc:	b538      	push	{r3, r4, r5, lr}
 8006bbe:	690b      	ldr	r3, [r1, #16]
 8006bc0:	4605      	mov	r5, r0
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	b1db      	cbz	r3, 8006bfe <_fflush_r+0x42>
 8006bc6:	b118      	cbz	r0, 8006bd0 <_fflush_r+0x14>
 8006bc8:	6983      	ldr	r3, [r0, #24]
 8006bca:	b90b      	cbnz	r3, 8006bd0 <_fflush_r+0x14>
 8006bcc:	f000 f860 	bl	8006c90 <__sinit>
 8006bd0:	4b0c      	ldr	r3, [pc, #48]	; (8006c04 <_fflush_r+0x48>)
 8006bd2:	429c      	cmp	r4, r3
 8006bd4:	d109      	bne.n	8006bea <_fflush_r+0x2e>
 8006bd6:	686c      	ldr	r4, [r5, #4]
 8006bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bdc:	b17b      	cbz	r3, 8006bfe <_fflush_r+0x42>
 8006bde:	4621      	mov	r1, r4
 8006be0:	4628      	mov	r0, r5
 8006be2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006be6:	f7ff bf61 	b.w	8006aac <__sflush_r>
 8006bea:	4b07      	ldr	r3, [pc, #28]	; (8006c08 <_fflush_r+0x4c>)
 8006bec:	429c      	cmp	r4, r3
 8006bee:	d101      	bne.n	8006bf4 <_fflush_r+0x38>
 8006bf0:	68ac      	ldr	r4, [r5, #8]
 8006bf2:	e7f1      	b.n	8006bd8 <_fflush_r+0x1c>
 8006bf4:	4b05      	ldr	r3, [pc, #20]	; (8006c0c <_fflush_r+0x50>)
 8006bf6:	429c      	cmp	r4, r3
 8006bf8:	bf08      	it	eq
 8006bfa:	68ec      	ldreq	r4, [r5, #12]
 8006bfc:	e7ec      	b.n	8006bd8 <_fflush_r+0x1c>
 8006bfe:	2000      	movs	r0, #0
 8006c00:	bd38      	pop	{r3, r4, r5, pc}
 8006c02:	bf00      	nop
 8006c04:	08008d20 	.word	0x08008d20
 8006c08:	08008d40 	.word	0x08008d40
 8006c0c:	08008d00 	.word	0x08008d00

08006c10 <_cleanup_r>:
 8006c10:	4901      	ldr	r1, [pc, #4]	; (8006c18 <_cleanup_r+0x8>)
 8006c12:	f000 b8a9 	b.w	8006d68 <_fwalk_reent>
 8006c16:	bf00      	nop
 8006c18:	08006bbd 	.word	0x08006bbd

08006c1c <std.isra.0>:
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	b510      	push	{r4, lr}
 8006c20:	4604      	mov	r4, r0
 8006c22:	6003      	str	r3, [r0, #0]
 8006c24:	6043      	str	r3, [r0, #4]
 8006c26:	6083      	str	r3, [r0, #8]
 8006c28:	8181      	strh	r1, [r0, #12]
 8006c2a:	6643      	str	r3, [r0, #100]	; 0x64
 8006c2c:	81c2      	strh	r2, [r0, #14]
 8006c2e:	6103      	str	r3, [r0, #16]
 8006c30:	6143      	str	r3, [r0, #20]
 8006c32:	6183      	str	r3, [r0, #24]
 8006c34:	4619      	mov	r1, r3
 8006c36:	2208      	movs	r2, #8
 8006c38:	305c      	adds	r0, #92	; 0x5c
 8006c3a:	f7ff fdd8 	bl	80067ee <memset>
 8006c3e:	4b05      	ldr	r3, [pc, #20]	; (8006c54 <std.isra.0+0x38>)
 8006c40:	6263      	str	r3, [r4, #36]	; 0x24
 8006c42:	4b05      	ldr	r3, [pc, #20]	; (8006c58 <std.isra.0+0x3c>)
 8006c44:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c46:	4b05      	ldr	r3, [pc, #20]	; (8006c5c <std.isra.0+0x40>)
 8006c48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c4a:	4b05      	ldr	r3, [pc, #20]	; (8006c60 <std.isra.0+0x44>)
 8006c4c:	6224      	str	r4, [r4, #32]
 8006c4e:	6323      	str	r3, [r4, #48]	; 0x30
 8006c50:	bd10      	pop	{r4, pc}
 8006c52:	bf00      	nop
 8006c54:	08007591 	.word	0x08007591
 8006c58:	080075b3 	.word	0x080075b3
 8006c5c:	080075eb 	.word	0x080075eb
 8006c60:	0800760f 	.word	0x0800760f

08006c64 <__sfmoreglue>:
 8006c64:	b570      	push	{r4, r5, r6, lr}
 8006c66:	1e4a      	subs	r2, r1, #1
 8006c68:	2568      	movs	r5, #104	; 0x68
 8006c6a:	4355      	muls	r5, r2
 8006c6c:	460e      	mov	r6, r1
 8006c6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c72:	f000 f949 	bl	8006f08 <_malloc_r>
 8006c76:	4604      	mov	r4, r0
 8006c78:	b140      	cbz	r0, 8006c8c <__sfmoreglue+0x28>
 8006c7a:	2100      	movs	r1, #0
 8006c7c:	e880 0042 	stmia.w	r0, {r1, r6}
 8006c80:	300c      	adds	r0, #12
 8006c82:	60a0      	str	r0, [r4, #8]
 8006c84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c88:	f7ff fdb1 	bl	80067ee <memset>
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	bd70      	pop	{r4, r5, r6, pc}

08006c90 <__sinit>:
 8006c90:	6983      	ldr	r3, [r0, #24]
 8006c92:	b510      	push	{r4, lr}
 8006c94:	4604      	mov	r4, r0
 8006c96:	bb33      	cbnz	r3, 8006ce6 <__sinit+0x56>
 8006c98:	6483      	str	r3, [r0, #72]	; 0x48
 8006c9a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006c9c:	6503      	str	r3, [r0, #80]	; 0x50
 8006c9e:	4b12      	ldr	r3, [pc, #72]	; (8006ce8 <__sinit+0x58>)
 8006ca0:	4a12      	ldr	r2, [pc, #72]	; (8006cec <__sinit+0x5c>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	6282      	str	r2, [r0, #40]	; 0x28
 8006ca6:	4298      	cmp	r0, r3
 8006ca8:	bf04      	itt	eq
 8006caa:	2301      	moveq	r3, #1
 8006cac:	6183      	streq	r3, [r0, #24]
 8006cae:	f000 f81f 	bl	8006cf0 <__sfp>
 8006cb2:	6060      	str	r0, [r4, #4]
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	f000 f81b 	bl	8006cf0 <__sfp>
 8006cba:	60a0      	str	r0, [r4, #8]
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f000 f817 	bl	8006cf0 <__sfp>
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	60e0      	str	r0, [r4, #12]
 8006cc6:	2104      	movs	r1, #4
 8006cc8:	6860      	ldr	r0, [r4, #4]
 8006cca:	f7ff ffa7 	bl	8006c1c <std.isra.0>
 8006cce:	2201      	movs	r2, #1
 8006cd0:	2109      	movs	r1, #9
 8006cd2:	68a0      	ldr	r0, [r4, #8]
 8006cd4:	f7ff ffa2 	bl	8006c1c <std.isra.0>
 8006cd8:	2202      	movs	r2, #2
 8006cda:	2112      	movs	r1, #18
 8006cdc:	68e0      	ldr	r0, [r4, #12]
 8006cde:	f7ff ff9d 	bl	8006c1c <std.isra.0>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	61a3      	str	r3, [r4, #24]
 8006ce6:	bd10      	pop	{r4, pc}
 8006ce8:	08008d60 	.word	0x08008d60
 8006cec:	08006c11 	.word	0x08006c11

08006cf0 <__sfp>:
 8006cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf2:	4b1c      	ldr	r3, [pc, #112]	; (8006d64 <__sfp+0x74>)
 8006cf4:	681e      	ldr	r6, [r3, #0]
 8006cf6:	69b3      	ldr	r3, [r6, #24]
 8006cf8:	4607      	mov	r7, r0
 8006cfa:	b913      	cbnz	r3, 8006d02 <__sfp+0x12>
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	f7ff ffc7 	bl	8006c90 <__sinit>
 8006d02:	3648      	adds	r6, #72	; 0x48
 8006d04:	68b4      	ldr	r4, [r6, #8]
 8006d06:	6873      	ldr	r3, [r6, #4]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	d503      	bpl.n	8006d14 <__sfp+0x24>
 8006d0c:	6833      	ldr	r3, [r6, #0]
 8006d0e:	b133      	cbz	r3, 8006d1e <__sfp+0x2e>
 8006d10:	6836      	ldr	r6, [r6, #0]
 8006d12:	e7f7      	b.n	8006d04 <__sfp+0x14>
 8006d14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d18:	b16d      	cbz	r5, 8006d36 <__sfp+0x46>
 8006d1a:	3468      	adds	r4, #104	; 0x68
 8006d1c:	e7f4      	b.n	8006d08 <__sfp+0x18>
 8006d1e:	2104      	movs	r1, #4
 8006d20:	4638      	mov	r0, r7
 8006d22:	f7ff ff9f 	bl	8006c64 <__sfmoreglue>
 8006d26:	6030      	str	r0, [r6, #0]
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d1f1      	bne.n	8006d10 <__sfp+0x20>
 8006d2c:	230c      	movs	r3, #12
 8006d2e:	603b      	str	r3, [r7, #0]
 8006d30:	4604      	mov	r4, r0
 8006d32:	4620      	mov	r0, r4
 8006d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d3a:	81e3      	strh	r3, [r4, #14]
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	81a3      	strh	r3, [r4, #12]
 8006d40:	6665      	str	r5, [r4, #100]	; 0x64
 8006d42:	6025      	str	r5, [r4, #0]
 8006d44:	60a5      	str	r5, [r4, #8]
 8006d46:	6065      	str	r5, [r4, #4]
 8006d48:	6125      	str	r5, [r4, #16]
 8006d4a:	6165      	str	r5, [r4, #20]
 8006d4c:	61a5      	str	r5, [r4, #24]
 8006d4e:	2208      	movs	r2, #8
 8006d50:	4629      	mov	r1, r5
 8006d52:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d56:	f7ff fd4a 	bl	80067ee <memset>
 8006d5a:	6365      	str	r5, [r4, #52]	; 0x34
 8006d5c:	63a5      	str	r5, [r4, #56]	; 0x38
 8006d5e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006d60:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006d62:	e7e6      	b.n	8006d32 <__sfp+0x42>
 8006d64:	08008d60 	.word	0x08008d60

08006d68 <_fwalk_reent>:
 8006d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d6c:	4680      	mov	r8, r0
 8006d6e:	4689      	mov	r9, r1
 8006d70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d74:	2600      	movs	r6, #0
 8006d76:	b914      	cbnz	r4, 8006d7e <_fwalk_reent+0x16>
 8006d78:	4630      	mov	r0, r6
 8006d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d7e:	68a5      	ldr	r5, [r4, #8]
 8006d80:	6867      	ldr	r7, [r4, #4]
 8006d82:	3f01      	subs	r7, #1
 8006d84:	d501      	bpl.n	8006d8a <_fwalk_reent+0x22>
 8006d86:	6824      	ldr	r4, [r4, #0]
 8006d88:	e7f5      	b.n	8006d76 <_fwalk_reent+0xe>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d907      	bls.n	8006da0 <_fwalk_reent+0x38>
 8006d90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d94:	3301      	adds	r3, #1
 8006d96:	d003      	beq.n	8006da0 <_fwalk_reent+0x38>
 8006d98:	4629      	mov	r1, r5
 8006d9a:	4640      	mov	r0, r8
 8006d9c:	47c8      	blx	r9
 8006d9e:	4306      	orrs	r6, r0
 8006da0:	3568      	adds	r5, #104	; 0x68
 8006da2:	e7ee      	b.n	8006d82 <_fwalk_reent+0x1a>

08006da4 <__swhatbuf_r>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	460e      	mov	r6, r1
 8006da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dac:	2900      	cmp	r1, #0
 8006dae:	b090      	sub	sp, #64	; 0x40
 8006db0:	4614      	mov	r4, r2
 8006db2:	461d      	mov	r5, r3
 8006db4:	da07      	bge.n	8006dc6 <__swhatbuf_r+0x22>
 8006db6:	2300      	movs	r3, #0
 8006db8:	602b      	str	r3, [r5, #0]
 8006dba:	89b3      	ldrh	r3, [r6, #12]
 8006dbc:	061a      	lsls	r2, r3, #24
 8006dbe:	d410      	bmi.n	8006de2 <__swhatbuf_r+0x3e>
 8006dc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dc4:	e00e      	b.n	8006de4 <__swhatbuf_r+0x40>
 8006dc6:	aa01      	add	r2, sp, #4
 8006dc8:	f000 fc48 	bl	800765c <_fstat_r>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	dbf2      	blt.n	8006db6 <__swhatbuf_r+0x12>
 8006dd0:	9a02      	ldr	r2, [sp, #8]
 8006dd2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006dd6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006dda:	425a      	negs	r2, r3
 8006ddc:	415a      	adcs	r2, r3
 8006dde:	602a      	str	r2, [r5, #0]
 8006de0:	e7ee      	b.n	8006dc0 <__swhatbuf_r+0x1c>
 8006de2:	2340      	movs	r3, #64	; 0x40
 8006de4:	2000      	movs	r0, #0
 8006de6:	6023      	str	r3, [r4, #0]
 8006de8:	b010      	add	sp, #64	; 0x40
 8006dea:	bd70      	pop	{r4, r5, r6, pc}

08006dec <__smakebuf_r>:
 8006dec:	898b      	ldrh	r3, [r1, #12]
 8006dee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006df0:	079d      	lsls	r5, r3, #30
 8006df2:	4606      	mov	r6, r0
 8006df4:	460c      	mov	r4, r1
 8006df6:	d507      	bpl.n	8006e08 <__smakebuf_r+0x1c>
 8006df8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006dfc:	6023      	str	r3, [r4, #0]
 8006dfe:	6123      	str	r3, [r4, #16]
 8006e00:	2301      	movs	r3, #1
 8006e02:	6163      	str	r3, [r4, #20]
 8006e04:	b002      	add	sp, #8
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
 8006e08:	ab01      	add	r3, sp, #4
 8006e0a:	466a      	mov	r2, sp
 8006e0c:	f7ff ffca 	bl	8006da4 <__swhatbuf_r>
 8006e10:	9900      	ldr	r1, [sp, #0]
 8006e12:	4605      	mov	r5, r0
 8006e14:	4630      	mov	r0, r6
 8006e16:	f000 f877 	bl	8006f08 <_malloc_r>
 8006e1a:	b948      	cbnz	r0, 8006e30 <__smakebuf_r+0x44>
 8006e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e20:	059a      	lsls	r2, r3, #22
 8006e22:	d4ef      	bmi.n	8006e04 <__smakebuf_r+0x18>
 8006e24:	f023 0303 	bic.w	r3, r3, #3
 8006e28:	f043 0302 	orr.w	r3, r3, #2
 8006e2c:	81a3      	strh	r3, [r4, #12]
 8006e2e:	e7e3      	b.n	8006df8 <__smakebuf_r+0xc>
 8006e30:	4b0d      	ldr	r3, [pc, #52]	; (8006e68 <__smakebuf_r+0x7c>)
 8006e32:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e34:	89a3      	ldrh	r3, [r4, #12]
 8006e36:	6020      	str	r0, [r4, #0]
 8006e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e3c:	81a3      	strh	r3, [r4, #12]
 8006e3e:	9b00      	ldr	r3, [sp, #0]
 8006e40:	6163      	str	r3, [r4, #20]
 8006e42:	9b01      	ldr	r3, [sp, #4]
 8006e44:	6120      	str	r0, [r4, #16]
 8006e46:	b15b      	cbz	r3, 8006e60 <__smakebuf_r+0x74>
 8006e48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f000 fc17 	bl	8007680 <_isatty_r>
 8006e52:	b128      	cbz	r0, 8006e60 <__smakebuf_r+0x74>
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	f043 0301 	orr.w	r3, r3, #1
 8006e5e:	81a3      	strh	r3, [r4, #12]
 8006e60:	89a3      	ldrh	r3, [r4, #12]
 8006e62:	431d      	orrs	r5, r3
 8006e64:	81a5      	strh	r5, [r4, #12]
 8006e66:	e7cd      	b.n	8006e04 <__smakebuf_r+0x18>
 8006e68:	08006c11 	.word	0x08006c11

08006e6c <_free_r>:
 8006e6c:	b538      	push	{r3, r4, r5, lr}
 8006e6e:	4605      	mov	r5, r0
 8006e70:	2900      	cmp	r1, #0
 8006e72:	d045      	beq.n	8006f00 <_free_r+0x94>
 8006e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e78:	1f0c      	subs	r4, r1, #4
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	bfb8      	it	lt
 8006e7e:	18e4      	addlt	r4, r4, r3
 8006e80:	f000 fc20 	bl	80076c4 <__malloc_lock>
 8006e84:	4a1f      	ldr	r2, [pc, #124]	; (8006f04 <_free_r+0x98>)
 8006e86:	6813      	ldr	r3, [r2, #0]
 8006e88:	4610      	mov	r0, r2
 8006e8a:	b933      	cbnz	r3, 8006e9a <_free_r+0x2e>
 8006e8c:	6063      	str	r3, [r4, #4]
 8006e8e:	6014      	str	r4, [r2, #0]
 8006e90:	4628      	mov	r0, r5
 8006e92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e96:	f000 bc16 	b.w	80076c6 <__malloc_unlock>
 8006e9a:	42a3      	cmp	r3, r4
 8006e9c:	d90c      	bls.n	8006eb8 <_free_r+0x4c>
 8006e9e:	6821      	ldr	r1, [r4, #0]
 8006ea0:	1862      	adds	r2, r4, r1
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	bf04      	itt	eq
 8006ea6:	681a      	ldreq	r2, [r3, #0]
 8006ea8:	685b      	ldreq	r3, [r3, #4]
 8006eaa:	6063      	str	r3, [r4, #4]
 8006eac:	bf04      	itt	eq
 8006eae:	1852      	addeq	r2, r2, r1
 8006eb0:	6022      	streq	r2, [r4, #0]
 8006eb2:	6004      	str	r4, [r0, #0]
 8006eb4:	e7ec      	b.n	8006e90 <_free_r+0x24>
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	685a      	ldr	r2, [r3, #4]
 8006eba:	b10a      	cbz	r2, 8006ec0 <_free_r+0x54>
 8006ebc:	42a2      	cmp	r2, r4
 8006ebe:	d9fa      	bls.n	8006eb6 <_free_r+0x4a>
 8006ec0:	6819      	ldr	r1, [r3, #0]
 8006ec2:	1858      	adds	r0, r3, r1
 8006ec4:	42a0      	cmp	r0, r4
 8006ec6:	d10b      	bne.n	8006ee0 <_free_r+0x74>
 8006ec8:	6820      	ldr	r0, [r4, #0]
 8006eca:	4401      	add	r1, r0
 8006ecc:	1858      	adds	r0, r3, r1
 8006ece:	4282      	cmp	r2, r0
 8006ed0:	6019      	str	r1, [r3, #0]
 8006ed2:	d1dd      	bne.n	8006e90 <_free_r+0x24>
 8006ed4:	6810      	ldr	r0, [r2, #0]
 8006ed6:	6852      	ldr	r2, [r2, #4]
 8006ed8:	605a      	str	r2, [r3, #4]
 8006eda:	4401      	add	r1, r0
 8006edc:	6019      	str	r1, [r3, #0]
 8006ede:	e7d7      	b.n	8006e90 <_free_r+0x24>
 8006ee0:	d902      	bls.n	8006ee8 <_free_r+0x7c>
 8006ee2:	230c      	movs	r3, #12
 8006ee4:	602b      	str	r3, [r5, #0]
 8006ee6:	e7d3      	b.n	8006e90 <_free_r+0x24>
 8006ee8:	6820      	ldr	r0, [r4, #0]
 8006eea:	1821      	adds	r1, r4, r0
 8006eec:	428a      	cmp	r2, r1
 8006eee:	bf04      	itt	eq
 8006ef0:	6811      	ldreq	r1, [r2, #0]
 8006ef2:	6852      	ldreq	r2, [r2, #4]
 8006ef4:	6062      	str	r2, [r4, #4]
 8006ef6:	bf04      	itt	eq
 8006ef8:	1809      	addeq	r1, r1, r0
 8006efa:	6021      	streq	r1, [r4, #0]
 8006efc:	605c      	str	r4, [r3, #4]
 8006efe:	e7c7      	b.n	8006e90 <_free_r+0x24>
 8006f00:	bd38      	pop	{r3, r4, r5, pc}
 8006f02:	bf00      	nop
 8006f04:	20006574 	.word	0x20006574

08006f08 <_malloc_r>:
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	1ccd      	adds	r5, r1, #3
 8006f0c:	f025 0503 	bic.w	r5, r5, #3
 8006f10:	3508      	adds	r5, #8
 8006f12:	2d0c      	cmp	r5, #12
 8006f14:	bf38      	it	cc
 8006f16:	250c      	movcc	r5, #12
 8006f18:	2d00      	cmp	r5, #0
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	db01      	blt.n	8006f22 <_malloc_r+0x1a>
 8006f1e:	42a9      	cmp	r1, r5
 8006f20:	d903      	bls.n	8006f2a <_malloc_r+0x22>
 8006f22:	230c      	movs	r3, #12
 8006f24:	6033      	str	r3, [r6, #0]
 8006f26:	2000      	movs	r0, #0
 8006f28:	bd70      	pop	{r4, r5, r6, pc}
 8006f2a:	f000 fbcb 	bl	80076c4 <__malloc_lock>
 8006f2e:	4a23      	ldr	r2, [pc, #140]	; (8006fbc <_malloc_r+0xb4>)
 8006f30:	6814      	ldr	r4, [r2, #0]
 8006f32:	4621      	mov	r1, r4
 8006f34:	b991      	cbnz	r1, 8006f5c <_malloc_r+0x54>
 8006f36:	4c22      	ldr	r4, [pc, #136]	; (8006fc0 <_malloc_r+0xb8>)
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	b91b      	cbnz	r3, 8006f44 <_malloc_r+0x3c>
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	f000 fb17 	bl	8007570 <_sbrk_r>
 8006f42:	6020      	str	r0, [r4, #0]
 8006f44:	4629      	mov	r1, r5
 8006f46:	4630      	mov	r0, r6
 8006f48:	f000 fb12 	bl	8007570 <_sbrk_r>
 8006f4c:	1c43      	adds	r3, r0, #1
 8006f4e:	d126      	bne.n	8006f9e <_malloc_r+0x96>
 8006f50:	230c      	movs	r3, #12
 8006f52:	6033      	str	r3, [r6, #0]
 8006f54:	4630      	mov	r0, r6
 8006f56:	f000 fbb6 	bl	80076c6 <__malloc_unlock>
 8006f5a:	e7e4      	b.n	8006f26 <_malloc_r+0x1e>
 8006f5c:	680b      	ldr	r3, [r1, #0]
 8006f5e:	1b5b      	subs	r3, r3, r5
 8006f60:	d41a      	bmi.n	8006f98 <_malloc_r+0x90>
 8006f62:	2b0b      	cmp	r3, #11
 8006f64:	d90f      	bls.n	8006f86 <_malloc_r+0x7e>
 8006f66:	600b      	str	r3, [r1, #0]
 8006f68:	50cd      	str	r5, [r1, r3]
 8006f6a:	18cc      	adds	r4, r1, r3
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f000 fbaa 	bl	80076c6 <__malloc_unlock>
 8006f72:	f104 000b 	add.w	r0, r4, #11
 8006f76:	1d23      	adds	r3, r4, #4
 8006f78:	f020 0007 	bic.w	r0, r0, #7
 8006f7c:	1ac3      	subs	r3, r0, r3
 8006f7e:	d01b      	beq.n	8006fb8 <_malloc_r+0xb0>
 8006f80:	425a      	negs	r2, r3
 8006f82:	50e2      	str	r2, [r4, r3]
 8006f84:	bd70      	pop	{r4, r5, r6, pc}
 8006f86:	428c      	cmp	r4, r1
 8006f88:	bf0d      	iteet	eq
 8006f8a:	6863      	ldreq	r3, [r4, #4]
 8006f8c:	684b      	ldrne	r3, [r1, #4]
 8006f8e:	6063      	strne	r3, [r4, #4]
 8006f90:	6013      	streq	r3, [r2, #0]
 8006f92:	bf18      	it	ne
 8006f94:	460c      	movne	r4, r1
 8006f96:	e7e9      	b.n	8006f6c <_malloc_r+0x64>
 8006f98:	460c      	mov	r4, r1
 8006f9a:	6849      	ldr	r1, [r1, #4]
 8006f9c:	e7ca      	b.n	8006f34 <_malloc_r+0x2c>
 8006f9e:	1cc4      	adds	r4, r0, #3
 8006fa0:	f024 0403 	bic.w	r4, r4, #3
 8006fa4:	42a0      	cmp	r0, r4
 8006fa6:	d005      	beq.n	8006fb4 <_malloc_r+0xac>
 8006fa8:	1a21      	subs	r1, r4, r0
 8006faa:	4630      	mov	r0, r6
 8006fac:	f000 fae0 	bl	8007570 <_sbrk_r>
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	d0cd      	beq.n	8006f50 <_malloc_r+0x48>
 8006fb4:	6025      	str	r5, [r4, #0]
 8006fb6:	e7d9      	b.n	8006f6c <_malloc_r+0x64>
 8006fb8:	bd70      	pop	{r4, r5, r6, pc}
 8006fba:	bf00      	nop
 8006fbc:	20006574 	.word	0x20006574
 8006fc0:	20006578 	.word	0x20006578

08006fc4 <__sfputc_r>:
 8006fc4:	6893      	ldr	r3, [r2, #8]
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	b410      	push	{r4}
 8006fcc:	6093      	str	r3, [r2, #8]
 8006fce:	da09      	bge.n	8006fe4 <__sfputc_r+0x20>
 8006fd0:	6994      	ldr	r4, [r2, #24]
 8006fd2:	42a3      	cmp	r3, r4
 8006fd4:	db02      	blt.n	8006fdc <__sfputc_r+0x18>
 8006fd6:	b2cb      	uxtb	r3, r1
 8006fd8:	2b0a      	cmp	r3, #10
 8006fda:	d103      	bne.n	8006fe4 <__sfputc_r+0x20>
 8006fdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fe0:	f7ff bca4 	b.w	800692c <__swbuf_r>
 8006fe4:	6813      	ldr	r3, [r2, #0]
 8006fe6:	1c58      	adds	r0, r3, #1
 8006fe8:	6010      	str	r0, [r2, #0]
 8006fea:	7019      	strb	r1, [r3, #0]
 8006fec:	b2c8      	uxtb	r0, r1
 8006fee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <__sfputs_r>:
 8006ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	460f      	mov	r7, r1
 8006ffa:	4614      	mov	r4, r2
 8006ffc:	18d5      	adds	r5, r2, r3
 8006ffe:	42ac      	cmp	r4, r5
 8007000:	d101      	bne.n	8007006 <__sfputs_r+0x12>
 8007002:	2000      	movs	r0, #0
 8007004:	e007      	b.n	8007016 <__sfputs_r+0x22>
 8007006:	463a      	mov	r2, r7
 8007008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800700c:	4630      	mov	r0, r6
 800700e:	f7ff ffd9 	bl	8006fc4 <__sfputc_r>
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	d1f3      	bne.n	8006ffe <__sfputs_r+0xa>
 8007016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007018 <_vfiprintf_r>:
 8007018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	b09d      	sub	sp, #116	; 0x74
 800701e:	460c      	mov	r4, r1
 8007020:	4617      	mov	r7, r2
 8007022:	9303      	str	r3, [sp, #12]
 8007024:	4606      	mov	r6, r0
 8007026:	b118      	cbz	r0, 8007030 <_vfiprintf_r+0x18>
 8007028:	6983      	ldr	r3, [r0, #24]
 800702a:	b90b      	cbnz	r3, 8007030 <_vfiprintf_r+0x18>
 800702c:	f7ff fe30 	bl	8006c90 <__sinit>
 8007030:	4b7c      	ldr	r3, [pc, #496]	; (8007224 <_vfiprintf_r+0x20c>)
 8007032:	429c      	cmp	r4, r3
 8007034:	d157      	bne.n	80070e6 <_vfiprintf_r+0xce>
 8007036:	6874      	ldr	r4, [r6, #4]
 8007038:	89a3      	ldrh	r3, [r4, #12]
 800703a:	0718      	lsls	r0, r3, #28
 800703c:	d55d      	bpl.n	80070fa <_vfiprintf_r+0xe2>
 800703e:	6923      	ldr	r3, [r4, #16]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d05a      	beq.n	80070fa <_vfiprintf_r+0xe2>
 8007044:	2300      	movs	r3, #0
 8007046:	9309      	str	r3, [sp, #36]	; 0x24
 8007048:	2320      	movs	r3, #32
 800704a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800704e:	2330      	movs	r3, #48	; 0x30
 8007050:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007054:	f04f 0b01 	mov.w	fp, #1
 8007058:	46b8      	mov	r8, r7
 800705a:	4645      	mov	r5, r8
 800705c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d155      	bne.n	8007110 <_vfiprintf_r+0xf8>
 8007064:	ebb8 0a07 	subs.w	sl, r8, r7
 8007068:	d00b      	beq.n	8007082 <_vfiprintf_r+0x6a>
 800706a:	4653      	mov	r3, sl
 800706c:	463a      	mov	r2, r7
 800706e:	4621      	mov	r1, r4
 8007070:	4630      	mov	r0, r6
 8007072:	f7ff ffbf 	bl	8006ff4 <__sfputs_r>
 8007076:	3001      	adds	r0, #1
 8007078:	f000 80c4 	beq.w	8007204 <_vfiprintf_r+0x1ec>
 800707c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800707e:	4453      	add	r3, sl
 8007080:	9309      	str	r3, [sp, #36]	; 0x24
 8007082:	f898 3000 	ldrb.w	r3, [r8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	f000 80bc 	beq.w	8007204 <_vfiprintf_r+0x1ec>
 800708c:	2300      	movs	r3, #0
 800708e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007092:	9304      	str	r3, [sp, #16]
 8007094:	9307      	str	r3, [sp, #28]
 8007096:	9205      	str	r2, [sp, #20]
 8007098:	9306      	str	r3, [sp, #24]
 800709a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800709e:	931a      	str	r3, [sp, #104]	; 0x68
 80070a0:	2205      	movs	r2, #5
 80070a2:	7829      	ldrb	r1, [r5, #0]
 80070a4:	4860      	ldr	r0, [pc, #384]	; (8007228 <_vfiprintf_r+0x210>)
 80070a6:	f7f9 f8a3 	bl	80001f0 <memchr>
 80070aa:	f105 0801 	add.w	r8, r5, #1
 80070ae:	9b04      	ldr	r3, [sp, #16]
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d131      	bne.n	8007118 <_vfiprintf_r+0x100>
 80070b4:	06d9      	lsls	r1, r3, #27
 80070b6:	bf44      	itt	mi
 80070b8:	2220      	movmi	r2, #32
 80070ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80070be:	071a      	lsls	r2, r3, #28
 80070c0:	bf44      	itt	mi
 80070c2:	222b      	movmi	r2, #43	; 0x2b
 80070c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80070c8:	782a      	ldrb	r2, [r5, #0]
 80070ca:	2a2a      	cmp	r2, #42	; 0x2a
 80070cc:	d02c      	beq.n	8007128 <_vfiprintf_r+0x110>
 80070ce:	9a07      	ldr	r2, [sp, #28]
 80070d0:	2100      	movs	r1, #0
 80070d2:	200a      	movs	r0, #10
 80070d4:	46a8      	mov	r8, r5
 80070d6:	3501      	adds	r5, #1
 80070d8:	f898 3000 	ldrb.w	r3, [r8]
 80070dc:	3b30      	subs	r3, #48	; 0x30
 80070de:	2b09      	cmp	r3, #9
 80070e0:	d96d      	bls.n	80071be <_vfiprintf_r+0x1a6>
 80070e2:	b371      	cbz	r1, 8007142 <_vfiprintf_r+0x12a>
 80070e4:	e026      	b.n	8007134 <_vfiprintf_r+0x11c>
 80070e6:	4b51      	ldr	r3, [pc, #324]	; (800722c <_vfiprintf_r+0x214>)
 80070e8:	429c      	cmp	r4, r3
 80070ea:	d101      	bne.n	80070f0 <_vfiprintf_r+0xd8>
 80070ec:	68b4      	ldr	r4, [r6, #8]
 80070ee:	e7a3      	b.n	8007038 <_vfiprintf_r+0x20>
 80070f0:	4b4f      	ldr	r3, [pc, #316]	; (8007230 <_vfiprintf_r+0x218>)
 80070f2:	429c      	cmp	r4, r3
 80070f4:	bf08      	it	eq
 80070f6:	68f4      	ldreq	r4, [r6, #12]
 80070f8:	e79e      	b.n	8007038 <_vfiprintf_r+0x20>
 80070fa:	4621      	mov	r1, r4
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7ff fc67 	bl	80069d0 <__swsetup_r>
 8007102:	2800      	cmp	r0, #0
 8007104:	d09e      	beq.n	8007044 <_vfiprintf_r+0x2c>
 8007106:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800710a:	b01d      	add	sp, #116	; 0x74
 800710c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007110:	2b25      	cmp	r3, #37	; 0x25
 8007112:	d0a7      	beq.n	8007064 <_vfiprintf_r+0x4c>
 8007114:	46a8      	mov	r8, r5
 8007116:	e7a0      	b.n	800705a <_vfiprintf_r+0x42>
 8007118:	4a43      	ldr	r2, [pc, #268]	; (8007228 <_vfiprintf_r+0x210>)
 800711a:	1a80      	subs	r0, r0, r2
 800711c:	fa0b f000 	lsl.w	r0, fp, r0
 8007120:	4318      	orrs	r0, r3
 8007122:	9004      	str	r0, [sp, #16]
 8007124:	4645      	mov	r5, r8
 8007126:	e7bb      	b.n	80070a0 <_vfiprintf_r+0x88>
 8007128:	9a03      	ldr	r2, [sp, #12]
 800712a:	1d11      	adds	r1, r2, #4
 800712c:	6812      	ldr	r2, [r2, #0]
 800712e:	9103      	str	r1, [sp, #12]
 8007130:	2a00      	cmp	r2, #0
 8007132:	db01      	blt.n	8007138 <_vfiprintf_r+0x120>
 8007134:	9207      	str	r2, [sp, #28]
 8007136:	e004      	b.n	8007142 <_vfiprintf_r+0x12a>
 8007138:	4252      	negs	r2, r2
 800713a:	f043 0302 	orr.w	r3, r3, #2
 800713e:	9207      	str	r2, [sp, #28]
 8007140:	9304      	str	r3, [sp, #16]
 8007142:	f898 3000 	ldrb.w	r3, [r8]
 8007146:	2b2e      	cmp	r3, #46	; 0x2e
 8007148:	d110      	bne.n	800716c <_vfiprintf_r+0x154>
 800714a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800714e:	2b2a      	cmp	r3, #42	; 0x2a
 8007150:	f108 0101 	add.w	r1, r8, #1
 8007154:	d137      	bne.n	80071c6 <_vfiprintf_r+0x1ae>
 8007156:	9b03      	ldr	r3, [sp, #12]
 8007158:	1d1a      	adds	r2, r3, #4
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	9203      	str	r2, [sp, #12]
 800715e:	2b00      	cmp	r3, #0
 8007160:	bfb8      	it	lt
 8007162:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007166:	f108 0802 	add.w	r8, r8, #2
 800716a:	9305      	str	r3, [sp, #20]
 800716c:	4d31      	ldr	r5, [pc, #196]	; (8007234 <_vfiprintf_r+0x21c>)
 800716e:	f898 1000 	ldrb.w	r1, [r8]
 8007172:	2203      	movs	r2, #3
 8007174:	4628      	mov	r0, r5
 8007176:	f7f9 f83b 	bl	80001f0 <memchr>
 800717a:	b140      	cbz	r0, 800718e <_vfiprintf_r+0x176>
 800717c:	2340      	movs	r3, #64	; 0x40
 800717e:	1b40      	subs	r0, r0, r5
 8007180:	fa03 f000 	lsl.w	r0, r3, r0
 8007184:	9b04      	ldr	r3, [sp, #16]
 8007186:	4303      	orrs	r3, r0
 8007188:	9304      	str	r3, [sp, #16]
 800718a:	f108 0801 	add.w	r8, r8, #1
 800718e:	f898 1000 	ldrb.w	r1, [r8]
 8007192:	4829      	ldr	r0, [pc, #164]	; (8007238 <_vfiprintf_r+0x220>)
 8007194:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007198:	2206      	movs	r2, #6
 800719a:	f108 0701 	add.w	r7, r8, #1
 800719e:	f7f9 f827 	bl	80001f0 <memchr>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	d034      	beq.n	8007210 <_vfiprintf_r+0x1f8>
 80071a6:	4b25      	ldr	r3, [pc, #148]	; (800723c <_vfiprintf_r+0x224>)
 80071a8:	bb03      	cbnz	r3, 80071ec <_vfiprintf_r+0x1d4>
 80071aa:	9b03      	ldr	r3, [sp, #12]
 80071ac:	3307      	adds	r3, #7
 80071ae:	f023 0307 	bic.w	r3, r3, #7
 80071b2:	3308      	adds	r3, #8
 80071b4:	9303      	str	r3, [sp, #12]
 80071b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071b8:	444b      	add	r3, r9
 80071ba:	9309      	str	r3, [sp, #36]	; 0x24
 80071bc:	e74c      	b.n	8007058 <_vfiprintf_r+0x40>
 80071be:	fb00 3202 	mla	r2, r0, r2, r3
 80071c2:	2101      	movs	r1, #1
 80071c4:	e786      	b.n	80070d4 <_vfiprintf_r+0xbc>
 80071c6:	2300      	movs	r3, #0
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	4618      	mov	r0, r3
 80071cc:	250a      	movs	r5, #10
 80071ce:	4688      	mov	r8, r1
 80071d0:	3101      	adds	r1, #1
 80071d2:	f898 2000 	ldrb.w	r2, [r8]
 80071d6:	3a30      	subs	r2, #48	; 0x30
 80071d8:	2a09      	cmp	r2, #9
 80071da:	d903      	bls.n	80071e4 <_vfiprintf_r+0x1cc>
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d0c5      	beq.n	800716c <_vfiprintf_r+0x154>
 80071e0:	9005      	str	r0, [sp, #20]
 80071e2:	e7c3      	b.n	800716c <_vfiprintf_r+0x154>
 80071e4:	fb05 2000 	mla	r0, r5, r0, r2
 80071e8:	2301      	movs	r3, #1
 80071ea:	e7f0      	b.n	80071ce <_vfiprintf_r+0x1b6>
 80071ec:	ab03      	add	r3, sp, #12
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	4622      	mov	r2, r4
 80071f2:	4b13      	ldr	r3, [pc, #76]	; (8007240 <_vfiprintf_r+0x228>)
 80071f4:	a904      	add	r1, sp, #16
 80071f6:	4630      	mov	r0, r6
 80071f8:	f3af 8000 	nop.w
 80071fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007200:	4681      	mov	r9, r0
 8007202:	d1d8      	bne.n	80071b6 <_vfiprintf_r+0x19e>
 8007204:	89a3      	ldrh	r3, [r4, #12]
 8007206:	065b      	lsls	r3, r3, #25
 8007208:	f53f af7d 	bmi.w	8007106 <_vfiprintf_r+0xee>
 800720c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800720e:	e77c      	b.n	800710a <_vfiprintf_r+0xf2>
 8007210:	ab03      	add	r3, sp, #12
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	4622      	mov	r2, r4
 8007216:	4b0a      	ldr	r3, [pc, #40]	; (8007240 <_vfiprintf_r+0x228>)
 8007218:	a904      	add	r1, sp, #16
 800721a:	4630      	mov	r0, r6
 800721c:	f000 f888 	bl	8007330 <_printf_i>
 8007220:	e7ec      	b.n	80071fc <_vfiprintf_r+0x1e4>
 8007222:	bf00      	nop
 8007224:	08008d20 	.word	0x08008d20
 8007228:	08008d64 	.word	0x08008d64
 800722c:	08008d40 	.word	0x08008d40
 8007230:	08008d00 	.word	0x08008d00
 8007234:	08008d6a 	.word	0x08008d6a
 8007238:	08008d6e 	.word	0x08008d6e
 800723c:	00000000 	.word	0x00000000
 8007240:	08006ff5 	.word	0x08006ff5

08007244 <_printf_common>:
 8007244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007248:	4691      	mov	r9, r2
 800724a:	461f      	mov	r7, r3
 800724c:	688a      	ldr	r2, [r1, #8]
 800724e:	690b      	ldr	r3, [r1, #16]
 8007250:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007254:	4293      	cmp	r3, r2
 8007256:	bfb8      	it	lt
 8007258:	4613      	movlt	r3, r2
 800725a:	f8c9 3000 	str.w	r3, [r9]
 800725e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007262:	4606      	mov	r6, r0
 8007264:	460c      	mov	r4, r1
 8007266:	b112      	cbz	r2, 800726e <_printf_common+0x2a>
 8007268:	3301      	adds	r3, #1
 800726a:	f8c9 3000 	str.w	r3, [r9]
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	0699      	lsls	r1, r3, #26
 8007272:	bf42      	ittt	mi
 8007274:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007278:	3302      	addmi	r3, #2
 800727a:	f8c9 3000 	strmi.w	r3, [r9]
 800727e:	6825      	ldr	r5, [r4, #0]
 8007280:	f015 0506 	ands.w	r5, r5, #6
 8007284:	d107      	bne.n	8007296 <_printf_common+0x52>
 8007286:	f104 0a19 	add.w	sl, r4, #25
 800728a:	68e3      	ldr	r3, [r4, #12]
 800728c:	f8d9 2000 	ldr.w	r2, [r9]
 8007290:	1a9b      	subs	r3, r3, r2
 8007292:	429d      	cmp	r5, r3
 8007294:	db29      	blt.n	80072ea <_printf_common+0xa6>
 8007296:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800729a:	6822      	ldr	r2, [r4, #0]
 800729c:	3300      	adds	r3, #0
 800729e:	bf18      	it	ne
 80072a0:	2301      	movne	r3, #1
 80072a2:	0692      	lsls	r2, r2, #26
 80072a4:	d42e      	bmi.n	8007304 <_printf_common+0xc0>
 80072a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072aa:	4639      	mov	r1, r7
 80072ac:	4630      	mov	r0, r6
 80072ae:	47c0      	blx	r8
 80072b0:	3001      	adds	r0, #1
 80072b2:	d021      	beq.n	80072f8 <_printf_common+0xb4>
 80072b4:	6823      	ldr	r3, [r4, #0]
 80072b6:	68e5      	ldr	r5, [r4, #12]
 80072b8:	f8d9 2000 	ldr.w	r2, [r9]
 80072bc:	f003 0306 	and.w	r3, r3, #6
 80072c0:	2b04      	cmp	r3, #4
 80072c2:	bf08      	it	eq
 80072c4:	1aad      	subeq	r5, r5, r2
 80072c6:	68a3      	ldr	r3, [r4, #8]
 80072c8:	6922      	ldr	r2, [r4, #16]
 80072ca:	bf0c      	ite	eq
 80072cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072d0:	2500      	movne	r5, #0
 80072d2:	4293      	cmp	r3, r2
 80072d4:	bfc4      	itt	gt
 80072d6:	1a9b      	subgt	r3, r3, r2
 80072d8:	18ed      	addgt	r5, r5, r3
 80072da:	f04f 0900 	mov.w	r9, #0
 80072de:	341a      	adds	r4, #26
 80072e0:	454d      	cmp	r5, r9
 80072e2:	d11b      	bne.n	800731c <_printf_common+0xd8>
 80072e4:	2000      	movs	r0, #0
 80072e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ea:	2301      	movs	r3, #1
 80072ec:	4652      	mov	r2, sl
 80072ee:	4639      	mov	r1, r7
 80072f0:	4630      	mov	r0, r6
 80072f2:	47c0      	blx	r8
 80072f4:	3001      	adds	r0, #1
 80072f6:	d103      	bne.n	8007300 <_printf_common+0xbc>
 80072f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007300:	3501      	adds	r5, #1
 8007302:	e7c2      	b.n	800728a <_printf_common+0x46>
 8007304:	18e1      	adds	r1, r4, r3
 8007306:	1c5a      	adds	r2, r3, #1
 8007308:	2030      	movs	r0, #48	; 0x30
 800730a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800730e:	4422      	add	r2, r4
 8007310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007318:	3302      	adds	r3, #2
 800731a:	e7c4      	b.n	80072a6 <_printf_common+0x62>
 800731c:	2301      	movs	r3, #1
 800731e:	4622      	mov	r2, r4
 8007320:	4639      	mov	r1, r7
 8007322:	4630      	mov	r0, r6
 8007324:	47c0      	blx	r8
 8007326:	3001      	adds	r0, #1
 8007328:	d0e6      	beq.n	80072f8 <_printf_common+0xb4>
 800732a:	f109 0901 	add.w	r9, r9, #1
 800732e:	e7d7      	b.n	80072e0 <_printf_common+0x9c>

08007330 <_printf_i>:
 8007330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007334:	4617      	mov	r7, r2
 8007336:	7e0a      	ldrb	r2, [r1, #24]
 8007338:	b085      	sub	sp, #20
 800733a:	2a6e      	cmp	r2, #110	; 0x6e
 800733c:	4698      	mov	r8, r3
 800733e:	4606      	mov	r6, r0
 8007340:	460c      	mov	r4, r1
 8007342:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007344:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007348:	f000 80bc 	beq.w	80074c4 <_printf_i+0x194>
 800734c:	d81a      	bhi.n	8007384 <_printf_i+0x54>
 800734e:	2a63      	cmp	r2, #99	; 0x63
 8007350:	d02e      	beq.n	80073b0 <_printf_i+0x80>
 8007352:	d80a      	bhi.n	800736a <_printf_i+0x3a>
 8007354:	2a00      	cmp	r2, #0
 8007356:	f000 80c8 	beq.w	80074ea <_printf_i+0x1ba>
 800735a:	2a58      	cmp	r2, #88	; 0x58
 800735c:	f000 808a 	beq.w	8007474 <_printf_i+0x144>
 8007360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007364:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007368:	e02a      	b.n	80073c0 <_printf_i+0x90>
 800736a:	2a64      	cmp	r2, #100	; 0x64
 800736c:	d001      	beq.n	8007372 <_printf_i+0x42>
 800736e:	2a69      	cmp	r2, #105	; 0x69
 8007370:	d1f6      	bne.n	8007360 <_printf_i+0x30>
 8007372:	6821      	ldr	r1, [r4, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	f011 0f80 	tst.w	r1, #128	; 0x80
 800737a:	d023      	beq.n	80073c4 <_printf_i+0x94>
 800737c:	1d11      	adds	r1, r2, #4
 800737e:	6019      	str	r1, [r3, #0]
 8007380:	6813      	ldr	r3, [r2, #0]
 8007382:	e027      	b.n	80073d4 <_printf_i+0xa4>
 8007384:	2a73      	cmp	r2, #115	; 0x73
 8007386:	f000 80b4 	beq.w	80074f2 <_printf_i+0x1c2>
 800738a:	d808      	bhi.n	800739e <_printf_i+0x6e>
 800738c:	2a6f      	cmp	r2, #111	; 0x6f
 800738e:	d02a      	beq.n	80073e6 <_printf_i+0xb6>
 8007390:	2a70      	cmp	r2, #112	; 0x70
 8007392:	d1e5      	bne.n	8007360 <_printf_i+0x30>
 8007394:	680a      	ldr	r2, [r1, #0]
 8007396:	f042 0220 	orr.w	r2, r2, #32
 800739a:	600a      	str	r2, [r1, #0]
 800739c:	e003      	b.n	80073a6 <_printf_i+0x76>
 800739e:	2a75      	cmp	r2, #117	; 0x75
 80073a0:	d021      	beq.n	80073e6 <_printf_i+0xb6>
 80073a2:	2a78      	cmp	r2, #120	; 0x78
 80073a4:	d1dc      	bne.n	8007360 <_printf_i+0x30>
 80073a6:	2278      	movs	r2, #120	; 0x78
 80073a8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80073ac:	496e      	ldr	r1, [pc, #440]	; (8007568 <_printf_i+0x238>)
 80073ae:	e064      	b.n	800747a <_printf_i+0x14a>
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80073b6:	1d11      	adds	r1, r2, #4
 80073b8:	6019      	str	r1, [r3, #0]
 80073ba:	6813      	ldr	r3, [r2, #0]
 80073bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073c0:	2301      	movs	r3, #1
 80073c2:	e0a3      	b.n	800750c <_printf_i+0x1dc>
 80073c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80073c8:	f102 0104 	add.w	r1, r2, #4
 80073cc:	6019      	str	r1, [r3, #0]
 80073ce:	d0d7      	beq.n	8007380 <_printf_i+0x50>
 80073d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	da03      	bge.n	80073e0 <_printf_i+0xb0>
 80073d8:	222d      	movs	r2, #45	; 0x2d
 80073da:	425b      	negs	r3, r3
 80073dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80073e0:	4962      	ldr	r1, [pc, #392]	; (800756c <_printf_i+0x23c>)
 80073e2:	220a      	movs	r2, #10
 80073e4:	e017      	b.n	8007416 <_printf_i+0xe6>
 80073e6:	6820      	ldr	r0, [r4, #0]
 80073e8:	6819      	ldr	r1, [r3, #0]
 80073ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80073ee:	d003      	beq.n	80073f8 <_printf_i+0xc8>
 80073f0:	1d08      	adds	r0, r1, #4
 80073f2:	6018      	str	r0, [r3, #0]
 80073f4:	680b      	ldr	r3, [r1, #0]
 80073f6:	e006      	b.n	8007406 <_printf_i+0xd6>
 80073f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073fc:	f101 0004 	add.w	r0, r1, #4
 8007400:	6018      	str	r0, [r3, #0]
 8007402:	d0f7      	beq.n	80073f4 <_printf_i+0xc4>
 8007404:	880b      	ldrh	r3, [r1, #0]
 8007406:	4959      	ldr	r1, [pc, #356]	; (800756c <_printf_i+0x23c>)
 8007408:	2a6f      	cmp	r2, #111	; 0x6f
 800740a:	bf14      	ite	ne
 800740c:	220a      	movne	r2, #10
 800740e:	2208      	moveq	r2, #8
 8007410:	2000      	movs	r0, #0
 8007412:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007416:	6865      	ldr	r5, [r4, #4]
 8007418:	60a5      	str	r5, [r4, #8]
 800741a:	2d00      	cmp	r5, #0
 800741c:	f2c0 809c 	blt.w	8007558 <_printf_i+0x228>
 8007420:	6820      	ldr	r0, [r4, #0]
 8007422:	f020 0004 	bic.w	r0, r0, #4
 8007426:	6020      	str	r0, [r4, #0]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d13f      	bne.n	80074ac <_printf_i+0x17c>
 800742c:	2d00      	cmp	r5, #0
 800742e:	f040 8095 	bne.w	800755c <_printf_i+0x22c>
 8007432:	4675      	mov	r5, lr
 8007434:	2a08      	cmp	r2, #8
 8007436:	d10b      	bne.n	8007450 <_printf_i+0x120>
 8007438:	6823      	ldr	r3, [r4, #0]
 800743a:	07da      	lsls	r2, r3, #31
 800743c:	d508      	bpl.n	8007450 <_printf_i+0x120>
 800743e:	6923      	ldr	r3, [r4, #16]
 8007440:	6862      	ldr	r2, [r4, #4]
 8007442:	429a      	cmp	r2, r3
 8007444:	bfde      	ittt	le
 8007446:	2330      	movle	r3, #48	; 0x30
 8007448:	f805 3c01 	strble.w	r3, [r5, #-1]
 800744c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007450:	ebae 0305 	sub.w	r3, lr, r5
 8007454:	6123      	str	r3, [r4, #16]
 8007456:	f8cd 8000 	str.w	r8, [sp]
 800745a:	463b      	mov	r3, r7
 800745c:	aa03      	add	r2, sp, #12
 800745e:	4621      	mov	r1, r4
 8007460:	4630      	mov	r0, r6
 8007462:	f7ff feef 	bl	8007244 <_printf_common>
 8007466:	3001      	adds	r0, #1
 8007468:	d155      	bne.n	8007516 <_printf_i+0x1e6>
 800746a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800746e:	b005      	add	sp, #20
 8007470:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007474:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007478:	493c      	ldr	r1, [pc, #240]	; (800756c <_printf_i+0x23c>)
 800747a:	6822      	ldr	r2, [r4, #0]
 800747c:	6818      	ldr	r0, [r3, #0]
 800747e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007482:	f100 0504 	add.w	r5, r0, #4
 8007486:	601d      	str	r5, [r3, #0]
 8007488:	d001      	beq.n	800748e <_printf_i+0x15e>
 800748a:	6803      	ldr	r3, [r0, #0]
 800748c:	e002      	b.n	8007494 <_printf_i+0x164>
 800748e:	0655      	lsls	r5, r2, #25
 8007490:	d5fb      	bpl.n	800748a <_printf_i+0x15a>
 8007492:	8803      	ldrh	r3, [r0, #0]
 8007494:	07d0      	lsls	r0, r2, #31
 8007496:	bf44      	itt	mi
 8007498:	f042 0220 	orrmi.w	r2, r2, #32
 800749c:	6022      	strmi	r2, [r4, #0]
 800749e:	b91b      	cbnz	r3, 80074a8 <_printf_i+0x178>
 80074a0:	6822      	ldr	r2, [r4, #0]
 80074a2:	f022 0220 	bic.w	r2, r2, #32
 80074a6:	6022      	str	r2, [r4, #0]
 80074a8:	2210      	movs	r2, #16
 80074aa:	e7b1      	b.n	8007410 <_printf_i+0xe0>
 80074ac:	4675      	mov	r5, lr
 80074ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80074b2:	fb02 3310 	mls	r3, r2, r0, r3
 80074b6:	5ccb      	ldrb	r3, [r1, r3]
 80074b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80074bc:	4603      	mov	r3, r0
 80074be:	2800      	cmp	r0, #0
 80074c0:	d1f5      	bne.n	80074ae <_printf_i+0x17e>
 80074c2:	e7b7      	b.n	8007434 <_printf_i+0x104>
 80074c4:	6808      	ldr	r0, [r1, #0]
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	6949      	ldr	r1, [r1, #20]
 80074ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 80074ce:	d004      	beq.n	80074da <_printf_i+0x1aa>
 80074d0:	1d10      	adds	r0, r2, #4
 80074d2:	6018      	str	r0, [r3, #0]
 80074d4:	6813      	ldr	r3, [r2, #0]
 80074d6:	6019      	str	r1, [r3, #0]
 80074d8:	e007      	b.n	80074ea <_printf_i+0x1ba>
 80074da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074de:	f102 0004 	add.w	r0, r2, #4
 80074e2:	6018      	str	r0, [r3, #0]
 80074e4:	6813      	ldr	r3, [r2, #0]
 80074e6:	d0f6      	beq.n	80074d6 <_printf_i+0x1a6>
 80074e8:	8019      	strh	r1, [r3, #0]
 80074ea:	2300      	movs	r3, #0
 80074ec:	6123      	str	r3, [r4, #16]
 80074ee:	4675      	mov	r5, lr
 80074f0:	e7b1      	b.n	8007456 <_printf_i+0x126>
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	1d11      	adds	r1, r2, #4
 80074f6:	6019      	str	r1, [r3, #0]
 80074f8:	6815      	ldr	r5, [r2, #0]
 80074fa:	6862      	ldr	r2, [r4, #4]
 80074fc:	2100      	movs	r1, #0
 80074fe:	4628      	mov	r0, r5
 8007500:	f7f8 fe76 	bl	80001f0 <memchr>
 8007504:	b108      	cbz	r0, 800750a <_printf_i+0x1da>
 8007506:	1b40      	subs	r0, r0, r5
 8007508:	6060      	str	r0, [r4, #4]
 800750a:	6863      	ldr	r3, [r4, #4]
 800750c:	6123      	str	r3, [r4, #16]
 800750e:	2300      	movs	r3, #0
 8007510:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007514:	e79f      	b.n	8007456 <_printf_i+0x126>
 8007516:	6923      	ldr	r3, [r4, #16]
 8007518:	462a      	mov	r2, r5
 800751a:	4639      	mov	r1, r7
 800751c:	4630      	mov	r0, r6
 800751e:	47c0      	blx	r8
 8007520:	3001      	adds	r0, #1
 8007522:	d0a2      	beq.n	800746a <_printf_i+0x13a>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	079b      	lsls	r3, r3, #30
 8007528:	d507      	bpl.n	800753a <_printf_i+0x20a>
 800752a:	2500      	movs	r5, #0
 800752c:	f104 0919 	add.w	r9, r4, #25
 8007530:	68e3      	ldr	r3, [r4, #12]
 8007532:	9a03      	ldr	r2, [sp, #12]
 8007534:	1a9b      	subs	r3, r3, r2
 8007536:	429d      	cmp	r5, r3
 8007538:	db05      	blt.n	8007546 <_printf_i+0x216>
 800753a:	68e0      	ldr	r0, [r4, #12]
 800753c:	9b03      	ldr	r3, [sp, #12]
 800753e:	4298      	cmp	r0, r3
 8007540:	bfb8      	it	lt
 8007542:	4618      	movlt	r0, r3
 8007544:	e793      	b.n	800746e <_printf_i+0x13e>
 8007546:	2301      	movs	r3, #1
 8007548:	464a      	mov	r2, r9
 800754a:	4639      	mov	r1, r7
 800754c:	4630      	mov	r0, r6
 800754e:	47c0      	blx	r8
 8007550:	3001      	adds	r0, #1
 8007552:	d08a      	beq.n	800746a <_printf_i+0x13a>
 8007554:	3501      	adds	r5, #1
 8007556:	e7eb      	b.n	8007530 <_printf_i+0x200>
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1a7      	bne.n	80074ac <_printf_i+0x17c>
 800755c:	780b      	ldrb	r3, [r1, #0]
 800755e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007562:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007566:	e765      	b.n	8007434 <_printf_i+0x104>
 8007568:	08008d86 	.word	0x08008d86
 800756c:	08008d75 	.word	0x08008d75

08007570 <_sbrk_r>:
 8007570:	b538      	push	{r3, r4, r5, lr}
 8007572:	4c06      	ldr	r4, [pc, #24]	; (800758c <_sbrk_r+0x1c>)
 8007574:	2300      	movs	r3, #0
 8007576:	4605      	mov	r5, r0
 8007578:	4608      	mov	r0, r1
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	f000 f8de 	bl	800773c <_sbrk>
 8007580:	1c43      	adds	r3, r0, #1
 8007582:	d102      	bne.n	800758a <_sbrk_r+0x1a>
 8007584:	6823      	ldr	r3, [r4, #0]
 8007586:	b103      	cbz	r3, 800758a <_sbrk_r+0x1a>
 8007588:	602b      	str	r3, [r5, #0]
 800758a:	bd38      	pop	{r3, r4, r5, pc}
 800758c:	2001f974 	.word	0x2001f974

08007590 <__sread>:
 8007590:	b510      	push	{r4, lr}
 8007592:	460c      	mov	r4, r1
 8007594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007598:	f000 f896 	bl	80076c8 <_read_r>
 800759c:	2800      	cmp	r0, #0
 800759e:	bfab      	itete	ge
 80075a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075a2:	89a3      	ldrhlt	r3, [r4, #12]
 80075a4:	181b      	addge	r3, r3, r0
 80075a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075aa:	bfac      	ite	ge
 80075ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80075ae:	81a3      	strhlt	r3, [r4, #12]
 80075b0:	bd10      	pop	{r4, pc}

080075b2 <__swrite>:
 80075b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b6:	461f      	mov	r7, r3
 80075b8:	898b      	ldrh	r3, [r1, #12]
 80075ba:	05db      	lsls	r3, r3, #23
 80075bc:	4605      	mov	r5, r0
 80075be:	460c      	mov	r4, r1
 80075c0:	4616      	mov	r6, r2
 80075c2:	d505      	bpl.n	80075d0 <__swrite+0x1e>
 80075c4:	2302      	movs	r3, #2
 80075c6:	2200      	movs	r2, #0
 80075c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075cc:	f000 f868 	bl	80076a0 <_lseek_r>
 80075d0:	89a3      	ldrh	r3, [r4, #12]
 80075d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075da:	81a3      	strh	r3, [r4, #12]
 80075dc:	4632      	mov	r2, r6
 80075de:	463b      	mov	r3, r7
 80075e0:	4628      	mov	r0, r5
 80075e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075e6:	f000 b817 	b.w	8007618 <_write_r>

080075ea <__sseek>:
 80075ea:	b510      	push	{r4, lr}
 80075ec:	460c      	mov	r4, r1
 80075ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f2:	f000 f855 	bl	80076a0 <_lseek_r>
 80075f6:	1c43      	adds	r3, r0, #1
 80075f8:	89a3      	ldrh	r3, [r4, #12]
 80075fa:	bf15      	itete	ne
 80075fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80075fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007606:	81a3      	strheq	r3, [r4, #12]
 8007608:	bf18      	it	ne
 800760a:	81a3      	strhne	r3, [r4, #12]
 800760c:	bd10      	pop	{r4, pc}

0800760e <__sclose>:
 800760e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007612:	f000 b813 	b.w	800763c <_close_r>
	...

08007618 <_write_r>:
 8007618:	b538      	push	{r3, r4, r5, lr}
 800761a:	4c07      	ldr	r4, [pc, #28]	; (8007638 <_write_r+0x20>)
 800761c:	4605      	mov	r5, r0
 800761e:	4608      	mov	r0, r1
 8007620:	4611      	mov	r1, r2
 8007622:	2200      	movs	r2, #0
 8007624:	6022      	str	r2, [r4, #0]
 8007626:	461a      	mov	r2, r3
 8007628:	f000 f896 	bl	8007758 <_write>
 800762c:	1c43      	adds	r3, r0, #1
 800762e:	d102      	bne.n	8007636 <_write_r+0x1e>
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	b103      	cbz	r3, 8007636 <_write_r+0x1e>
 8007634:	602b      	str	r3, [r5, #0]
 8007636:	bd38      	pop	{r3, r4, r5, pc}
 8007638:	2001f974 	.word	0x2001f974

0800763c <_close_r>:
 800763c:	b538      	push	{r3, r4, r5, lr}
 800763e:	4c06      	ldr	r4, [pc, #24]	; (8007658 <_close_r+0x1c>)
 8007640:	2300      	movs	r3, #0
 8007642:	4605      	mov	r5, r0
 8007644:	4608      	mov	r0, r1
 8007646:	6023      	str	r3, [r4, #0]
 8007648:	f000 f850 	bl	80076ec <_close>
 800764c:	1c43      	adds	r3, r0, #1
 800764e:	d102      	bne.n	8007656 <_close_r+0x1a>
 8007650:	6823      	ldr	r3, [r4, #0]
 8007652:	b103      	cbz	r3, 8007656 <_close_r+0x1a>
 8007654:	602b      	str	r3, [r5, #0]
 8007656:	bd38      	pop	{r3, r4, r5, pc}
 8007658:	2001f974 	.word	0x2001f974

0800765c <_fstat_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	4c07      	ldr	r4, [pc, #28]	; (800767c <_fstat_r+0x20>)
 8007660:	2300      	movs	r3, #0
 8007662:	4605      	mov	r5, r0
 8007664:	4608      	mov	r0, r1
 8007666:	4611      	mov	r1, r2
 8007668:	6023      	str	r3, [r4, #0]
 800766a:	f000 f847 	bl	80076fc <_fstat>
 800766e:	1c43      	adds	r3, r0, #1
 8007670:	d102      	bne.n	8007678 <_fstat_r+0x1c>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	b103      	cbz	r3, 8007678 <_fstat_r+0x1c>
 8007676:	602b      	str	r3, [r5, #0]
 8007678:	bd38      	pop	{r3, r4, r5, pc}
 800767a:	bf00      	nop
 800767c:	2001f974 	.word	0x2001f974

08007680 <_isatty_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4c06      	ldr	r4, [pc, #24]	; (800769c <_isatty_r+0x1c>)
 8007684:	2300      	movs	r3, #0
 8007686:	4605      	mov	r5, r0
 8007688:	4608      	mov	r0, r1
 800768a:	6023      	str	r3, [r4, #0]
 800768c:	f000 f83e 	bl	800770c <_isatty>
 8007690:	1c43      	adds	r3, r0, #1
 8007692:	d102      	bne.n	800769a <_isatty_r+0x1a>
 8007694:	6823      	ldr	r3, [r4, #0]
 8007696:	b103      	cbz	r3, 800769a <_isatty_r+0x1a>
 8007698:	602b      	str	r3, [r5, #0]
 800769a:	bd38      	pop	{r3, r4, r5, pc}
 800769c:	2001f974 	.word	0x2001f974

080076a0 <_lseek_r>:
 80076a0:	b538      	push	{r3, r4, r5, lr}
 80076a2:	4c07      	ldr	r4, [pc, #28]	; (80076c0 <_lseek_r+0x20>)
 80076a4:	4605      	mov	r5, r0
 80076a6:	4608      	mov	r0, r1
 80076a8:	4611      	mov	r1, r2
 80076aa:	2200      	movs	r2, #0
 80076ac:	6022      	str	r2, [r4, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	f000 f834 	bl	800771c <_lseek>
 80076b4:	1c43      	adds	r3, r0, #1
 80076b6:	d102      	bne.n	80076be <_lseek_r+0x1e>
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	b103      	cbz	r3, 80076be <_lseek_r+0x1e>
 80076bc:	602b      	str	r3, [r5, #0]
 80076be:	bd38      	pop	{r3, r4, r5, pc}
 80076c0:	2001f974 	.word	0x2001f974

080076c4 <__malloc_lock>:
 80076c4:	4770      	bx	lr

080076c6 <__malloc_unlock>:
 80076c6:	4770      	bx	lr

080076c8 <_read_r>:
 80076c8:	b538      	push	{r3, r4, r5, lr}
 80076ca:	4c07      	ldr	r4, [pc, #28]	; (80076e8 <_read_r+0x20>)
 80076cc:	4605      	mov	r5, r0
 80076ce:	4608      	mov	r0, r1
 80076d0:	4611      	mov	r1, r2
 80076d2:	2200      	movs	r2, #0
 80076d4:	6022      	str	r2, [r4, #0]
 80076d6:	461a      	mov	r2, r3
 80076d8:	f000 f828 	bl	800772c <_read>
 80076dc:	1c43      	adds	r3, r0, #1
 80076de:	d102      	bne.n	80076e6 <_read_r+0x1e>
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	b103      	cbz	r3, 80076e6 <_read_r+0x1e>
 80076e4:	602b      	str	r3, [r5, #0]
 80076e6:	bd38      	pop	{r3, r4, r5, pc}
 80076e8:	2001f974 	.word	0x2001f974

080076ec <_close>:
 80076ec:	4b02      	ldr	r3, [pc, #8]	; (80076f8 <_close+0xc>)
 80076ee:	2258      	movs	r2, #88	; 0x58
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076f6:	4770      	bx	lr
 80076f8:	2001f974 	.word	0x2001f974

080076fc <_fstat>:
 80076fc:	4b02      	ldr	r3, [pc, #8]	; (8007708 <_fstat+0xc>)
 80076fe:	2258      	movs	r2, #88	; 0x58
 8007700:	601a      	str	r2, [r3, #0]
 8007702:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007706:	4770      	bx	lr
 8007708:	2001f974 	.word	0x2001f974

0800770c <_isatty>:
 800770c:	4b02      	ldr	r3, [pc, #8]	; (8007718 <_isatty+0xc>)
 800770e:	2258      	movs	r2, #88	; 0x58
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	2000      	movs	r0, #0
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	2001f974 	.word	0x2001f974

0800771c <_lseek>:
 800771c:	4b02      	ldr	r3, [pc, #8]	; (8007728 <_lseek+0xc>)
 800771e:	2258      	movs	r2, #88	; 0x58
 8007720:	601a      	str	r2, [r3, #0]
 8007722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007726:	4770      	bx	lr
 8007728:	2001f974 	.word	0x2001f974

0800772c <_read>:
 800772c:	4b02      	ldr	r3, [pc, #8]	; (8007738 <_read+0xc>)
 800772e:	2258      	movs	r2, #88	; 0x58
 8007730:	601a      	str	r2, [r3, #0]
 8007732:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007736:	4770      	bx	lr
 8007738:	2001f974 	.word	0x2001f974

0800773c <_sbrk>:
 800773c:	4b04      	ldr	r3, [pc, #16]	; (8007750 <_sbrk+0x14>)
 800773e:	6819      	ldr	r1, [r3, #0]
 8007740:	4602      	mov	r2, r0
 8007742:	b909      	cbnz	r1, 8007748 <_sbrk+0xc>
 8007744:	4903      	ldr	r1, [pc, #12]	; (8007754 <_sbrk+0x18>)
 8007746:	6019      	str	r1, [r3, #0]
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	4402      	add	r2, r0
 800774c:	601a      	str	r2, [r3, #0]
 800774e:	4770      	bx	lr
 8007750:	2000657c 	.word	0x2000657c
 8007754:	2001f978 	.word	0x2001f978

08007758 <_write>:
 8007758:	4b02      	ldr	r3, [pc, #8]	; (8007764 <_write+0xc>)
 800775a:	2258      	movs	r2, #88	; 0x58
 800775c:	601a      	str	r2, [r3, #0]
 800775e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007762:	4770      	bx	lr
 8007764:	2001f974 	.word	0x2001f974

08007768 <_init>:
 8007768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776a:	bf00      	nop
 800776c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800776e:	bc08      	pop	{r3}
 8007770:	469e      	mov	lr, r3
 8007772:	4770      	bx	lr

08007774 <_fini>:
 8007774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007776:	bf00      	nop
 8007778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800777a:	bc08      	pop	{r3}
 800777c:	469e      	mov	lr, r3
 800777e:	4770      	bx	lr
