Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Thu Jan  9 11:50:07 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_methodology -file flip_flop_methodology_drc_routed.rpt -pb flip_flop_methodology_drc_routed.pb -rpx flip_flop_methodology_drc_routed.rpx
| Design       : flip_flop
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_flip_flop
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+-----------+------------------+-----------------------------+--------+
| Rule      | Severity         | Description                 | Checks |
+-----------+------------------+-----------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 1      |
+-----------+------------------+-----------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin q_r_reg/C is not reached by a timing clock
Related violations: <none>


