// Seed: 1562506252
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      1
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    output wand id_6,
    output wand id_7,
    output uwire id_8,
    input uwire id_9
);
  wor id_11;
  assign id_6 = -id_2 == 1;
  wire id_12;
  assign id_7 = 1 - 1 & id_11;
  wire id_13;
  module_0(
      id_12
  );
  wire id_14;
  nor (id_8, id_2, id_5, id_3, id_9, id_1, id_4, id_13, id_11);
  tri  id_15 = 1;
  tri0 id_16 = 1;
  always id_6 = 1;
endmodule
