Timing diagram and block diagram showing the RTL architecture of the core.
