;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -700, -600
	MOV <-9, <-448
	ADD 270, 60
	SPL 0, <332
	SPL -700, -600
	SUB @0, @2
	SUB @121, 105
	SUB @121, 105
	SUB @121, 106
	ADD <-30, 9
	SPL 0, <332
	SUB @0, @2
	MOV -1, <-20
	MOV #12, @200
	SUB #12, @200
	SUB @121, 105
	ADD 270, 60
	MOV -1, <-20
	ADD 270, 60
	SUB @121, 105
	SUB @121, 105
	SUB @0, @2
	SUB @0, @2
	ADD <-30, 9
	SUB @0, @2
	SUB @121, 103
	MOV 12, @10
	MOV 12, @10
	CMP @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @0, @2
	CMP @121, 100
	ADD 270, 60
	SUB @121, 105
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	DJN -1, @-20
	SUB @121, 103
	ADD -201, <-126
	CMP -207, <-126
	SUB 12, @10
	MOV @121, 103
	MOV -1, <-20
