// Seed: 2747730262
module module_0 (
    input wire id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output supply0 id_7,
    output wire id_8
);
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_3,
      id_3,
      id_1,
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input uwire id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7
    , id_27,
    input uwire id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri id_14,
    output tri1 id_15,
    input supply0 id_16,
    output wor id_17,
    output supply0 id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri1 id_21,
    input supply1 id_22,
    output wire id_23,
    output supply1 id_24,
    output wire id_25
);
  wire id_28;
  nor primCall (
      id_5,
      id_28,
      id_27,
      id_20,
      id_21,
      id_9,
      id_6,
      id_4,
      id_8,
      id_13,
      id_16,
      id_19,
      id_2,
      id_22,
      id_0,
      id_7
  );
  assign id_10 = 1'd0;
  module_0 modCall_1 (
      id_8,
      id_25,
      id_16,
      id_4,
      id_6,
      id_21,
      id_13,
      id_1,
      id_5
  );
endmodule
