#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  8 17:30:03 2024
# Process ID: 13384
# Current directory: E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1
# Command line: vivado.exe -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/soc_lite_top.vds
# Journal file: E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 835.066 ; gain = 234.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:67]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-13384-AdamJensen/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-13384-AdamJensen/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (2#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (3#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (4#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (5#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/alu.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'alu_op' does not match port width (12) of module 'alu' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:405]
WARNING: [Synth 8-6014] Unused sequential element inst_add_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:352]
WARNING: [Synth 8-6014] Unused sequential element inst_sub_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:353]
WARNING: [Synth 8-6014] Unused sequential element inst_slt_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:354]
WARNING: [Synth 8-6014] Unused sequential element inst_sltu_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:355]
WARNING: [Synth 8-6014] Unused sequential element inst_nor_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:356]
WARNING: [Synth 8-6014] Unused sequential element inst_and_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:357]
WARNING: [Synth 8-6014] Unused sequential element inst_or_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:358]
WARNING: [Synth 8-6014] Unused sequential element inst_xor_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:359]
WARNING: [Synth 8-6014] Unused sequential element inst_slli_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:360]
WARNING: [Synth 8-6014] Unused sequential element inst_srli_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:361]
WARNING: [Synth 8-6014] Unused sequential element inst_srai_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:362]
WARNING: [Synth 8-6014] Unused sequential element inst_addi_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:363]
WARNING: [Synth 8-6014] Unused sequential element inst_ld_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:364]
WARNING: [Synth 8-6014] Unused sequential element inst_st_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:365]
WARNING: [Synth 8-6014] Unused sequential element inst_lu12i_w_EX_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:371]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (8#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-13384-AdamJensen/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (9#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-13384-AdamJensen/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (10#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-13384-AdamJensen/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (11#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-13384-AdamJensen/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:74]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_data_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:318]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_valid_reg was removed.  [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:319]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (12#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/CONFREG/confreg.v:74]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (13#1) [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/soc_lite_top.v:67]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 911.621 ; gain = 311.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 911.621 ; gain = 311.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 911.621 ; gain = 311.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 911.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT1'. [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc:126]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT0'. [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc:127]
Finished Parsing XDC File [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1024.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for \pll.clk_pll . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/myCPU/mycpu_top.v:398]
INFO: [Synth 8-802] inferred FSM for state register 'pipe_valid_reg' in module 'mycpu_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                            00000
                 iSTATE1 |                            00010 |                            00001
                 iSTATE2 |                            00100 |                            00010
                 iSTATE3 |                            01000 |                            00011
                  iSTATE |                            10000 |                            00100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pipe_valid_reg' using encoding 'one-hot' in module 'mycpu_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mycpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
warning: Removed RAM cpu/u_regfile/rf_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element cpu/u_regfile/rf_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\cpu/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\cpu/pc_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu/inst_ID_reg_rep_bsel[9]' (FD) to 'cpu/inst_ID_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu/inst_ID_reg_rep_bsel[7]' (FD) to 'cpu/inst_ID_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu/inst_ID_reg_rep_bsel[6]' (FD) to 'cpu/inst_ID_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu/inst_ID_reg_rep_bsel[5]' (FD) to 'cpu/inst_ID_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu/inst_ID_reg_rep_bsel[8]' (FD) to 'cpu/inst_ID_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[16]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[17]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[18]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[19]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[20]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[21]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[22]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[23]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[24]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[25]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[26]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[27]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[28]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[29]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[30]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[31]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[5]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[6]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[7]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[8]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[9]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[10]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[11]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[12]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[13]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[14]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[30]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[22]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[26]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[18]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[28]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[20]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[24]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[16]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[29]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[21]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[25]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[17]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[27]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[19]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[23]' (FD) to 'i_13/cpu/rj_value_EX_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[31]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[0]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[8]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[4]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[12]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[2]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[10]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[6]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[14]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[1]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[9]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[5]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[13]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[3]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[11]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[7]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[4]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[3]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[2]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[1]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rkd_value_EX_reg[0]' (FD) to 'i_13/cpu/rj_value_EX_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_13/cpu/rj_value_EX_reg[15]' (FD) to 'i_13/cpu/rkd_value_EX_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\cpu/rkd_value_EX_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_confreg/scan_data_reg[1]' (FDR) to 'u_confreg/scan_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/scan_data_reg[0]' (FDR) to 'u_confreg/scan_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_confreg/scan_data_reg[2]' (FDR) to 'u_confreg/scan_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_confreg/scan_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_confreg/num_a_g_reg[1]' (FDR) to 'u_confreg/num_a_g_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/num_a_g_reg[2]' (FDR) to 'u_confreg/num_a_g_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/num_a_g_reg[3]' (FDR) to 'u_confreg/num_a_g_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/num_a_g_reg[4]' (FDR) to 'u_confreg/num_a_g_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/num_a_g_reg[5]' (FDR) to 'u_confreg/num_a_g_reg[6]'
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_onehot_pipe_valid_reg[4]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_onehot_pipe_valid_reg[3]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_onehot_pipe_valid_reg[2]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_onehot_pipe_valid_reg[1]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_onehot_pipe_valid_reg[0]) is unused and will be removed from module soc_lite_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |CARRY4   |    31|
|5     |LUT1     |     6|
|6     |LUT2     |    85|
|7     |LUT3     |    39|
|8     |LUT4     |    17|
|9     |LUT5     |    64|
|10    |LUT6     |   267|
|11    |FDRE     |   187|
|12    |FDSE     |    36|
|13    |IBUF     |     5|
|14    |OBUF     |    71|
+------+---------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |   874|
|2     |  cpu       |mycpu_top |   630|
|3     |    u_alu   |alu       |   154|
|4     |  u_confreg |confreg   |   101|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1024.645 ; gain = 311.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.645 ; gain = 424.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1035.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1035.590 ; gain = 737.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Code/CAcode/2024Fall_UCAS_CALAB/prj2/exp7/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 17:30:26 2024...
