Start time: 19:14:50 on Sep 14,2025
qverilog even.v 
-- Compiling module even

Top level modules:
	even
# vsim -lib work work.even -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.even(fast)
# run -all
# EVEN_NUMBER=0
# EVEN_NUMBER=2
# EVEN_NUMBER=4
# EVEN_NUMBER=6
# EVEN_NUMBER=8
# EVEN_NUMBER=10
# EVEN_NUMBER=12
# EVEN_NUMBER=14
# EVEN_NUMBER=16
# EVEN_NUMBER=18
# EVEN_NUMBER=20
#  quit -f
# End time: 19:14:51 on Sep 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
