// Seed: 45087731
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5
);
endmodule
module module_1 #(
    parameter id_12 = 32'd37
) (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wire id_3
    , id_15,
    output wire id_4,
    input supply0 id_5,
    output wire id_6,
    input wor id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    input wand id_11,
    input tri0 _id_12,
    output tri1 id_13
);
  assign id_4 = id_15;
  logic [1 : 1] id_16;
  assign id_15#(1) [~id_12] = id_12;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_11,
      id_9,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign id_10 = id_12;
endmodule
