#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000ab13d0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -10;
v0000000000b0e5e0_0 .net "Instruction", 31 0, v0000000000b08f40_0;  1 drivers
v0000000000b0cce0_0 .net "PC_Output", 63 0, v0000000000b08900_0;  1 drivers
v0000000000b0ddc0_0 .net "Result", 63 0, v0000000000ac6660_0;  1 drivers
v0000000000b0d140_0 .var "clk", 0 0;
v0000000000b0d500_0 .var "reset", 0 0;
S_0000000000a9f9e0 .scope module, "tb" "riscv" 2 9, 3 13 0, S_0000000000ab13d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "Result";
    .port_info 3 /OUTPUT 32 "Instruction";
    .port_info 4 /OUTPUT 64 "PC_Output";
v0000000000b09940_0 .net "ALUOp", 1 0, v0000000000ac53a0_0;  1 drivers
v0000000000b099e0_0 .net "ALUSrc", 0 0, v0000000000ac5bc0_0;  1 drivers
v0000000000b09a80_0 .net "Branch", 0 0, v0000000000ac4d60_0;  1 drivers
v0000000000b09bc0_0 .net "Imm_Gen", 63 0, v0000000000b0a340_0;  1 drivers
v0000000000b09ee0_0 .net "Instruction", 31 0, v0000000000b08f40_0;  alias, 1 drivers
v0000000000b09b20_0 .net "MemRead", 0 0, v0000000000ac56c0_0;  1 drivers
v0000000000b09d00_0 .net "MemWrite", 0 0, v0000000000ac5b20_0;  1 drivers
v0000000000b09da0_0 .net "MemtoReg", 0 0, v0000000000ac5800_0;  1 drivers
o0000000000ac8348 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000b0e400_0 .net "Num1", 63 0, o0000000000ac8348;  0 drivers
o0000000000ac8378 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000b0ca60_0 .net "Num2", 63 0, o0000000000ac8378;  0 drivers
v0000000000b0e4a0_0 .net "Operation", 3 0, v0000000000ac5620_0;  1 drivers
o0000000000ac8288 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000b0e720_0 .net "PC_Input", 63 0, o0000000000ac8288;  0 drivers
v0000000000b0d640_0 .net "PC_Output", 63 0, v0000000000b08900_0;  alias, 1 drivers
v0000000000b0e680_0 .net "ReadData1", 63 0, v0000000000b08a40_0;  1 drivers
v0000000000b0e040_0 .net "ReadData2", 63 0, v0000000000b09260_0;  1 drivers
v0000000000b0d780_0 .net "Read_Data", 63 0, v0000000000ac4e00_0;  1 drivers
v0000000000b0d6e0_0 .net "RegWrite", 0 0, v0000000000ac4c20_0;  1 drivers
v0000000000b0d3c0_0 .net "Result", 63 0, v0000000000ac6660_0;  alias, 1 drivers
v0000000000b0e360_0 .net "Zero", 0 0, v0000000000ac5f80_0;  1 drivers
v0000000000b0d820_0 .net *"_ivl_16", 62 0, L_0000000000b0cec0;  1 drivers
L_0000000000b23910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000b0cba0_0 .net *"_ivl_18", 0 0, L_0000000000b23910;  1 drivers
v0000000000b0d8c0_0 .net *"_ivl_7", 0 0, L_0000000000b0de60;  1 drivers
v0000000000b0e540_0 .net *"_ivl_9", 2 0, L_0000000000b0ce20;  1 drivers
v0000000000b0cc40_0 .net "branch_out", 0 0, v0000000000ac4ae0_0;  1 drivers
v0000000000b0c920_0 .net "clk", 0 0, v0000000000b0d140_0;  1 drivers
v0000000000b0cf60_0 .net "mux1", 63 0, v0000000000b09760_0;  1 drivers
v0000000000b0d960_0 .net "mux2", 63 0, v0000000000b0a0c0_0;  1 drivers
v0000000000b0d000_0 .net "mux3", 63 0, v0000000000b098a0_0;  1 drivers
o0000000000ac6e18 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000b0c9c0_0 .net "opcode", 6 0, o0000000000ac6e18;  0 drivers
v0000000000b0c880_0 .net "out1", 63 0, v0000000000ac4b80_0;  1 drivers
v0000000000b0df00_0 .net "out2", 63 0, v0000000000ac65c0_0;  1 drivers
v0000000000b0e0e0_0 .net "reset", 0 0, v0000000000b0d500_0;  1 drivers
RS_0000000000ac82b8 .resolv tri, v0000000000b09080_0, v0000000000b094e0_0;
v0000000000b0d460_0 .net8 "sum", 63 0, RS_0000000000ac82b8;  2 drivers
L_0000000000b0d0a0 .part v0000000000b08f40_0, 15, 5;
L_0000000000b0d1e0 .part v0000000000b08f40_0, 20, 5;
L_0000000000b0da00 .part v0000000000b08f40_0, 7, 5;
L_0000000000b0de60 .part v0000000000b08f40_0, 30, 1;
L_0000000000b0ce20 .part v0000000000b08f40_0, 12, 3;
L_0000000000b0dfa0 .concat [ 3 1 0 0], L_0000000000b0ce20, L_0000000000b0de60;
L_0000000000b0cec0 .part v0000000000b0a340_0, 0, 63;
L_0000000000b0e180 .concat [ 1 63 0 0], L_0000000000b23910, L_0000000000b0cec0;
S_0000000000a9fb70 .scope module, "A1" "adder" 3 139, 4 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "out";
v0000000000ac5760_0 .net "a", 63 0, v0000000000b08900_0;  alias, 1 drivers
L_0000000000b238c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ac59e0_0 .net "b", 63 0, L_0000000000b238c8;  1 drivers
v0000000000ac4b80_0 .var "out", 63 0;
E_0000000000abba70 .event edge, v0000000000ac5760_0, v0000000000ac59e0_0;
S_0000000000a9fd00 .scope module, "A2" "adder" 3 145, 4 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "out";
v0000000000ac6480_0 .net "a", 63 0, v0000000000b08900_0;  alias, 1 drivers
v0000000000ac4900_0 .net "b", 63 0, L_0000000000b0e180;  1 drivers
v0000000000ac65c0_0 .var "out", 63 0;
E_0000000000abb370 .event edge, v0000000000ac5760_0, v0000000000ac4900_0;
S_0000000000a82680 .scope module, "AC" "ALU_Control" 3 133, 5 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v0000000000ac49a0_0 .net "ALUOp", 1 0, v0000000000ac53a0_0;  alias, 1 drivers
v0000000000ac5580_0 .net "Funct", 3 0, L_0000000000b0dfa0;  1 drivers
v0000000000ac5620_0 .var "Operation", 3 0;
E_0000000000abb030 .event edge, v0000000000ac49a0_0, v0000000000ac5580_0;
S_0000000000a82810 .scope module, "ALU_Result" "ALU" 3 55, 6 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 64 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000000ac6160_0 .net "ALUOp", 3 0, v0000000000ac5620_0;  alias, 1 drivers
v0000000000ac5940_0 .net "Number1", 63 0, v0000000000b08a40_0;  alias, 1 drivers
v0000000000ac5a80_0 .net "Number2", 63 0, v0000000000b0a0c0_0;  alias, 1 drivers
v0000000000ac6660_0 .var "Result", 63 0;
v0000000000ac5f80_0 .var "Zero", 0 0;
E_0000000000abb9f0 .event edge, v0000000000ac5620_0, v0000000000ac5940_0, v0000000000ac5a80_0;
S_0000000000a829a0 .scope module, "Branch_Control" "branch" 3 75, 7 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "branch_out";
v0000000000ac4a40_0 .net "Branch", 0 0, v0000000000ac4d60_0;  alias, 1 drivers
v0000000000ac58a0_0 .net "Zero", 0 0, v0000000000ac5f80_0;  alias, 1 drivers
v0000000000ac4ae0_0 .var "branch_out", 0 0;
E_0000000000abb070 .event edge, v0000000000ac4a40_0, v0000000000ac5f80_0;
S_0000000000a5abe0 .scope module, "Controler" "Control" 3 122, 8 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000000000ac53a0_0 .var "ALUOp", 1 0;
v0000000000ac5bc0_0 .var "ALUSrc", 0 0;
v0000000000ac4d60_0 .var "Branch", 0 0;
v0000000000ac56c0_0 .var "MemRead", 0 0;
v0000000000ac5b20_0 .var "MemWrite", 0 0;
v0000000000ac5800_0 .var "MemtoReg", 0 0;
v0000000000ac5c60_0 .net "Opcode", 6 0, o0000000000ac6e18;  alias, 0 drivers
v0000000000ac4c20_0 .var "RegWrite", 0 0;
E_0000000000abbd30 .event edge, v0000000000ac5c60_0;
S_0000000000a5ad70 .scope module, "DM" "Data_Memory" 3 107, 9 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "Write_Data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 64 "Read_Data";
v0000000000ac5d00_0 .net "MemRead", 0 0, v0000000000ac56c0_0;  alias, 1 drivers
v0000000000ac5e40_0 .net "MemWrite", 0 0, v0000000000ac5b20_0;  alias, 1 drivers
v0000000000ac4cc0_0 .net "Mem_Addr", 63 0, v0000000000ac6660_0;  alias, 1 drivers
v0000000000ac5260 .array "Memory", 0 63, 63 0;
v0000000000ac4e00_0 .var "Read_Data", 63 0;
v0000000000ac6200_0 .net "Write_Data", 63 0, v0000000000b09260_0;  alias, 1 drivers
v0000000000ac5ee0_0 .net "clk", 0 0, v0000000000b0d140_0;  alias, 1 drivers
v0000000000ac62a0_0 .var/i "i", 31 0;
v0000000000ac4ea0_0 .net "reset", 0 0, v0000000000b0d500_0;  alias, 1 drivers
E_0000000000abb1b0 .event posedge, v0000000000ac5ee0_0;
v0000000000ac5260_0 .array/port v0000000000ac5260, 0;
v0000000000ac5260_1 .array/port v0000000000ac5260, 1;
v0000000000ac5260_2 .array/port v0000000000ac5260, 2;
v0000000000ac5260_3 .array/port v0000000000ac5260, 3;
E_0000000000abb1f0/0 .event edge, v0000000000ac5260_0, v0000000000ac5260_1, v0000000000ac5260_2, v0000000000ac5260_3;
v0000000000ac5260_4 .array/port v0000000000ac5260, 4;
v0000000000ac5260_5 .array/port v0000000000ac5260, 5;
v0000000000ac5260_6 .array/port v0000000000ac5260, 6;
v0000000000ac5260_7 .array/port v0000000000ac5260, 7;
E_0000000000abb1f0/1 .event edge, v0000000000ac5260_4, v0000000000ac5260_5, v0000000000ac5260_6, v0000000000ac5260_7;
v0000000000ac5260_8 .array/port v0000000000ac5260, 8;
v0000000000ac5260_9 .array/port v0000000000ac5260, 9;
v0000000000ac5260_10 .array/port v0000000000ac5260, 10;
v0000000000ac5260_11 .array/port v0000000000ac5260, 11;
E_0000000000abb1f0/2 .event edge, v0000000000ac5260_8, v0000000000ac5260_9, v0000000000ac5260_10, v0000000000ac5260_11;
v0000000000ac5260_12 .array/port v0000000000ac5260, 12;
v0000000000ac5260_13 .array/port v0000000000ac5260, 13;
v0000000000ac5260_14 .array/port v0000000000ac5260, 14;
v0000000000ac5260_15 .array/port v0000000000ac5260, 15;
E_0000000000abb1f0/3 .event edge, v0000000000ac5260_12, v0000000000ac5260_13, v0000000000ac5260_14, v0000000000ac5260_15;
v0000000000ac5260_16 .array/port v0000000000ac5260, 16;
v0000000000ac5260_17 .array/port v0000000000ac5260, 17;
v0000000000ac5260_18 .array/port v0000000000ac5260, 18;
v0000000000ac5260_19 .array/port v0000000000ac5260, 19;
E_0000000000abb1f0/4 .event edge, v0000000000ac5260_16, v0000000000ac5260_17, v0000000000ac5260_18, v0000000000ac5260_19;
v0000000000ac5260_20 .array/port v0000000000ac5260, 20;
v0000000000ac5260_21 .array/port v0000000000ac5260, 21;
v0000000000ac5260_22 .array/port v0000000000ac5260, 22;
v0000000000ac5260_23 .array/port v0000000000ac5260, 23;
E_0000000000abb1f0/5 .event edge, v0000000000ac5260_20, v0000000000ac5260_21, v0000000000ac5260_22, v0000000000ac5260_23;
v0000000000ac5260_24 .array/port v0000000000ac5260, 24;
v0000000000ac5260_25 .array/port v0000000000ac5260, 25;
v0000000000ac5260_26 .array/port v0000000000ac5260, 26;
v0000000000ac5260_27 .array/port v0000000000ac5260, 27;
E_0000000000abb1f0/6 .event edge, v0000000000ac5260_24, v0000000000ac5260_25, v0000000000ac5260_26, v0000000000ac5260_27;
v0000000000ac5260_28 .array/port v0000000000ac5260, 28;
v0000000000ac5260_29 .array/port v0000000000ac5260, 29;
v0000000000ac5260_30 .array/port v0000000000ac5260, 30;
v0000000000ac5260_31 .array/port v0000000000ac5260, 31;
E_0000000000abb1f0/7 .event edge, v0000000000ac5260_28, v0000000000ac5260_29, v0000000000ac5260_30, v0000000000ac5260_31;
v0000000000ac5260_32 .array/port v0000000000ac5260, 32;
v0000000000ac5260_33 .array/port v0000000000ac5260, 33;
v0000000000ac5260_34 .array/port v0000000000ac5260, 34;
v0000000000ac5260_35 .array/port v0000000000ac5260, 35;
E_0000000000abb1f0/8 .event edge, v0000000000ac5260_32, v0000000000ac5260_33, v0000000000ac5260_34, v0000000000ac5260_35;
v0000000000ac5260_36 .array/port v0000000000ac5260, 36;
v0000000000ac5260_37 .array/port v0000000000ac5260, 37;
v0000000000ac5260_38 .array/port v0000000000ac5260, 38;
v0000000000ac5260_39 .array/port v0000000000ac5260, 39;
E_0000000000abb1f0/9 .event edge, v0000000000ac5260_36, v0000000000ac5260_37, v0000000000ac5260_38, v0000000000ac5260_39;
v0000000000ac5260_40 .array/port v0000000000ac5260, 40;
v0000000000ac5260_41 .array/port v0000000000ac5260, 41;
v0000000000ac5260_42 .array/port v0000000000ac5260, 42;
v0000000000ac5260_43 .array/port v0000000000ac5260, 43;
E_0000000000abb1f0/10 .event edge, v0000000000ac5260_40, v0000000000ac5260_41, v0000000000ac5260_42, v0000000000ac5260_43;
v0000000000ac5260_44 .array/port v0000000000ac5260, 44;
v0000000000ac5260_45 .array/port v0000000000ac5260, 45;
v0000000000ac5260_46 .array/port v0000000000ac5260, 46;
v0000000000ac5260_47 .array/port v0000000000ac5260, 47;
E_0000000000abb1f0/11 .event edge, v0000000000ac5260_44, v0000000000ac5260_45, v0000000000ac5260_46, v0000000000ac5260_47;
v0000000000ac5260_48 .array/port v0000000000ac5260, 48;
v0000000000ac5260_49 .array/port v0000000000ac5260, 49;
v0000000000ac5260_50 .array/port v0000000000ac5260, 50;
v0000000000ac5260_51 .array/port v0000000000ac5260, 51;
E_0000000000abb1f0/12 .event edge, v0000000000ac5260_48, v0000000000ac5260_49, v0000000000ac5260_50, v0000000000ac5260_51;
v0000000000ac5260_52 .array/port v0000000000ac5260, 52;
v0000000000ac5260_53 .array/port v0000000000ac5260, 53;
v0000000000ac5260_54 .array/port v0000000000ac5260, 54;
v0000000000ac5260_55 .array/port v0000000000ac5260, 55;
E_0000000000abb1f0/13 .event edge, v0000000000ac5260_52, v0000000000ac5260_53, v0000000000ac5260_54, v0000000000ac5260_55;
v0000000000ac5260_56 .array/port v0000000000ac5260, 56;
v0000000000ac5260_57 .array/port v0000000000ac5260, 57;
v0000000000ac5260_58 .array/port v0000000000ac5260, 58;
v0000000000ac5260_59 .array/port v0000000000ac5260, 59;
E_0000000000abb1f0/14 .event edge, v0000000000ac5260_56, v0000000000ac5260_57, v0000000000ac5260_58, v0000000000ac5260_59;
v0000000000ac5260_60 .array/port v0000000000ac5260, 60;
v0000000000ac5260_61 .array/port v0000000000ac5260, 61;
v0000000000ac5260_62 .array/port v0000000000ac5260, 62;
v0000000000ac5260_63 .array/port v0000000000ac5260, 63;
E_0000000000abb1f0/15 .event edge, v0000000000ac5260_60, v0000000000ac5260_61, v0000000000ac5260_62, v0000000000ac5260_63;
E_0000000000abb1f0 .event/or E_0000000000abb1f0/0, E_0000000000abb1f0/1, E_0000000000abb1f0/2, E_0000000000abb1f0/3, E_0000000000abb1f0/4, E_0000000000abb1f0/5, E_0000000000abb1f0/6, E_0000000000abb1f0/7, E_0000000000abb1f0/8, E_0000000000abb1f0/9, E_0000000000abb1f0/10, E_0000000000abb1f0/11, E_0000000000abb1f0/12, E_0000000000abb1f0/13, E_0000000000abb1f0/14, E_0000000000abb1f0/15;
S_0000000000a5af00 .scope module, "Extension" "Imm_Gen" 3 117, 10 2 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "imm_data";
v0000000000ac5300_0 .net *"_ivl_14", 6 0, L_0000000000b0db40;  1 drivers
v0000000000ac5da0_0 .net *"_ivl_18", 3 0, L_0000000000b0dbe0;  1 drivers
v0000000000ac4f40_0 .net *"_ivl_22", 5 0, L_0000000000b0d280;  1 drivers
v0000000000ac6020_0 .net *"_ivl_26", 0 0, L_0000000000b0dc80;  1 drivers
v0000000000ac6340_0 .net *"_ivl_31", 0 0, L_0000000000b0d320;  1 drivers
v0000000000ac4fe0_0 .net *"_ivl_9", 4 0, L_0000000000b0cd80;  1 drivers
L_0000000000b23880 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ac5440_0 .net "complement0", 51 0, L_0000000000b23880;  1 drivers
L_0000000000b23838 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000000000ac5080_0 .net "complement1", 51 0, L_0000000000b23838;  1 drivers
v0000000000ac5120_0 .net "data1", 11 0, L_0000000000b0daa0;  1 drivers
v0000000000ac51c0_0 .net "data2", 11 0, L_0000000000b0d5a0;  1 drivers
v0000000000b0a020_0 .net "data3", 11 0, L_0000000000b0cb00;  1 drivers
v0000000000b0a340_0 .var "imm_data", 63 0;
v0000000000b08cc0_0 .net "instruction", 31 0, v0000000000b08f40_0;  alias, 1 drivers
v0000000000b08c20_0 .net "mode", 1 0, L_0000000000b0dd20;  1 drivers
E_0000000000abb430/0 .event edge, v0000000000b08c20_0, v0000000000b08cc0_0, v0000000000ac5120_0, v0000000000ac5080_0;
E_0000000000abb430/1 .event edge, v0000000000ac5440_0, v0000000000ac51c0_0, v0000000000b0a020_0;
E_0000000000abb430 .event/or E_0000000000abb430/0, E_0000000000abb430/1;
L_0000000000b0daa0 .part v0000000000b08f40_0, 20, 12;
L_0000000000b0cd80 .part v0000000000b08f40_0, 7, 5;
L_0000000000b0d5a0 .concat8 [ 5 7 0 0], L_0000000000b0cd80, L_0000000000b0db40;
L_0000000000b0db40 .part v0000000000b08f40_0, 25, 7;
L_0000000000b0dbe0 .part v0000000000b08f40_0, 8, 4;
L_0000000000b0d280 .part v0000000000b08f40_0, 25, 6;
L_0000000000b0dc80 .part v0000000000b08f40_0, 7, 1;
L_0000000000b0cb00 .concat8 [ 4 6 1 1], L_0000000000b0dbe0, L_0000000000b0d280, L_0000000000b0dc80, L_0000000000b0d320;
L_0000000000b0d320 .part v0000000000b08f40_0, 31, 1;
L_0000000000b0dd20 .part v0000000000b08f40_0, 5, 2;
S_0000000000a86400 .scope module, "IM" "Instruction_Memory" 3 102, 11 2 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Inst_Address";
    .port_info 1 /OUTPUT 32 "Instruction";
v0000000000b0a200_0 .net "Inst_Address", 63 0, v0000000000b08900_0;  alias, 1 drivers
v0000000000b08f40_0 .var "Instruction", 31 0;
v0000000000b0a700 .array "Mem", 0 31, 63 0;
E_0000000000abb0b0 .event edge, v0000000000ac5760_0;
S_0000000000a86590 .scope module, "Program_Counter" "PC" 3 35, 12 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC_In";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 64 "PC_Out";
v0000000000b0a2a0_0 .net "PC_In", 63 0, v0000000000b09760_0;  alias, 1 drivers
v0000000000b08900_0 .var "PC_Out", 63 0;
v0000000000b08b80_0 .net "clk", 0 0, v0000000000b0d140_0;  alias, 1 drivers
v0000000000b08860_0 .net "reset", 0 0, v0000000000b0d500_0;  alias, 1 drivers
S_0000000000a86720 .scope module, "Program_Counter1" "Soma4" 3 42, 12 19 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC_In";
    .port_info 1 /OUTPUT 64 "Sum";
v0000000000b0a480_0 .net "PC_In", 63 0, o0000000000ac8288;  alias, 0 drivers
v0000000000b09080_0 .var "Sum", 63 0;
E_0000000000abbd70 .event edge, v0000000000b0a480_0;
S_0000000000a90920 .scope module, "Program_Counter2" "PC_Next" 3 47, 12 30 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "branchAnd";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 64 "PC_Next";
v0000000000b0a160_0 .net "Number1", 63 0, o0000000000ac8348;  alias, 0 drivers
v0000000000b09e40_0 .net "Number2", 63 0, o0000000000ac8378;  alias, 0 drivers
v0000000000b094e0_0 .var "PC_Next", 63 0;
v0000000000b09800_0 .net "branchAnd", 0 0, v0000000000ac4d60_0;  alias, 1 drivers
v0000000000b0a3e0_0 .net "clk", 0 0, v0000000000b0d140_0;  alias, 1 drivers
S_0000000000a90ab0 .scope module, "Reg" "Registers" 3 63, 13 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 64 "WriteData";
    .port_info 4 /INPUT 5 "RS1";
    .port_info 5 /INPUT 5 "RS2";
    .port_info 6 /INPUT 5 "WriteRegister";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v0000000000b0a660_0 .net "RS1", 4 0, L_0000000000b0d0a0;  1 drivers
v0000000000b09c60_0 .net "RS2", 4 0, L_0000000000b0d1e0;  1 drivers
v0000000000b08a40_0 .var "ReadData1", 63 0;
v0000000000b09260_0 .var "ReadData2", 63 0;
v0000000000b089a0_0 .net "RegWrite", 0 0, v0000000000ac4c20_0;  alias, 1 drivers
v0000000000b09440 .array "Register", 0 31, 63 0;
v0000000000b08ae0_0 .net "WriteData", 63 0, v0000000000b098a0_0;  alias, 1 drivers
v0000000000b08d60_0 .net "WriteRegister", 4 0, L_0000000000b0da00;  1 drivers
v0000000000b08e00_0 .net "clk", 0 0, v0000000000b0d140_0;  alias, 1 drivers
v0000000000b09580_0 .var/i "i", 31 0;
v0000000000b0a5c0_0 .net "reset", 0 0, v0000000000b0d500_0;  alias, 1 drivers
v0000000000b09440_0 .array/port v0000000000b09440, 0;
v0000000000b09440_1 .array/port v0000000000b09440, 1;
E_0000000000abb230/0 .event edge, v0000000000ac4ea0_0, v0000000000b0a660_0, v0000000000b09440_0, v0000000000b09440_1;
v0000000000b09440_2 .array/port v0000000000b09440, 2;
v0000000000b09440_3 .array/port v0000000000b09440, 3;
v0000000000b09440_4 .array/port v0000000000b09440, 4;
v0000000000b09440_5 .array/port v0000000000b09440, 5;
E_0000000000abb230/1 .event edge, v0000000000b09440_2, v0000000000b09440_3, v0000000000b09440_4, v0000000000b09440_5;
v0000000000b09440_6 .array/port v0000000000b09440, 6;
v0000000000b09440_7 .array/port v0000000000b09440, 7;
v0000000000b09440_8 .array/port v0000000000b09440, 8;
v0000000000b09440_9 .array/port v0000000000b09440, 9;
E_0000000000abb230/2 .event edge, v0000000000b09440_6, v0000000000b09440_7, v0000000000b09440_8, v0000000000b09440_9;
v0000000000b09440_10 .array/port v0000000000b09440, 10;
v0000000000b09440_11 .array/port v0000000000b09440, 11;
v0000000000b09440_12 .array/port v0000000000b09440, 12;
v0000000000b09440_13 .array/port v0000000000b09440, 13;
E_0000000000abb230/3 .event edge, v0000000000b09440_10, v0000000000b09440_11, v0000000000b09440_12, v0000000000b09440_13;
v0000000000b09440_14 .array/port v0000000000b09440, 14;
v0000000000b09440_15 .array/port v0000000000b09440, 15;
v0000000000b09440_16 .array/port v0000000000b09440, 16;
v0000000000b09440_17 .array/port v0000000000b09440, 17;
E_0000000000abb230/4 .event edge, v0000000000b09440_14, v0000000000b09440_15, v0000000000b09440_16, v0000000000b09440_17;
v0000000000b09440_18 .array/port v0000000000b09440, 18;
v0000000000b09440_19 .array/port v0000000000b09440, 19;
v0000000000b09440_20 .array/port v0000000000b09440, 20;
v0000000000b09440_21 .array/port v0000000000b09440, 21;
E_0000000000abb230/5 .event edge, v0000000000b09440_18, v0000000000b09440_19, v0000000000b09440_20, v0000000000b09440_21;
v0000000000b09440_22 .array/port v0000000000b09440, 22;
v0000000000b09440_23 .array/port v0000000000b09440, 23;
v0000000000b09440_24 .array/port v0000000000b09440, 24;
v0000000000b09440_25 .array/port v0000000000b09440, 25;
E_0000000000abb230/6 .event edge, v0000000000b09440_22, v0000000000b09440_23, v0000000000b09440_24, v0000000000b09440_25;
v0000000000b09440_26 .array/port v0000000000b09440, 26;
v0000000000b09440_27 .array/port v0000000000b09440, 27;
v0000000000b09440_28 .array/port v0000000000b09440, 28;
v0000000000b09440_29 .array/port v0000000000b09440, 29;
E_0000000000abb230/7 .event edge, v0000000000b09440_26, v0000000000b09440_27, v0000000000b09440_28, v0000000000b09440_29;
v0000000000b09440_30 .array/port v0000000000b09440, 30;
v0000000000b09440_31 .array/port v0000000000b09440, 31;
E_0000000000abb230/8 .event edge, v0000000000b09440_30, v0000000000b09440_31, v0000000000b09c60_0;
E_0000000000abb230 .event/or E_0000000000abb230/0, E_0000000000abb230/1, E_0000000000abb230/2, E_0000000000abb230/3, E_0000000000abb230/4, E_0000000000abb230/5, E_0000000000abb230/6, E_0000000000abb230/7, E_0000000000abb230/8;
S_0000000000a90c40 .scope module, "mux_ALU" "mux" 3 88, 14 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "data_out";
v0000000000b096c0_0 .net "Number1", 63 0, v0000000000b09260_0;  alias, 1 drivers
v0000000000b08ea0_0 .net "Number2", 63 0, v0000000000b0a340_0;  alias, 1 drivers
v0000000000b0a0c0_0 .var "data_out", 63 0;
v0000000000b09620_0 .net "sel", 0 0, v0000000000ac5bc0_0;  alias, 1 drivers
E_0000000000abb270 .event edge, v0000000000ac5bc0_0, v0000000000ac6200_0, v0000000000b0a340_0;
S_0000000000a8ea80 .scope module, "mux_PC" "mux" 3 81, 14 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "data_out";
v0000000000b08fe0_0 .net "Number1", 63 0, v0000000000ac4b80_0;  alias, 1 drivers
v0000000000b09120_0 .net "Number2", 63 0, v0000000000ac65c0_0;  alias, 1 drivers
v0000000000b09760_0 .var "data_out", 63 0;
v0000000000b09f80_0 .net "sel", 0 0, v0000000000ac4ae0_0;  alias, 1 drivers
E_0000000000abb2b0 .event edge, v0000000000ac4ae0_0, v0000000000ac4b80_0, v0000000000ac65c0_0;
S_0000000000b23040 .scope module, "mux_exit" "mux" 3 95, 14 1 0, S_0000000000a9f9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "data_out";
v0000000000b091c0_0 .net "Number1", 63 0, v0000000000ac4e00_0;  alias, 1 drivers
v0000000000b09300_0 .net "Number2", 63 0, v0000000000ac6660_0;  alias, 1 drivers
v0000000000b098a0_0 .var "data_out", 63 0;
v0000000000b093a0_0 .net "sel", 0 0, v0000000000ac5800_0;  alias, 1 drivers
E_0000000000abb2f0 .event edge, v0000000000ac5800_0, v0000000000ac4e00_0, v0000000000ac6660_0;
    .scope S_0000000000a86590;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000b08900_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000000000a86590;
T_1 ;
    %wait E_0000000000abb1b0;
    %load/vec4 v0000000000b08860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000000000b08900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000b0a2a0_0;
    %assign/vec4 v0000000000b08900_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000a86720;
T_2 ;
    %wait E_0000000000abbd70;
    %load/vec4 v0000000000b0a480_0;
    %addi 4, 0, 64;
    %assign/vec4 v0000000000b09080_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a90920;
T_3 ;
    %wait E_0000000000abb1b0;
    %load/vec4 v0000000000b09800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000000b0a160_0;
    %load/vec4 v0000000000b09e40_0;
    %add;
    %assign/vec4 v0000000000b094e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000b09800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000b0a160_0;
    %addi 4, 0, 64;
    %assign/vec4 v0000000000b094e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000a82810;
T_4 ;
    %wait E_0000000000abb9f0;
    %load/vec4 v0000000000ac6160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0000000000ac5940_0;
    %load/vec4 v0000000000ac5a80_0;
    %and;
    %store/vec4 v0000000000ac6660_0, 0, 64;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0000000000ac5940_0;
    %load/vec4 v0000000000ac5a80_0;
    %or;
    %store/vec4 v0000000000ac6660_0, 0, 64;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000000000ac5940_0;
    %load/vec4 v0000000000ac5a80_0;
    %add;
    %store/vec4 v0000000000ac6660_0, 0, 64;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000000000ac5940_0;
    %load/vec4 v0000000000ac5a80_0;
    %sub;
    %store/vec4 v0000000000ac6660_0, 0, 64;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a90ab0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b09580_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000000000b09580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000000000b09580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000b09440, 0, 4;
    %load/vec4 v0000000000b09580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000b09580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000000000a90ab0;
T_6 ;
    %wait E_0000000000abb1b0;
    %load/vec4 v0000000000b089a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000000b08ae0_0;
    %load/vec4 v0000000000b08d60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000b09440, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000a90ab0;
T_7 ;
    %wait E_0000000000abb230;
    %load/vec4 v0000000000b0a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000b08a40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000b09260_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000b0a660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000b09440, 4;
    %store/vec4 v0000000000b08a40_0, 0, 64;
    %load/vec4 v0000000000b09c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000b09440, 4;
    %store/vec4 v0000000000b09260_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a829a0;
T_8 ;
    %wait E_0000000000abb070;
    %load/vec4 v0000000000ac4a40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0000000000ac58a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.3, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4ae0_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac4ae0_0, 0, 1;
T_8.4 ;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4ae0_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a8ea80;
T_9 ;
    %wait E_0000000000abb2b0;
    %load/vec4 v0000000000b09f80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000000b08fe0_0;
    %assign/vec4 v0000000000b09760_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000b09120_0;
    %assign/vec4 v0000000000b09760_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000a90c40;
T_10 ;
    %wait E_0000000000abb270;
    %load/vec4 v0000000000b09620_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000000b096c0_0;
    %assign/vec4 v0000000000b0a0c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000b08ea0_0;
    %assign/vec4 v0000000000b0a0c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b23040;
T_11 ;
    %wait E_0000000000abb2f0;
    %load/vec4 v0000000000b093a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000000000b091c0_0;
    %assign/vec4 v0000000000b098a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000b09300_0;
    %assign/vec4 v0000000000b098a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000a86400;
T_12 ;
    %vpi_call 11 11 "$readmemb", "instrucao.txt", v0000000000b0a700 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000000a86400;
T_13 ;
    %wait E_0000000000abb0b0;
    %load/vec4 v0000000000b0a200_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000000000b0a700, 4;
    %pad/u 32;
    %store/vec4 v0000000000b08f40_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000a5ad70;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ac62a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0000000000ac62a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000000000ac62a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %load/vec4 v0000000000ac62a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ac62a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0000000000a5ad70;
T_15 ;
    %wait E_0000000000abb1f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ac62a0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000000000ac62a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call 9 20 "$display", "Memory[%0d] = %0b", v0000000000ac62a0_0, &A<v0000000000ac5260, v0000000000ac62a0_0 > {0 0 0};
    %load/vec4 v0000000000ac62a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000ac62a0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 9 22 "$display", "\012" {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000a5ad70;
T_16 ;
    %wait E_0000000000abb1b0;
    %load/vec4 v0000000000ac4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 8, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 9, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 10, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 11, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 12, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 14, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 15, 0, 64;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 17, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 18, 0, 64;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 19, 0, 64;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 20, 0, 64;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 21, 0, 64;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 22, 0, 64;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 23, 0, 64;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 24, 0, 64;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 25, 0, 64;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 27, 0, 64;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 28, 0, 64;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 29, 0, 64;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 30, 0, 64;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 31, 0, 64;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %pushi/vec4 32, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000ac5e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000000000ac6200_0;
    %ix/getv 3, v0000000000ac4cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac5260, 0, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000000000ac5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/getv 4, v0000000000ac4cc0_0;
    %load/vec4a v0000000000ac5260, 4;
    %assign/vec4 v0000000000ac4e00_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000a5af00;
T_17 ;
    %wait E_0000000000abb430;
    %load/vec4 v0000000000b08c20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000000000b08cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000ac5120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 12;
    %load/vec4 v0000000000ac5080_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 52;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000000000ac5120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 12;
    %load/vec4 v0000000000ac5440_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 52;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000b08c20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0000000000b08cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0000000000ac51c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 12;
    %load/vec4 v0000000000ac5080_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 52;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000000000ac51c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 12;
    %load/vec4 v0000000000ac5440_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 52;
T_17.7 ;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0000000000b08cc0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0000000000b0a020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 12;
    %load/vec4 v0000000000ac5080_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 52;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0000000000b0a020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 12;
    %load/vec4 v0000000000ac5440_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000b0a340_0, 4, 52;
T_17.9 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000a5abe0;
T_18 ;
    %wait E_0000000000abbd30;
    %load/vec4 v0000000000ac5c60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac56c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac5800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac5b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac5bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac4c20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ac53a0_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac56c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac5800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac5b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac5bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac4c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ac53a0_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac56c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000ac5800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac5b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac5bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ac53a0_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ac4d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac56c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000ac5800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac5b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac5bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ac4c20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ac53a0_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000a82680;
T_19 ;
    %wait E_0000000000abb030;
    %load/vec4 v0000000000ac49a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.3;
T_19.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ac5620_0, 0, 4;
    %jmp T_19.3;
T_19.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000ac5620_0, 0, 4;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000000000ac5580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ac5620_0, 0, 4;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000ac5620_0, 0, 4;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ac5620_0, 0, 4;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000ac5620_0, 0, 4;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000000a9fb70;
T_20 ;
    %wait E_0000000000abba70;
    %load/vec4 v0000000000ac5760_0;
    %load/vec4 v0000000000ac59e0_0;
    %add;
    %store/vec4 v0000000000ac4b80_0, 0, 64;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000000a9fd00;
T_21 ;
    %wait E_0000000000abb370;
    %load/vec4 v0000000000ac6480_0;
    %load/vec4 v0000000000ac4900_0;
    %add;
    %store/vec4 v0000000000ac65c0_0, 0, 64;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000000ab13d0;
T_22 ;
    %vpi_call 2 21 "$dumpfile", "riscv.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000ab13d0 {0 0 0};
    %vpi_call 2 23 "$display", "teste" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b0d140_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000000000ab13d0;
T_23 ;
    %delay 100, 0;
    %load/vec4 v0000000000b0d140_0;
    %inv;
    %store/vec4 v0000000000b0d140_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./riscv.v";
    "./adder.v";
    "./ALU_Control.v";
    "./ALU.v";
    "./branch.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Imm_Gen.v";
    "./Instruction_Memory.v";
    "./PC.v";
    "./registers.v";
    "./mux.v";
