
*** Running vivado
    with args -log slave_CRC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source slave_CRC.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source slave_CRC.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.766 ; gain = 0.023 ; free physical = 239 ; free virtual = 3206
Command: link_design -top slave_CRC -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.766 ; gain = 0.000 ; free physical = 249 ; free virtual = 2934
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3243.824 ; gain = 72.031 ; free physical = 219 ; free virtual = 2476
Finished Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'button'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mosi'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio5'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio6'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio7'. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/anthony/VL53L8CX/october/SPI_master/SPI_master.srcs/constrs_1/imports/SPI_VHDL/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.824 ; gain = 0.000 ; free physical = 203 ; free virtual = 2477
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3243.824 ; gain = 128.059 ; free physical = 197 ; free virtual = 2471
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3307.855 ; gain = 64.031 ; free physical = 150 ; free virtual = 2431

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 55f2705b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3307.855 ; gain = 0.000 ; free physical = 149 ; free virtual = 2434

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 55f2705b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 320 ; free virtual = 2380
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9428cea8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 320 ; free virtual = 2381
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 90732557

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 319 ; free virtual = 2383
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 90732557

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 318 ; free virtual = 2383
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 90732557

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 318 ; free virtual = 2383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 90732557

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 326 ; free virtual = 2391
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 324 ; free virtual = 2390
Ending Logic Optimization Task | Checksum: 11589f175

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 324 ; free virtual = 2390

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11589f175

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 319 ; free virtual = 2386

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11589f175

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 319 ; free virtual = 2386

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 319 ; free virtual = 2386
Ending Netlist Obfuscation Task | Checksum: 11589f175

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.980 ; gain = 0.000 ; free physical = 319 ; free virtual = 2386
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3422.980 ; gain = 179.156 ; free physical = 319 ; free virtual = 2386
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3446.992 ; gain = 16.008 ; free physical = 305 ; free virtual = 2379
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file slave_CRC_drc_opted.rpt -pb slave_CRC_drc_opted.pb -rpx slave_CRC_drc_opted.rpx
Command: report_drc -file slave_CRC_drc_opted.rpt -pb slave_CRC_drc_opted.pb -rpx slave_CRC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 181 ; free virtual = 2262
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af0ce0a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 181 ; free virtual = 2262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 181 ; free virtual = 2262

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 42a51d93

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 211 ; free virtual = 2302

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ce405403

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 208 ; free virtual = 2309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ce405403

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 208 ; free virtual = 2309
Phase 1 Placer Initialization | Checksum: ce405403

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 208 ; free virtual = 2310

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8bdd3ec0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 237 ; free virtual = 2344

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13cd5ee7e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 250 ; free virtual = 2358

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13cd5ee7e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 248 ; free virtual = 2356

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 1 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 195 ; free virtual = 2325

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              1  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              1  |                     2  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10a7a2f7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 195 ; free virtual = 2325
Phase 2.4 Global Placement Core | Checksum: efe1b3b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 191 ; free virtual = 2323
Phase 2 Global Placement | Checksum: efe1b3b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 191 ; free virtual = 2323

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee86aa9e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 191 ; free virtual = 2323

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e505244

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 191 ; free virtual = 2323

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1511ad390

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 189 ; free virtual = 2321

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f2b80932

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 185 ; free virtual = 2318

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13947f7b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 157 ; free virtual = 2291

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 122106405

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 159 ; free virtual = 2292

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c04e837e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 158 ; free virtual = 2291

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 142cb1243

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 157 ; free virtual = 2290

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d172f25e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2333
Phase 3 Detail Placement | Checksum: 1d172f25e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2333

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e628237a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.892 | TNS=-49.847 |
Phase 1 Physical Synthesis Initialization | Checksum: 1571d9090

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 193 ; free virtual = 2328
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 224c92161

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 193 ; free virtual = 2328
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e628237a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 193 ; free virtual = 2328

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.446. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 109d4cb72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265
Phase 4.1 Post Commit Optimization | Checksum: 109d4cb72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109d4cb72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 109d4cb72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265
Phase 4.3 Placer Reporting | Checksum: 109d4cb72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 635db936

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265
Ending Placer Task | Checksum: 234a50c3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 168 ; free virtual = 2265
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 152 ; free virtual = 2252
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file slave_CRC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 155 ; free virtual = 2247
INFO: [runtcl-4] Executing : report_utilization -file slave_CRC_utilization_placed.rpt -pb slave_CRC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file slave_CRC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 160 ; free virtual = 2253
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.10s |  WALL: 0.09s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 145 ; free virtual = 2239

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.446 | TNS=-33.986 |
Phase 1 Physical Synthesis Initialization | Checksum: 1847497d8

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 144 ; free virtual = 2238
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.446 | TNS=-33.986 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1847497d8

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 144 ; free virtual = 2239

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.446 | TNS=-33.986 |
INFO: [Physopt 32-663] Processed net rx_OBUF[2].  Re-placed instance rx_buffer_reg[2]
INFO: [Physopt 32-735] Processed net rx_OBUF[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-33.854 |
INFO: [Physopt 32-663] Processed net rx_OBUF[0].  Re-placed instance rx_buffer_reg[0]
INFO: [Physopt 32-735] Processed net rx_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.410 | TNS=-33.826 |
INFO: [Physopt 32-702] Processed net rx_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net rx_buffer[3]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net rx_buffer[3]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net rx_buffer[3]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rx_buffer[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.380 | TNS=-34.738 |
INFO: [Physopt 32-710] Processed net rx_buffer[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell rx_buffer[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net rx_buffer[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.368 | TNS=-34.690 |
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net rx_buffer[3]_i_16_n_0. Rewired (signal push) rx_buffer1[22] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net rx_buffer[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.352 | TNS=-33.734 |
INFO: [Physopt 32-702] Processed net rx_buffer1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bit_counter_reg_n_0_[3].  Re-placed instance bit_counter_reg[3]
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.279 | TNS=-33.597 |
INFO: [Physopt 32-81] Processed net bit_counter_reg_n_0_[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bit_counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.272 | TNS=-36.327 |
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rx_buffer[3]_i_6_n_0_repN.  Re-placed instance rx_buffer[3]_i_6_replica_rewire
INFO: [Physopt 32-735] Processed net rx_buffer[3]_i_6_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-36.063 |
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-36.063 |
Phase 3 Critical Path Optimization | Checksum: 1847497d8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 145 ; free virtual = 2230

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-36.063 |
INFO: [Physopt 32-702] Processed net rx_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net rx_buffer[3]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net rx_buffer[3]_i_16_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rx_buffer[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-35.831 |
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_buffer[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bit_counter_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-35.831 |
Phase 4 Critical Path Optimization | Checksum: 1847497d8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:08 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2253
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2253
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.206 | TNS=-35.831 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.240  |         -1.845  |            3  |              0  |                     9  |           0  |           2  |  00:00:08  |
|  Total          |          0.240  |         -1.845  |            3  |              0  |                     9  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2253
Ending Physical Synthesis Task | Checksum: 19f90e9e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:08 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2253
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 199 ; free virtual = 2253
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 196 ; free virtual = 2252
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d8270271 ConstDB: 0 ShapeSum: 2147b574 RouteDB: 0
Post Restoration Checksum: NetGraph: 37b801af NumContArr: 30fd5466 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 68b55615

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 317 ; free virtual = 2274

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 68b55615

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 286 ; free virtual = 2250

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 68b55615

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 286 ; free virtual = 2251
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10d0a0676

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 276 ; free virtual = 2244
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.223 | TNS=-32.907| WHS=-0.071 | THS=-0.538 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 227
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 226
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1be2bca24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 272 ; free virtual = 2240

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1be2bca24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 272 ; free virtual = 2240
Phase 3 Initial Routing | Checksum: 144d0aba9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 270 ; free virtual = 2245
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+===========================+
| Launch Setup Clock | Launch Hold Clock  | Pin                       |
+====================+====================+===========================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rx_buffer_reg[7]/D        |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rx_buffer_reg[6]/D        |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | crc_buffer_reg[0]/D       |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | FSM_onehot_state_reg[1]/D |
+--------------------+--------------------+---------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.332 | TNS=-40.992| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1700203dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 224 ; free virtual = 2155

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.285 | TNS=-41.568| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11de77f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 179 ; free virtual = 2140

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.285 | TNS=-47.465| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1aaaf1a24

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 145 ; free virtual = 2104
Phase 4 Rip-up And Reroute | Checksum: 1aaaf1a24

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 145 ; free virtual = 2104

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 159595173

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.206 | TNS=-41.429| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c738d24d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c738d24d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103
Phase 5 Delay and Skew Optimization | Checksum: c738d24d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b7933cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.206 | TNS=-39.910| WHS=0.228  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b7933cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103
Phase 6 Post Hold Fix | Checksum: 18b7933cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.15584 %
  Global Horizontal Routing Utilization  = 0.163055 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 20.7207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9a88071b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9a88071b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 146 ; free virtual = 2103

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fd8c8f6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 145 ; free virtual = 2102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.206 | TNS=-39.910| WHS=0.228  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fd8c8f6f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 145 ; free virtual = 2103
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 173 ; free virtual = 2131

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 173 ; free virtual = 2134
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3582.527 ; gain = 0.000 ; free physical = 191 ; free virtual = 2153
INFO: [Common 17-1381] The checkpoint '/home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file slave_CRC_drc_routed.rpt -pb slave_CRC_drc_routed.pb -rpx slave_CRC_drc_routed.rpx
Command: report_drc -file slave_CRC_drc_routed.rpt -pb slave_CRC_drc_routed.pb -rpx slave_CRC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file slave_CRC_methodology_drc_routed.rpt -pb slave_CRC_methodology_drc_routed.pb -rpx slave_CRC_methodology_drc_routed.rpx
Command: report_methodology -file slave_CRC_methodology_drc_routed.rpt -pb slave_CRC_methodology_drc_routed.pb -rpx slave_CRC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/anthony/VL53L8CX/october/SPI_master/SPI_master.runs/impl_1/slave_CRC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file slave_CRC_power_routed.rpt -pb slave_CRC_power_summary_routed.pb -rpx slave_CRC_power_routed.rpx
Command: report_power -file slave_CRC_power_routed.rpt -pb slave_CRC_power_summary_routed.pb -rpx slave_CRC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
188 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file slave_CRC_route_status.rpt -pb slave_CRC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file slave_CRC_timing_summary_routed.rpt -pb slave_CRC_timing_summary_routed.pb -rpx slave_CRC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file slave_CRC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file slave_CRC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file slave_CRC_bus_skew_routed.rpt -pb slave_CRC_bus_skew_routed.pb -rpx slave_CRC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force slave_CRC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8060064 bits.
Writing bitstream ./slave_CRC.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3889.391 ; gain = 217.336 ; free physical = 505 ; free virtual = 2186
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 00:59:44 2024...
