\hypertarget{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+tfwr\+:\+:\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a478f7685818e2d935d52282a227a5086}{T\+F\+WR}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a24174e3454a1ed3654b88e8475c6c048}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a5e58654f0872e5796703656027952df8}{S\+T\+R\+F\+WD}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a62797bbc447b7495bcc749c7747dd561}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 23
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a24174e3454a1ed3654b88e8475c6c048}{}\label{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a24174e3454a1ed3654b88e8475c6c048}
\mbox{[}7\+:6\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a62797bbc447b7495bcc749c7747dd561}{}\label{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a62797bbc447b7495bcc749c7747dd561}
\mbox{[}31\+:9\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}!S\+T\+R\+F\+WD@{S\+T\+R\+F\+WD}}
\index{S\+T\+R\+F\+WD@{S\+T\+R\+F\+WD}!\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+T\+R\+F\+WD}{STRFWD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields\+::\+S\+T\+R\+F\+WD}\hypertarget{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a5e58654f0872e5796703656027952df8}{}\label{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a5e58654f0872e5796703656027952df8}
\mbox{[}8\mbox{]} Store And Forward Enable \index{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}!T\+F\+WR@{T\+F\+WR}}
\index{T\+F\+WR@{T\+F\+WR}!\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+F\+WR}{TFWR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tfwr\+::\+\_\+hw\+\_\+enet\+\_\+tfwr\+\_\+bitfields\+::\+T\+F\+WR}\hypertarget{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a478f7685818e2d935d52282a227a5086}{}\label{struct__hw__enet__tfwr_1_1__hw__enet__tfwr__bitfields_a478f7685818e2d935d52282a227a5086}
\mbox{[}5\+:0\mbox{]} Transmit F\+I\+FO Write 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
