# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_c_addsub_0_0/sim/AXIS_SUB_c_addsub_0_0.vhd" \

# Do not sort compile order
nosort
