
LUMEN_STM_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013dfc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  08013f90  08013f90  00023f90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014568  08014568  000302b0  2**0
                  CONTENTS
  4 .ARM          00000008  08014568  08014568  00024568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014570  08014570  000302b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014570  08014570  00024570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014574  08014574  00024574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b0  20000000  08014578  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000089c0  200002b0  08014828  000302b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008c70  08014828  00038c70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302b0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000302e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000222d5  00000000  00000000  00030323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048c3  00000000  00000000  000525f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ce0  00000000  00000000  00056ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001684  00000000  00000000  00058ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d30c  00000000  00000000  0005a224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024da7  00000000  00000000  00087530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00114a32  00000000  00000000  000ac2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009614  00000000  00000000  001c0d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  001ca320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002b0 	.word	0x200002b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013f74 	.word	0x08013f74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002b4 	.word	0x200002b4
 80001cc:	08013f74 	.word	0x08013f74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <begin>:
float SmokeCurve[3] = {2.3, 0.53, -0.44};
float Ro = -1.0;
int lastReadTime = 0;
float values[3] = {0.0 , 0.0, 0.0};

void begin(ADC_HandleTypeDef *hadc){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	Ro = MQCalibration(hadc);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f000 f8d5 	bl	80011a8 <MQCalibration>
 8000ffe:	eef0 7a40 	vmov.f32	s15, s0
 8001002:	4b03      	ldr	r3, [pc, #12]	; (8001010 <begin+0x20>)
 8001004:	edc3 7a00 	vstr	s15, [r3]
	/*Serial.print("Ro: ");
	Serial.print(Ro);
	Serial.println(" kohm");*/
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000024 	.word	0x20000024

08001014 <checkCalibration>:
	values[0] = 0.0;
	values[1] = 0.0;
	values[2] = 0.0;
}

bool checkCalibration(){
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
	if (Ro < 0.0) {
 8001018:	4b07      	ldr	r3, [pc, #28]	; (8001038 <checkCalibration+0x24>)
 800101a:	edd3 7a00 	vldr	s15, [r3]
 800101e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001026:	d501      	bpl.n	800102c <checkCalibration+0x18>
			//Serial.println("Device not calibrated, call MQ2::begin before reading any value.");
			return false;
 8001028:	2300      	movs	r3, #0
 800102a:	e000      	b.n	800102e <checkCalibration+0x1a>
		}

		return true;
 800102c:	2301      	movs	r3, #1
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	20000024 	.word	0x20000024

0800103c <readLPG>:

		//lastReadTime = millis();
	    return values;
}

float readLPG(ADC_HandleTypeDef *hadc){
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	if (!checkCalibration()) return 0.0;
 8001044:	f7ff ffe6 	bl	8001014 <checkCalibration>
 8001048:	4603      	mov	r3, r0
 800104a:	f083 0301 	eor.w	r3, r3, #1
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d002      	beq.n	800105a <readLPG+0x1e>
 8001054:	f04f 0300 	mov.w	r3, #0
 8001058:	e00a      	b.n	8001070 <readLPG+0x34>

	/*if (millis() < (lastReadTime + READ_DELAY) && values[0] > 0)
	        return values[0];
	else*/
	return (values[0] = MQGetPercentage(LPGCurve, hadc));
 800105a:	6879      	ldr	r1, [r7, #4]
 800105c:	4808      	ldr	r0, [pc, #32]	; (8001080 <readLPG+0x44>)
 800105e:	f000 f92f 	bl	80012c0 <MQGetPercentage>
 8001062:	eef0 7a40 	vmov.f32	s15, s0
 8001066:	4b07      	ldr	r3, [pc, #28]	; (8001084 <readLPG+0x48>)
 8001068:	edc3 7a00 	vstr	s15, [r3]
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <readLPG+0x48>)
 800106e:	681b      	ldr	r3, [r3, #0]
}
 8001070:	ee07 3a90 	vmov	s15, r3
 8001074:	eeb0 0a67 	vmov.f32	s0, s15
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000000 	.word	0x20000000
 8001084:	200002cc 	.word	0x200002cc

08001088 <readCO>:

float readCO(ADC_HandleTypeDef *hadc){
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	if (!checkCalibration()) return 0.0;
 8001090:	f7ff ffc0 	bl	8001014 <checkCalibration>
 8001094:	4603      	mov	r3, r0
 8001096:	f083 0301 	eor.w	r3, r3, #1
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b00      	cmp	r3, #0
 800109e:	d002      	beq.n	80010a6 <readCO+0x1e>
 80010a0:	f04f 0300 	mov.w	r3, #0
 80010a4:	e00a      	b.n	80010bc <readCO+0x34>

	/*if (millis() < (lastReadTime + READ_DELAY) && values[1] > 0)
	        return values[1];
	else*/
	return (values[1] = MQGetPercentage(COCurve, hadc));
 80010a6:	6879      	ldr	r1, [r7, #4]
 80010a8:	4808      	ldr	r0, [pc, #32]	; (80010cc <readCO+0x44>)
 80010aa:	f000 f909 	bl	80012c0 <MQGetPercentage>
 80010ae:	eef0 7a40 	vmov.f32	s15, s0
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <readCO+0x48>)
 80010b4:	edc3 7a01 	vstr	s15, [r3, #4]
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <readCO+0x48>)
 80010ba:	685b      	ldr	r3, [r3, #4]
}
 80010bc:	ee07 3a90 	vmov	s15, r3
 80010c0:	eeb0 0a67 	vmov.f32	s0, s15
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	2000000c 	.word	0x2000000c
 80010d0:	200002cc 	.word	0x200002cc

080010d4 <readSmoke>:

float readSmoke(ADC_HandleTypeDef *hadc){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	if (!checkCalibration()) return 0.0;
 80010dc:	f7ff ff9a 	bl	8001014 <checkCalibration>
 80010e0:	4603      	mov	r3, r0
 80010e2:	f083 0301 	eor.w	r3, r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d002      	beq.n	80010f2 <readSmoke+0x1e>
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	e00a      	b.n	8001108 <readSmoke+0x34>

	/*if (millis() < (lastReadTime + READ_DELAY) && values[2] > 0)
	        return values[2];
	else*/
	return (values[2] = MQGetPercentage(SmokeCurve, hadc));
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	4808      	ldr	r0, [pc, #32]	; (8001118 <readSmoke+0x44>)
 80010f6:	f000 f8e3 	bl	80012c0 <MQGetPercentage>
 80010fa:	eef0 7a40 	vmov.f32	s15, s0
 80010fe:	4b07      	ldr	r3, [pc, #28]	; (800111c <readSmoke+0x48>)
 8001100:	edc3 7a02 	vstr	s15, [r3, #8]
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <readSmoke+0x48>)
 8001106:	689b      	ldr	r3, [r3, #8]
}
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eeb0 0a67 	vmov.f32	s0, s15
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000018 	.word	0x20000018
 800111c:	200002cc 	.word	0x200002cc

08001120 <MQResistanceCalculation>:

float MQResistanceCalculation(int raw_adc){
 8001120:	b5b0      	push	{r4, r5, r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	float flt_adc = (float) raw_adc;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001132:	edc7 7a03 	vstr	s15, [r7, #12]
    return RL_VALUE * (1023.0 - flt_adc) / flt_adc;
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff fa06 	bl	8000548 <__aeabi_f2d>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	a116      	add	r1, pc, #88	; (adr r1, 800119c <MQResistanceCalculation+0x7c>)
 8001142:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001146:	f7ff f89f 	bl	8000288 <__aeabi_dsub>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4610      	mov	r0, r2
 8001150:	4619      	mov	r1, r3
 8001152:	f04f 0200 	mov.w	r2, #0
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <MQResistanceCalculation+0x78>)
 8001158:	f7ff fa4e 	bl	80005f8 <__aeabi_dmul>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4614      	mov	r4, r2
 8001162:	461d      	mov	r5, r3
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f7ff f9ef 	bl	8000548 <__aeabi_f2d>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4620      	mov	r0, r4
 8001170:	4629      	mov	r1, r5
 8001172:	f7ff fb6b 	bl	800084c <__aeabi_ddiv>
 8001176:	4602      	mov	r2, r0
 8001178:	460b      	mov	r3, r1
 800117a:	4610      	mov	r0, r2
 800117c:	4619      	mov	r1, r3
 800117e:	f7ff fd33 	bl	8000be8 <__aeabi_d2f>
 8001182:	4603      	mov	r3, r0
 8001184:	ee07 3a90 	vmov	s15, r3
}
 8001188:	eeb0 0a67 	vmov.f32	s0, s15
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bdb0      	pop	{r4, r5, r7, pc}
 8001192:	bf00      	nop
 8001194:	f3af 8000 	nop.w
 8001198:	40140000 	.word	0x40140000
 800119c:	00000000 	.word	0x00000000
 80011a0:	408ff800 	.word	0x408ff800
 80011a4:	00000000 	.word	0x00000000

080011a8 <MQCalibration>:

float MQCalibration(ADC_HandleTypeDef *hadc) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	float val = 0.0;
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]

	// take multiple samples
	for (int i = 0; i < CALIBARAION_SAMPLE_TIMES; i++) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	e01e      	b.n	80011fa <MQCalibration+0x52>
		HAL_ADC_Start(hadc);
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f003 f901 	bl	80043c4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(hadc, 100);
 80011c2:	2164      	movs	r1, #100	; 0x64
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f003 f9eb 	bl	80045a0 <HAL_ADC_PollForConversion>
		val += MQResistanceCalculation(HAL_ADC_GetValue(hadc));
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f003 fac0 	bl	8004750 <HAL_ADC_GetValue>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ffa4 	bl	8001120 <MQResistanceCalculation>
 80011d8:	eeb0 7a40 	vmov.f32	s14, s0
 80011dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011e4:	edc7 7a03 	vstr	s15, [r7, #12]
		HAL_ADC_Stop(hadc);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f003 f9a5 	bl	8004538 <HAL_ADC_Stop>
		HAL_Delay(CALIBRATION_SAMPLE_INTERVAL);
 80011ee:	2032      	movs	r0, #50	; 0x32
 80011f0:	f002 fd42 	bl	8003c78 <HAL_Delay>
	for (int i = 0; i < CALIBARAION_SAMPLE_TIMES; i++) {
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	3301      	adds	r3, #1
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	2b09      	cmp	r3, #9
 80011fe:	dddd      	ble.n	80011bc <MQCalibration+0x14>
	}

	//calculate the average value
	val = val / ((float) CALIBARAION_SAMPLE_TIMES);
 8001200:	ed97 7a03 	vldr	s14, [r7, #12]
 8001204:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001208:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120c:	edc7 7a03 	vstr	s15, [r7, #12]

	//divided by RO_CLEAN_AIR_FACTOR yields the Ro according to the chart in the datasheet
	val = val / RO_CLEAN_AIR_FACTOR;
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f7ff f999 	bl	8000548 <__aeabi_f2d>
 8001216:	a30a      	add	r3, pc, #40	; (adr r3, 8001240 <MQCalibration+0x98>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	f7ff fb16 	bl	800084c <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fcde 	bl	8000be8 <__aeabi_d2f>
 800122c:	4603      	mov	r3, r0
 800122e:	60fb      	str	r3, [r7, #12]

	return val;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	ee07 3a90 	vmov	s15, r3
}
 8001236:	eeb0 0a67 	vmov.f32	s0, s15
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	c28f5c29 	.word	0xc28f5c29
 8001244:	4023a8f5 	.word	0x4023a8f5

08001248 <MQRead>:

float MQRead(ADC_HandleTypeDef *hadc){
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	float rs = 0.0;
 8001250:	f04f 0300 	mov.w	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < READ_SAMPLE_TIMES; i++) {
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	e01e      	b.n	800129a <MQRead+0x52>
		HAL_ADC_Start(hadc);
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f003 f8b1 	bl	80043c4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(hadc, 100);
 8001262:	2164      	movs	r1, #100	; 0x64
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f003 f99b 	bl	80045a0 <HAL_ADC_PollForConversion>
		rs += MQResistanceCalculation(HAL_ADC_GetValue(hadc));
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f003 fa70 	bl	8004750 <HAL_ADC_GetValue>
 8001270:	4603      	mov	r3, r0
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff ff54 	bl	8001120 <MQResistanceCalculation>
 8001278:	eeb0 7a40 	vmov.f32	s14, s0
 800127c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001280:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001284:	edc7 7a03 	vstr	s15, [r7, #12]
		HAL_ADC_Stop(hadc);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f003 f955 	bl	8004538 <HAL_ADC_Stop>
		HAL_Delay(READ_SAMPLE_INTERVAL);
 800128e:	2032      	movs	r0, #50	; 0x32
 8001290:	f002 fcf2 	bl	8003c78 <HAL_Delay>
	for (int i = 0; i < READ_SAMPLE_TIMES; i++) {
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	3301      	adds	r3, #1
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	2b04      	cmp	r3, #4
 800129e:	dddd      	ble.n	800125c <MQRead+0x14>

	}

	return rs / ((float) READ_SAMPLE_TIMES);  // return the average
 80012a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012a4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80012a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012ac:	eef0 7a66 	vmov.f32	s15, s13
}
 80012b0:	eeb0 0a67 	vmov.f32	s0, s15
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	0000      	movs	r0, r0
 80012bc:	0000      	movs	r0, r0
	...

080012c0 <MQGetPercentage>:

float MQGetPercentage(float *pcurve, ADC_HandleTypeDef *hadc){
 80012c0:	b5b0      	push	{r4, r5, r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
	float rs_ro_ratio = MQRead(hadc) / Ro;
 80012ca:	6838      	ldr	r0, [r7, #0]
 80012cc:	f7ff ffbc 	bl	8001248 <MQRead>
 80012d0:	eef0 6a40 	vmov.f32	s13, s0
 80012d4:	4b2e      	ldr	r3, [pc, #184]	; (8001390 <MQGetPercentage+0xd0>)
 80012d6:	ed93 7a00 	vldr	s14, [r3]
 80012da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012de:	edc7 7a03 	vstr	s15, [r7, #12]
    return pow(10.0, ((log(rs_ro_ratio) - pcurve[1]) / pcurve[2]) + pcurve[0]);
 80012e2:	68f8      	ldr	r0, [r7, #12]
 80012e4:	f7ff f930 	bl	8000548 <__aeabi_f2d>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	ec43 2b10 	vmov	d0, r2, r3
 80012f0:	f011 fa76 	bl	80127e0 <log>
 80012f4:	ec55 4b10 	vmov	r4, r5, d0
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3304      	adds	r3, #4
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f922 	bl	8000548 <__aeabi_f2d>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4620      	mov	r0, r4
 800130a:	4629      	mov	r1, r5
 800130c:	f7fe ffbc 	bl	8000288 <__aeabi_dsub>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4614      	mov	r4, r2
 8001316:	461d      	mov	r5, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3308      	adds	r3, #8
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f912 	bl	8000548 <__aeabi_f2d>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4620      	mov	r0, r4
 800132a:	4629      	mov	r1, r5
 800132c:	f7ff fa8e 	bl	800084c <__aeabi_ddiv>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4614      	mov	r4, r2
 8001336:	461d      	mov	r5, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff f903 	bl	8000548 <__aeabi_f2d>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4620      	mov	r0, r4
 8001348:	4629      	mov	r1, r5
 800134a:	f7fe ff9f 	bl	800028c <__adddf3>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	ec43 2b17 	vmov	d7, r2, r3
 8001356:	eeb0 1a47 	vmov.f32	s2, s14
 800135a:	eef0 1a67 	vmov.f32	s3, s15
 800135e:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 8001388 <MQGetPercentage+0xc8>
 8001362:	f011 fa7b 	bl	801285c <pow>
 8001366:	ec53 2b10 	vmov	r2, r3, d0
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fc3b 	bl	8000be8 <__aeabi_d2f>
 8001372:	4603      	mov	r3, r0
 8001374:	ee07 3a90 	vmov	s15, r3
}
 8001378:	eeb0 0a67 	vmov.f32	s0, s15
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bdb0      	pop	{r4, r5, r7, pc}
 8001382:	bf00      	nop
 8001384:	f3af 8000 	nop.w
 8001388:	00000000 	.word	0x00000000
 800138c:	40240000 	.word	0x40240000
 8001390:	20000024 	.word	0x20000024

08001394 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80013a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	4a06      	ldr	r2, [pc, #24]	; (80013c4 <vApplicationGetIdleTaskMemory+0x30>)
 80013aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2280      	movs	r2, #128	; 0x80
 80013b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	200002d8 	.word	0x200002d8
 80013c4:	20000378 	.word	0x20000378

080013c8 <HAL_UART_RxCpltCallback>:
ErrorCode error = NO_ERROR_STATE; // UU

//============================= Callback section

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
    if (huart == &huart5)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a0f      	ldr	r2, [pc, #60]	; (8001410 <HAL_UART_RxCpltCallback+0x48>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d116      	bne.n	8001406 <HAL_UART_RxCpltCallback+0x3e>
    {
        g_GnssRx_Flag = true;
 80013d8:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <HAL_UART_RxCpltCallback+0x4c>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
        g_openFixedDataTransmition = true;
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <HAL_UART_RxCpltCallback+0x50>)
 80013e0:	2201      	movs	r2, #1
 80013e2:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_DMA(&huart5, (uint8_t *)m_rxData, DMA_READ_DEF_SIZE);
 80013e4:	f240 228a 	movw	r2, #650	; 0x28a
 80013e8:	490c      	ldr	r1, [pc, #48]	; (800141c <HAL_UART_RxCpltCallback+0x54>)
 80013ea:	4809      	ldr	r0, [pc, #36]	; (8001410 <HAL_UART_RxCpltCallback+0x48>)
 80013ec:	f008 fc74 	bl	8009cd8 <HAL_UART_Receive_DMA>
        if (__HAL_UART_GET_FLAG(&huart5, UART_FLAG_ORE))
 80013f0:	4b07      	ldr	r3, [pc, #28]	; (8001410 <HAL_UART_RxCpltCallback+0x48>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	f003 0308 	and.w	r3, r3, #8
 80013fa:	2b08      	cmp	r3, #8
 80013fc:	d103      	bne.n	8001406 <HAL_UART_RxCpltCallback+0x3e>
                {
                    __HAL_UART_CLEAR_OREFLAG(&huart5); // Clear overrun
 80013fe:	4b04      	ldr	r3, [pc, #16]	; (8001410 <HAL_UART_RxCpltCallback+0x48>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2208      	movs	r2, #8
 8001404:	621a      	str	r2, [r3, #32]
    /*if (huart == &huart4)
    {
        HAL_UART_Receive_DMA(&huart4, mosfet_buffer, 3);
    }*/
    // HAL_UART_Transmit(&huart1, m_rxData, strlen(m_rxData), 100);
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20001094 	.word	0x20001094
 8001414:	20000578 	.word	0x20000578
 8001418:	20000579 	.word	0x20000579
 800141c:	20000a58 	.word	0x20000a58

08001420 <UsrGpsL86Init>:

//============================= Initial section

void UsrGpsL86Init(UART_HandleTypeDef *huart)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, (uint8_t *)m_rxData, DMA_READ_DEF_SIZE);
 8001428:	f240 228a 	movw	r2, #650	; 0x28a
 800142c:	4903      	ldr	r1, [pc, #12]	; (800143c <UsrGpsL86Init+0x1c>)
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f008 fc52 	bl	8009cd8 <HAL_UART_Receive_DMA>
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000a58 	.word	0x20000a58

08001440 <Usr_GpsL86GetValues>:

//============================= public L86 mechanism

void Usr_GpsL86GetValues(S_GPS_L86_DATA *gpsData_)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    getRmc();
 8001448:	f000 f83e 	bl	80014c8 <getRmc>
    getGGA();
 800144c:	f000 f96a 	bl	8001724 <getGGA>
    if (rmcValidFlag)
 8001450:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <Usr_GpsL86GetValues+0x7c>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <Usr_GpsL86GetValues+0x20>
    {
        rmcValidFlag = false;
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <Usr_GpsL86GetValues+0x7c>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
    }
    formatLatLong();
 8001460:	f000 f8f2 	bl	8001648 <formatLatLong>

    gpsData_->lat = gpsData.lat;
 8001464:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	601a      	str	r2, [r3, #0]
    gpsData_->lon = gpsData.lon;
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	605a      	str	r2, [r3, #4]
    gpsData_->hdop = gpsData.hdop;
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 8001476:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	625a      	str	r2, [r3, #36]	; 0x24
    gpsData_->speedKN = gpsData.speedKN;
 800147c:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 800147e:	689a      	ldr	r2, [r3, #8]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	609a      	str	r2, [r3, #8]
    gpsData_->satInUse = gpsData.satInUse;
 8001484:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	621a      	str	r2, [r3, #32]
    gpsData_->timeDateBuf = gpsData.timeDateBuf;
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 800148e:	68da      	ldr	r2, [r3, #12]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	60da      	str	r2, [r3, #12]
    gpsData_->fixQualityID = gpsData.fixQualityID;
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 8001496:	69da      	ldr	r2, [r3, #28]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	61da      	str	r2, [r3, #28]
    gpsData_->altitudeInMeter = gpsData.altitudeInMeter;
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 800149e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	629a      	str	r2, [r3, #40]	; 0x28
    gpsData_->fixedTime = gpsData.fixedTime;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <Usr_GpsL86GetValues+0x80>)
 80014a6:	691a      	ldr	r2, [r3, #16]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	611a      	str	r2, [r3, #16]
    UsrGpsL86Init(&huart5);
 80014ac:	4805      	ldr	r0, [pc, #20]	; (80014c4 <Usr_GpsL86GetValues+0x84>)
 80014ae:	f7ff ffb7 	bl	8001420 <UsrGpsL86Init>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	2000057a 	.word	0x2000057a
 80014c0:	20000e5c 	.word	0x20000e5c
 80014c4:	20001094 	.word	0x20001094

080014c8 <getRmc>:

//============================= Statics

_io void getRmc(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af02      	add	r7, sp, #8
    if (g_GnssRx_Flag)
 80014ce:	4b4d      	ldr	r3, [pc, #308]	; (8001604 <getRmc+0x13c>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	f000 8091 	beq.w	80015fc <getRmc+0x134>
    {
        MsgIndex = 0;
 80014da:	4b4b      	ldr	r3, [pc, #300]	; (8001608 <getRmc+0x140>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 80014e0:	494a      	ldr	r1, [pc, #296]	; (800160c <getRmc+0x144>)
 80014e2:	484b      	ldr	r0, [pc, #300]	; (8001610 <getRmc+0x148>)
 80014e4:	f00d f9af 	bl	800e846 <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GNRMC");
 80014e8:	494a      	ldr	r1, [pc, #296]	; (8001614 <getRmc+0x14c>)
 80014ea:	4849      	ldr	r0, [pc, #292]	; (8001610 <getRmc+0x148>)
 80014ec:	f00d f8c7 	bl	800e67e <strstr>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a49      	ldr	r2, [pc, #292]	; (8001618 <getRmc+0x150>)
 80014f4:	6013      	str	r3, [r2, #0]
        if (ptr == NULL) {
 80014f6:	4b48      	ldr	r3, [pc, #288]	; (8001618 <getRmc+0x150>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d107      	bne.n	800150e <getRmc+0x46>
            ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 80014fe:	4947      	ldr	r1, [pc, #284]	; (800161c <getRmc+0x154>)
 8001500:	4843      	ldr	r0, [pc, #268]	; (8001610 <getRmc+0x148>)
 8001502:	f00d f8bc 	bl	800e67e <strstr>
 8001506:	4603      	mov	r3, r0
 8001508:	4a43      	ldr	r2, [pc, #268]	; (8001618 <getRmc+0x150>)
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	e002      	b.n	8001514 <getRmc+0x4c>
        } else {
        	naso = 1;
 800150e:	4b44      	ldr	r3, [pc, #272]	; (8001620 <getRmc+0x158>)
 8001510:	2201      	movs	r2, #1
 8001512:	601a      	str	r2, [r3, #0]
        }
        if (*ptr == 'G' && ptr != NULL)
 8001514:	4b40      	ldr	r3, [pc, #256]	; (8001618 <getRmc+0x150>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b47      	cmp	r3, #71	; 0x47
 800151c:	d16b      	bne.n	80015f6 <getRmc+0x12e>
 800151e:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <getRmc+0x150>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d067      	beq.n	80015f6 <getRmc+0x12e>
        {
            while (1)
            {
                gpsPayload[MsgIndex] = *ptr;
 8001526:	4b3c      	ldr	r3, [pc, #240]	; (8001618 <getRmc+0x150>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b37      	ldr	r3, [pc, #220]	; (8001608 <getRmc+0x140>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	7811      	ldrb	r1, [r2, #0]
 8001530:	4a3c      	ldr	r2, [pc, #240]	; (8001624 <getRmc+0x15c>)
 8001532:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 8001534:	4b34      	ldr	r3, [pc, #208]	; (8001608 <getRmc+0x140>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	3301      	adds	r3, #1
 800153a:	4a33      	ldr	r2, [pc, #204]	; (8001608 <getRmc+0x140>)
 800153c:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 800153e:	4b36      	ldr	r3, [pc, #216]	; (8001618 <getRmc+0x150>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a31      	ldr	r2, [pc, #196]	; (8001608 <getRmc+0x140>)
 8001544:	6812      	ldr	r2, [r2, #0]
 8001546:	441a      	add	r2, r3
 8001548:	4b33      	ldr	r3, [pc, #204]	; (8001618 <getRmc+0x150>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	7812      	ldrb	r2, [r2, #0]
 800154e:	701a      	strb	r2, [r3, #0]

                if (*ptr == '\n' || MsgIndex > _max_message_size)
 8001550:	4b31      	ldr	r3, [pc, #196]	; (8001618 <getRmc+0x150>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b0a      	cmp	r3, #10
 8001558:	d003      	beq.n	8001562 <getRmc+0x9a>
 800155a:	4b2b      	ldr	r3, [pc, #172]	; (8001608 <getRmc+0x140>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b5a      	cmp	r3, #90	; 0x5a
 8001560:	dde1      	ble.n	8001526 <getRmc+0x5e>
                {
                    MsgIndex = 0;
 8001562:	4b29      	ldr	r3, [pc, #164]	; (8001608 <getRmc+0x140>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
                    // memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
                    //  memset(m_rxData, 0, sizeof(m_rxData));

                    for (int i = 0; i < 100; i++)
 8001568:	2300      	movs	r3, #0
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	e014      	b.n	8001598 <getRmc+0xd0>
                    {
                        if (gpsPayload[i] == 'N')
 800156e:	4a2d      	ldr	r2, [pc, #180]	; (8001624 <getRmc+0x15c>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4413      	add	r3, r2
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b4e      	cmp	r3, #78	; 0x4e
 8001578:	d102      	bne.n	8001580 <getRmc+0xb8>
                            f_northFlag = true;
 800157a:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <getRmc+0x160>)
 800157c:	2201      	movs	r2, #1
 800157e:	701a      	strb	r2, [r3, #0]
                        if (gpsPayload[i] == 'E')
 8001580:	4a28      	ldr	r2, [pc, #160]	; (8001624 <getRmc+0x15c>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b45      	cmp	r3, #69	; 0x45
 800158a:	d102      	bne.n	8001592 <getRmc+0xca>
                            f_eastFlag = true;
 800158c:	4b27      	ldr	r3, [pc, #156]	; (800162c <getRmc+0x164>)
 800158e:	2201      	movs	r2, #1
 8001590:	701a      	strb	r2, [r3, #0]
                    for (int i = 0; i < 100; i++)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3301      	adds	r3, #1
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b63      	cmp	r3, #99	; 0x63
 800159c:	dde7      	ble.n	800156e <getRmc+0xa6>
                    }
                    if (strlen(gpsPayload) > 10)
 800159e:	4821      	ldr	r0, [pc, #132]	; (8001624 <getRmc+0x15c>)
 80015a0:	f7fe fe66 	bl	8000270 <strlen>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b0a      	cmp	r3, #10
 80015a8:	d91f      	bls.n	80015ea <getRmc+0x122>
                    {
                        if (f_eastFlag && f_northFlag)
 80015aa:	4b20      	ldr	r3, [pc, #128]	; (800162c <getRmc+0x164>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d01f      	beq.n	80015f4 <getRmc+0x12c>
 80015b4:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <getRmc+0x160>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d01a      	beq.n	80015f4 <getRmc+0x12c>
                        {
                            f_northFlag = false;
 80015be:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <getRmc+0x160>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
                            f_eastFlag = false;
 80015c4:	4b19      	ldr	r3, [pc, #100]	; (800162c <getRmc+0x164>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
                            sscanf(gpsPayload, "GNRMC,%f,A,%f,N,%f,E,%f,", &gpsData.timeDateBuf, &m_nonFormattedLat, &m_nonFormattedLon, &gpsData.speedKN);
 80015ca:	4b19      	ldr	r3, [pc, #100]	; (8001630 <getRmc+0x168>)
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	4b19      	ldr	r3, [pc, #100]	; (8001634 <getRmc+0x16c>)
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	4b19      	ldr	r3, [pc, #100]	; (8001638 <getRmc+0x170>)
 80015d4:	4a19      	ldr	r2, [pc, #100]	; (800163c <getRmc+0x174>)
 80015d6:	491a      	ldr	r1, [pc, #104]	; (8001640 <getRmc+0x178>)
 80015d8:	4812      	ldr	r0, [pc, #72]	; (8001624 <getRmc+0x15c>)
 80015da:	f00c ffd7 	bl	800e58c <siscanf>
                            rmcValidFlag = true;
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <getRmc+0x17c>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
                            formatLatLong();
 80015e4:	f000 f830 	bl	8001648 <formatLatLong>
                    else
                    {
                        // dataErr Log
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 80015e8:	e004      	b.n	80015f4 <getRmc+0x12c>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 80015ea:	2264      	movs	r2, #100	; 0x64
 80015ec:	2100      	movs	r1, #0
 80015ee:	480d      	ldr	r0, [pc, #52]	; (8001624 <getRmc+0x15c>)
 80015f0:	f00d f83d 	bl	800e66e <memset>
                    break;
 80015f4:	bf00      	nop
                }
            }
        }
        g_GnssRx_Flag = false;
 80015f6:	4b03      	ldr	r3, [pc, #12]	; (8001604 <getRmc+0x13c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	701a      	strb	r2, [r3, #0]
    }
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000578 	.word	0x20000578
 8001608:	20000580 	.word	0x20000580
 800160c:	20000a58 	.word	0x20000a58
 8001610:	20000650 	.word	0x20000650
 8001614:	08013f90 	.word	0x08013f90
 8001618:	20000584 	.word	0x20000584
 800161c:	08013f98 	.word	0x08013f98
 8001620:	20000e58 	.word	0x20000e58
 8001624:	20000588 	.word	0x20000588
 8001628:	2000057b 	.word	0x2000057b
 800162c:	2000057c 	.word	0x2000057c
 8001630:	20000e64 	.word	0x20000e64
 8001634:	20000a54 	.word	0x20000a54
 8001638:	20000a50 	.word	0x20000a50
 800163c:	20000e68 	.word	0x20000e68
 8001640:	08013fa0 	.word	0x08013fa0
 8001644:	2000057a 	.word	0x2000057a

08001648 <formatLatLong>:

_io void formatLatLong(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
    int degrees = (int)m_nonFormattedLat / 100;        // dec
 800164e:	4b30      	ldr	r3, [pc, #192]	; (8001710 <formatLatLong+0xc8>)
 8001650:	edd3 7a00 	vldr	s15, [r3]
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	ee17 1a90 	vmov	r1, s15
 800165c:	4b2d      	ldr	r3, [pc, #180]	; (8001714 <formatLatLong+0xcc>)
 800165e:	fb83 2301 	smull	r2, r3, r3, r1
 8001662:	115a      	asrs	r2, r3, #5
 8001664:	17cb      	asrs	r3, r1, #31
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	607b      	str	r3, [r7, #4]
    float minutes = m_nonFormattedLat - degrees * 100; // min
 800166a:	4b29      	ldr	r3, [pc, #164]	; (8001710 <formatLatLong+0xc8>)
 800166c:	ed93 7a00 	vldr	s14, [r3]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2264      	movs	r2, #100	; 0x64
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	ee07 3a90 	vmov	s15, r3
 800167c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001680:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001684:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lat = degrees + (minutes / 60);            // dec to deg
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	ee07 3a90 	vmov	s15, r3
 800168e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001692:	edd7 6a00 	vldr	s13, [r7]
 8001696:	ed9f 6a20 	vldr	s12, [pc, #128]	; 8001718 <formatLatLong+0xd0>
 800169a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800169e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a2:	4b1e      	ldr	r3, [pc, #120]	; (800171c <formatLatLong+0xd4>)
 80016a4:	edc3 7a00 	vstr	s15, [r3]

    degrees = (int)m_nonFormattedLon / 100;
 80016a8:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <formatLatLong+0xd8>)
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016b2:	ee17 1a90 	vmov	r1, s15
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <formatLatLong+0xcc>)
 80016b8:	fb83 2301 	smull	r2, r3, r3, r1
 80016bc:	115a      	asrs	r2, r3, #5
 80016be:	17cb      	asrs	r3, r1, #31
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	607b      	str	r3, [r7, #4]
    minutes = m_nonFormattedLon - degrees * 100;
 80016c4:	4b16      	ldr	r3, [pc, #88]	; (8001720 <formatLatLong+0xd8>)
 80016c6:	ed93 7a00 	vldr	s14, [r3]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2264      	movs	r2, #100	; 0x64
 80016ce:	fb02 f303 	mul.w	r3, r2, r3
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016de:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lon = degrees + (minutes / 60);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ec:	edd7 6a00 	vldr	s13, [r7]
 80016f0:	ed9f 6a09 	vldr	s12, [pc, #36]	; 8001718 <formatLatLong+0xd0>
 80016f4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80016f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fc:	4b07      	ldr	r3, [pc, #28]	; (800171c <formatLatLong+0xd4>)
 80016fe:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000a50 	.word	0x20000a50
 8001714:	51eb851f 	.word	0x51eb851f
 8001718:	42700000 	.word	0x42700000
 800171c:	20000e5c 	.word	0x20000e5c
 8001720:	20000a54 	.word	0x20000a54

08001724 <getGGA>:

_io void getGGA(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af06      	add	r7, sp, #24
    if (g_openFixedDataTransmition)
 800172a:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <getGGA+0xf0>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d06c      	beq.n	800180e <getGGA+0xea>
    {
        MsgIndex = 0;
 8001734:	4b38      	ldr	r3, [pc, #224]	; (8001818 <getGGA+0xf4>)
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 800173a:	4938      	ldr	r1, [pc, #224]	; (800181c <getGGA+0xf8>)
 800173c:	4838      	ldr	r0, [pc, #224]	; (8001820 <getGGA+0xfc>)
 800173e:	f00d f882 	bl	800e846 <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 8001742:	4938      	ldr	r1, [pc, #224]	; (8001824 <getGGA+0x100>)
 8001744:	4836      	ldr	r0, [pc, #216]	; (8001820 <getGGA+0xfc>)
 8001746:	f00c ff9a 	bl	800e67e <strstr>
 800174a:	4603      	mov	r3, r0
 800174c:	4a36      	ldr	r2, [pc, #216]	; (8001828 <getGGA+0x104>)
 800174e:	6013      	str	r3, [r2, #0]

        if (*ptr == 'G')
 8001750:	4b35      	ldr	r3, [pc, #212]	; (8001828 <getGGA+0x104>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b47      	cmp	r3, #71	; 0x47
 8001758:	d14a      	bne.n	80017f0 <getGGA+0xcc>
        {
            while (1)
            {
                gpsGGAPayload[MsgIndex] = *ptr;
 800175a:	4b33      	ldr	r3, [pc, #204]	; (8001828 <getGGA+0x104>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	4b2e      	ldr	r3, [pc, #184]	; (8001818 <getGGA+0xf4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	7811      	ldrb	r1, [r2, #0]
 8001764:	4a31      	ldr	r2, [pc, #196]	; (800182c <getGGA+0x108>)
 8001766:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 8001768:	4b2b      	ldr	r3, [pc, #172]	; (8001818 <getGGA+0xf4>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	4a2a      	ldr	r2, [pc, #168]	; (8001818 <getGGA+0xf4>)
 8001770:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 8001772:	4b2d      	ldr	r3, [pc, #180]	; (8001828 <getGGA+0x104>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a28      	ldr	r2, [pc, #160]	; (8001818 <getGGA+0xf4>)
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	441a      	add	r2, r3
 800177c:	4b2a      	ldr	r3, [pc, #168]	; (8001828 <getGGA+0x104>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	7812      	ldrb	r2, [r2, #0]
 8001782:	701a      	strb	r2, [r3, #0]
                if (*ptr == '\n' || MsgIndex > _max_message_size)
 8001784:	4b28      	ldr	r3, [pc, #160]	; (8001828 <getGGA+0x104>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b0a      	cmp	r3, #10
 800178c:	d003      	beq.n	8001796 <getGGA+0x72>
 800178e:	4b22      	ldr	r3, [pc, #136]	; (8001818 <getGGA+0xf4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b5a      	cmp	r3, #90	; 0x5a
 8001794:	dde1      	ble.n	800175a <getGGA+0x36>
                {
                    MsgIndex = 0;
 8001796:	4b20      	ldr	r3, [pc, #128]	; (8001818 <getGGA+0xf4>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
                    memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 800179c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a0:	2100      	movs	r1, #0
 80017a2:	481f      	ldr	r0, [pc, #124]	; (8001820 <getGGA+0xfc>)
 80017a4:	f00c ff63 	bl	800e66e <memset>
                    memset(m_rxData, 0, sizeof(m_rxData));
 80017a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017ac:	2100      	movs	r1, #0
 80017ae:	481b      	ldr	r0, [pc, #108]	; (800181c <getGGA+0xf8>)
 80017b0:	f00c ff5d 	bl	800e66e <memset>

                    if (strlen(gpsGGAPayload) > 10)
 80017b4:	481d      	ldr	r0, [pc, #116]	; (800182c <getGGA+0x108>)
 80017b6:	f7fe fd5b 	bl	8000270 <strlen>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b0a      	cmp	r3, #10
 80017be:	d912      	bls.n	80017e6 <getGGA+0xc2>
                    {
                        sscanf(gpsGGAPayload, "GPGGA,%f,%f,N,%f,E,%d,%d,%f,%f,M,%f,M,", &gpsData.fixedTime, &gpsData.fixedLatBaseFormat, &gpsData.fixedLonBaseFormat, &gpsData.fixQualityID, &gpsData.satInUse, &gpsData.hdop, &gpsData.altitudeInMeter, &gpsData.WGS84);
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <getGGA+0x10c>)
 80017c2:	9305      	str	r3, [sp, #20]
 80017c4:	4b1b      	ldr	r3, [pc, #108]	; (8001834 <getGGA+0x110>)
 80017c6:	9304      	str	r3, [sp, #16]
 80017c8:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <getGGA+0x114>)
 80017ca:	9303      	str	r3, [sp, #12]
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <getGGA+0x118>)
 80017ce:	9302      	str	r3, [sp, #8]
 80017d0:	4b1b      	ldr	r3, [pc, #108]	; (8001840 <getGGA+0x11c>)
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	4b1b      	ldr	r3, [pc, #108]	; (8001844 <getGGA+0x120>)
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <getGGA+0x124>)
 80017da:	4a1c      	ldr	r2, [pc, #112]	; (800184c <getGGA+0x128>)
 80017dc:	491c      	ldr	r1, [pc, #112]	; (8001850 <getGGA+0x12c>)
 80017de:	4813      	ldr	r0, [pc, #76]	; (800182c <getGGA+0x108>)
 80017e0:	f00c fed4 	bl	800e58c <siscanf>
                    }
                    else
                    {
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 80017e4:	e004      	b.n	80017f0 <getGGA+0xcc>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 80017e6:	2264      	movs	r2, #100	; 0x64
 80017e8:	2100      	movs	r1, #0
 80017ea:	481a      	ldr	r0, [pc, #104]	; (8001854 <getGGA+0x130>)
 80017ec:	f00c ff3f 	bl	800e66e <memset>
                }
            }
        }
        g_openFixedDataTransmition = false;
 80017f0:	4b08      	ldr	r3, [pc, #32]	; (8001814 <getGGA+0xf0>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
        memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 80017f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017fa:	2100      	movs	r1, #0
 80017fc:	4808      	ldr	r0, [pc, #32]	; (8001820 <getGGA+0xfc>)
 80017fe:	f00c ff36 	bl	800e66e <memset>
        memset(m_rxData, 0, sizeof(m_rxData));
 8001802:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001806:	2100      	movs	r1, #0
 8001808:	4804      	ldr	r0, [pc, #16]	; (800181c <getGGA+0xf8>)
 800180a:	f00c ff30 	bl	800e66e <memset>
        // UsrGpsL86Init(&huart2);
    }
}
 800180e:	bf00      	nop
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000579 	.word	0x20000579
 8001818:	20000580 	.word	0x20000580
 800181c:	20000a58 	.word	0x20000a58
 8001820:	20000650 	.word	0x20000650
 8001824:	08013f98 	.word	0x08013f98
 8001828:	20000584 	.word	0x20000584
 800182c:	200005ec 	.word	0x200005ec
 8001830:	20000e88 	.word	0x20000e88
 8001834:	20000e84 	.word	0x20000e84
 8001838:	20000e80 	.word	0x20000e80
 800183c:	20000e7c 	.word	0x20000e7c
 8001840:	20000e78 	.word	0x20000e78
 8001844:	20000e74 	.word	0x20000e74
 8001848:	20000e70 	.word	0x20000e70
 800184c:	20000e6c 	.word	0x20000e6c
 8001850:	08013fbc 	.word	0x08013fbc
 8001854:	20000588 	.word	0x20000588

08001858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800185e:	f002 f9cb 	bl	8003bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001862:	f000 f887 	bl	8001974 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001866:	f000 f8d6 	bl	8001a16 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800186a:	f000 fc29 	bl	80020c0 <MX_GPIO_Init>
  MX_DMA_Init();
 800186e:	f000 fc09 	bl	8002084 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001872:	f000 fba7 	bl	8001fc4 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001876:	f000 f9d3 	bl	8001c20 <MX_I2C2_Init>
  MX_ADC1_Init();
 800187a:	f000 f8f7 	bl	8001a6c <MX_ADC1_Init>
  MX_I2C3_Init();
 800187e:	f000 fa0f 	bl	8001ca0 <MX_I2C3_Init>
  MX_UART5_Init();
 8001882:	f000 fb3f 	bl	8001f04 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001886:	f000 fbcd 	bl	8002024 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800188a:	f000 fa49 	bl	8001d20 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800188e:	f000 fb69 	bl	8001f64 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8001892:	f000 f961 	bl	8001b58 <MX_ADC2_Init>
  MX_TIM3_Init();
 8001896:	f000 fad7 	bl	8001e48 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 800189a:	2201      	movs	r2, #1
 800189c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018a0:	4825      	ldr	r0, [pc, #148]	; (8001938 <main+0xe0>)
 80018a2:	f004 fae7 	bl	8005e74 <HAL_GPIO_WritePin>
  MPU6050_Init(&hi2c3);
 80018a6:	4825      	ldr	r0, [pc, #148]	; (800193c <main+0xe4>)
 80018a8:	f000 ffe5 	bl	8002876 <MPU6050_Init>
  UsrGpsL86Init(&huart5);
 80018ac:	4824      	ldr	r0, [pc, #144]	; (8001940 <main+0xe8>)
 80018ae:	f7ff fdb7 	bl	8001420 <UsrGpsL86Init>
  begin(&hadc1);
 80018b2:	4824      	ldr	r0, [pc, #144]	; (8001944 <main+0xec>)
 80018b4:	f7ff fb9c 	bl	8000ff0 <begin>
  /* ------ QUEUE RELATED ------ */
  Queue_Handler = xQueueCreate(2,sizeof(data));
 80018b8:	2200      	movs	r2, #0
 80018ba:	2140      	movs	r1, #64	; 0x40
 80018bc:	2002      	movs	r0, #2
 80018be:	f009 fd7b 	bl	800b3b8 <xQueueGenericCreate>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4a20      	ldr	r2, [pc, #128]	; (8001948 <main+0xf0>)
 80018c6:	6013      	str	r3, [r2, #0]
  if (Queue_Handler == NULL) {
 80018c8:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <main+0xf0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <main+0x7c>

      Error_Handler();
 80018d0:	f000 ffcc 	bl	800286c <Error_Handler>
  }

  /* ------ TASK RELATED ------ */
  xTaskCreate(measurements_task, "measure", 1024, NULL, 3, &Measurements_Handler);
 80018d4:	4b1d      	ldr	r3, [pc, #116]	; (800194c <main+0xf4>)
 80018d6:	9301      	str	r3, [sp, #4]
 80018d8:	2303      	movs	r3, #3
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2300      	movs	r3, #0
 80018de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018e2:	491b      	ldr	r1, [pc, #108]	; (8001950 <main+0xf8>)
 80018e4:	481b      	ldr	r0, [pc, #108]	; (8001954 <main+0xfc>)
 80018e6:	f00a fabe 	bl	800be66 <xTaskCreate>
  xTaskCreate(sender_task, "send data", 1024, NULL, 2, &Sender_Handler);
 80018ea:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <main+0x100>)
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	2302      	movs	r3, #2
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2300      	movs	r3, #0
 80018f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018f8:	4918      	ldr	r1, [pc, #96]	; (800195c <main+0x104>)
 80018fa:	4819      	ldr	r0, [pc, #100]	; (8001960 <main+0x108>)
 80018fc:	f00a fab3 	bl	800be66 <xTaskCreate>
  xTaskCreate(LED_task, "toggle LED", 128, NULL, 1, &LED_Handler);
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <main+0x10c>)
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	2301      	movs	r3, #1
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	2300      	movs	r3, #0
 800190a:	2280      	movs	r2, #128	; 0x80
 800190c:	4916      	ldr	r1, [pc, #88]	; (8001968 <main+0x110>)
 800190e:	4817      	ldr	r0, [pc, #92]	; (800196c <main+0x114>)
 8001910:	f00a faa9 	bl	800be66 <xTaskCreate>


  /* ------ SEMAPHORE/MUTEX RELATED ------ */
  PWM_Sem_Handler = xSemaphoreCreateBinary();
 8001914:	2203      	movs	r2, #3
 8001916:	2100      	movs	r1, #0
 8001918:	2001      	movs	r0, #1
 800191a:	f009 fd4d 	bl	800b3b8 <xQueueGenericCreate>
 800191e:	4603      	mov	r3, r0
 8001920:	4a13      	ldr	r2, [pc, #76]	; (8001970 <main+0x118>)
 8001922:	6013      	str	r3, [r2, #0]
  if (PWM_Sem_Handler == NULL) {
 8001924:	4b12      	ldr	r3, [pc, #72]	; (8001970 <main+0x118>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <main+0xd8>

        Error_Handler();
 800192c:	f000 ff9e 	bl	800286c <Error_Handler>
    }

  vTaskStartScheduler();
 8001930:	f00a fc22 	bl	800c178 <vTaskStartScheduler>


  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001934:	e7fe      	b.n	8001934 <main+0xdc>
 8001936:	bf00      	nop
 8001938:	48000400 	.word	0x48000400
 800193c:	20000fa8 	.word	0x20000fa8
 8001940:	20001094 	.word	0x20001094
 8001944:	20000e8c 	.word	0x20000e8c
 8001948:	2000143c 	.word	0x2000143c
 800194c:	20001430 	.word	0x20001430
 8001950:	08013fe4 	.word	0x08013fe4
 8001954:	08002251 	.word	0x08002251
 8001958:	20001434 	.word	0x20001434
 800195c:	08013fec 	.word	0x08013fec
 8001960:	08002649 	.word	0x08002649
 8001964:	20001438 	.word	0x20001438
 8001968:	08013ff8 	.word	0x08013ff8
 800196c:	080026a5 	.word	0x080026a5
 8001970:	20001440 	.word	0x20001440

08001974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b096      	sub	sp, #88	; 0x58
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	2244      	movs	r2, #68	; 0x44
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f00c fe73 	bl	800e66e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001988:	463b      	mov	r3, r7
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001996:	f44f 7000 	mov.w	r0, #512	; 0x200
 800199a:	f005 fb67 	bl	800706c <HAL_PWREx_ControlVoltageScaling>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019a4:	f000 ff62 	bl	800286c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019a8:	2302      	movs	r3, #2
 80019aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019b2:	2310      	movs	r3, #16
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b6:	2302      	movs	r3, #2
 80019b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019ba:	2302      	movs	r3, #2
 80019bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019be:	2301      	movs	r3, #1
 80019c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80019c2:	230a      	movs	r3, #10
 80019c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019c6:	2307      	movs	r3, #7
 80019c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019ca:	2302      	movs	r3, #2
 80019cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019ce:	2302      	movs	r3, #2
 80019d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d2:	f107 0314 	add.w	r3, r7, #20
 80019d6:	4618      	mov	r0, r3
 80019d8:	f005 fb9e 	bl	8007118 <HAL_RCC_OscConfig>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80019e2:	f000 ff43 	bl	800286c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e6:	230f      	movs	r3, #15
 80019e8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ea:	2303      	movs	r3, #3
 80019ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019fa:	463b      	mov	r3, r7
 80019fc:	2104      	movs	r1, #4
 80019fe:	4618      	mov	r0, r3
 8001a00:	f005 ff66 	bl	80078d0 <HAL_RCC_ClockConfig>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a0a:	f000 ff2f 	bl	800286c <Error_Handler>
  }
}
 8001a0e:	bf00      	nop
 8001a10:	3758      	adds	r7, #88	; 0x58
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b0a2      	sub	sp, #136	; 0x88
 8001a1a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	2288      	movs	r2, #136	; 0x88
 8001a20:	2100      	movs	r1, #0
 8001a22:	4618      	mov	r0, r3
 8001a24:	f00c fe23 	bl	800e66e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a2c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a2e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a32:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001a34:	2302      	movs	r3, #2
 8001a36:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001a3c:	2308      	movs	r3, #8
 8001a3e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a40:	2307      	movs	r3, #7
 8001a42:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001a4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a50:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a52:	463b      	mov	r3, r7
 8001a54:	4618      	mov	r0, r3
 8001a56:	f006 f991 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8001a60:	f000 ff04 	bl	800286c <Error_Handler>
  }
}
 8001a64:	bf00      	nop
 8001a66:	3788      	adds	r7, #136	; 0x88
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	; 0x28
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
 8001a8c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a8e:	4b2f      	ldr	r3, [pc, #188]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001a90:	4a2f      	ldr	r2, [pc, #188]	; (8001b50 <MX_ADC1_Init+0xe4>)
 8001a92:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a94:	4b2d      	ldr	r3, [pc, #180]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a9a:	4b2c      	ldr	r3, [pc, #176]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001aa0:	4b2a      	ldr	r3, [pc, #168]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aa6:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001aac:	4b27      	ldr	r3, [pc, #156]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001aae:	2204      	movs	r2, #4
 8001ab0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ab2:	4b26      	ldr	r3, [pc, #152]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ab8:	4b24      	ldr	r3, [pc, #144]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ac4:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001acc:	4b1f      	ldr	r3, [pc, #124]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad2:	4b1e      	ldr	r3, [pc, #120]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ad8:	4b1c      	ldr	r3, [pc, #112]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ae0:	4b1a      	ldr	r3, [pc, #104]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001ae6:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001aee:	4817      	ldr	r0, [pc, #92]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001af0:	f002 fb18 	bl	8004124 <HAL_ADC_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001afa:	f000 feb7 	bl	800286c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b02:	f107 031c 	add.w	r3, r7, #28
 8001b06:	4619      	mov	r1, r3
 8001b08:	4810      	ldr	r0, [pc, #64]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001b0a:	f003 fbe9 	bl	80052e0 <HAL_ADCEx_MultiModeConfigChannel>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001b14:	f000 feaa 	bl	800286c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8001b18:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <MX_ADC1_Init+0xe8>)
 8001b1a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b1c:	2306      	movs	r3, #6
 8001b1e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b24:	237f      	movs	r3, #127	; 0x7f
 8001b26:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b28:	2304      	movs	r3, #4
 8001b2a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	4619      	mov	r1, r3
 8001b34:	4805      	ldr	r0, [pc, #20]	; (8001b4c <MX_ADC1_Init+0xe0>)
 8001b36:	f002 fe19 	bl	800476c <HAL_ADC_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001b40:	f000 fe94 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	3728      	adds	r7, #40	; 0x28
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20000e8c 	.word	0x20000e8c
 8001b50:	50040000 	.word	0x50040000
 8001b54:	43210000 	.word	0x43210000

08001b58 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b5e:	463b      	mov	r3, r7
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
 8001b6c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001b6e:	4b29      	ldr	r3, [pc, #164]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b70:	4a29      	ldr	r2, [pc, #164]	; (8001c18 <MX_ADC2_Init+0xc0>)
 8001b72:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b74:	4b27      	ldr	r3, [pc, #156]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001b7a:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b80:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b86:	4b23      	ldr	r3, [pc, #140]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b8c:	4b21      	ldr	r3, [pc, #132]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b8e:	2204      	movs	r2, #4
 8001b90:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001b92:	4b20      	ldr	r3, [pc, #128]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b98:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001b9e:	4b1d      	ldr	r3, [pc, #116]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bac:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bb2:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001bce:	4811      	ldr	r0, [pc, #68]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bd0:	f002 faa8 	bl	8004124 <HAL_ADC_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8001bda:	f000 fe47 	bl	800286c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001bde:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <MX_ADC2_Init+0xc4>)
 8001be0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001be2:	2306      	movs	r3, #6
 8001be4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001be6:	2300      	movs	r3, #0
 8001be8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bea:	237f      	movs	r3, #127	; 0x7f
 8001bec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bee:	2304      	movs	r3, #4
 8001bf0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4806      	ldr	r0, [pc, #24]	; (8001c14 <MX_ADC2_Init+0xbc>)
 8001bfc:	f002 fdb6 	bl	800476c <HAL_ADC_ConfigChannel>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8001c06:	f000 fe31 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000ef0 	.word	0x20000ef0
 8001c18:	50040100 	.word	0x50040100
 8001c1c:	3ac04000 	.word	0x3ac04000

08001c20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c26:	4a1c      	ldr	r2, [pc, #112]	; (8001c98 <MX_I2C2_Init+0x78>)
 8001c28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c2c:	4a1b      	ldr	r2, [pc, #108]	; (8001c9c <MX_I2C2_Init+0x7c>)
 8001c2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001c30:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c36:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c38:	2201      	movs	r2, #1
 8001c3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001c42:	4b14      	ldr	r3, [pc, #80]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c48:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c4e:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c54:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c5a:	480e      	ldr	r0, [pc, #56]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c5c:	f004 f93a 	bl	8005ed4 <HAL_I2C_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001c66:	f000 fe01 	bl	800286c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4809      	ldr	r0, [pc, #36]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c6e:	f005 f957 	bl	8006f20 <HAL_I2CEx_ConfigAnalogFilter>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001c78:	f000 fdf8 	bl	800286c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_I2C2_Init+0x74>)
 8001c80:	f005 f999 	bl	8006fb6 <HAL_I2CEx_ConfigDigitalFilter>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001c8a:	f000 fdef 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000f54 	.word	0x20000f54
 8001c98:	40005800 	.word	0x40005800
 8001c9c:	10909cec 	.word	0x10909cec

08001ca0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001ca6:	4a1c      	ldr	r2, [pc, #112]	; (8001d18 <MX_I2C3_Init+0x78>)
 8001ca8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00702991;
 8001caa:	4b1a      	ldr	r3, [pc, #104]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cac:	4a1b      	ldr	r2, [pc, #108]	; (8001d1c <MX_I2C3_Init+0x7c>)
 8001cae:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001cb0:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cb6:	4b17      	ldr	r3, [pc, #92]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cbc:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001cc2:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cda:	480e      	ldr	r0, [pc, #56]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cdc:	f004 f8fa 	bl	8005ed4 <HAL_I2C_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001ce6:	f000 fdc1 	bl	800286c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cea:	2100      	movs	r1, #0
 8001cec:	4809      	ldr	r0, [pc, #36]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001cee:	f005 f917 	bl	8006f20 <HAL_I2CEx_ConfigAnalogFilter>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001cf8:	f000 fdb8 	bl	800286c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	4805      	ldr	r0, [pc, #20]	; (8001d14 <MX_I2C3_Init+0x74>)
 8001d00:	f005 f959 	bl	8006fb6 <HAL_I2CEx_ConfigDigitalFilter>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001d0a:	f000 fdaf 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000fa8 	.word	0x20000fa8
 8001d18:	40005c00 	.word	0x40005c00
 8001d1c:	00702991 	.word	0x00702991

08001d20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b096      	sub	sp, #88	; 0x58
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d26:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	611a      	str	r2, [r3, #16]
 8001d42:	615a      	str	r2, [r3, #20]
 8001d44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	222c      	movs	r2, #44	; 0x2c
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f00c fc8e 	bl	800e66e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d52:	4b3b      	ldr	r3, [pc, #236]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d54:	4a3b      	ldr	r2, [pc, #236]	; (8001e44 <MX_TIM1_Init+0x124>)
 8001d56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d58:	4b39      	ldr	r3, [pc, #228]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5e:	4b38      	ldr	r3, [pc, #224]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d64:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d6c:	4b34      	ldr	r3, [pc, #208]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d72:	4b33      	ldr	r3, [pc, #204]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d78:	4b31      	ldr	r3, [pc, #196]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d7e:	4830      	ldr	r0, [pc, #192]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001d80:	f006 fd8a 	bl	8008898 <HAL_TIM_PWM_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001d8a:	f000 fd6f 	bl	800286c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d9a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4827      	ldr	r0, [pc, #156]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001da2:	f007 fd77 	bl	8009894 <HAL_TIMEx_MasterConfigSynchronization>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001dac:	f000 fd5e 	bl	800286c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db0:	2360      	movs	r3, #96	; 0x60
 8001db2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001db8:	2300      	movs	r3, #0
 8001dba:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dcc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	481a      	ldr	r0, [pc, #104]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001dd6:	f006 ffc5 	bl	8008d64 <HAL_TIM_PWM_ConfigChannel>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001de0:	f000 fd44 	bl	800286c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001df8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dfc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e14:	1d3b      	adds	r3, r7, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4809      	ldr	r0, [pc, #36]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001e1a:	f007 fdc3 	bl	80099a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001e24:	f000 fd22 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001e2c:	f007 fc78 	bl	8009720 <HAL_TIMEx_PWMN_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e30:	4803      	ldr	r0, [pc, #12]	; (8001e40 <MX_TIM1_Init+0x120>)
 8001e32:	f001 fb3f 	bl	80034b4 <HAL_TIM_MspPostInit>

}
 8001e36:	bf00      	nop
 8001e38:	3758      	adds	r7, #88	; 0x58
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000ffc 	.word	0x20000ffc
 8001e44:	40012c00 	.word	0x40012c00

08001e48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08a      	sub	sp, #40	; 0x28
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e4e:	f107 031c 	add.w	r3, r7, #28
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
 8001e68:	615a      	str	r2, [r3, #20]
 8001e6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e6c:	4b23      	ldr	r3, [pc, #140]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e6e:	4a24      	ldr	r2, [pc, #144]	; (8001f00 <MX_TIM3_Init+0xb8>)
 8001e70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8001e72:	4b22      	ldr	r3, [pc, #136]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e74:	2207      	movs	r2, #7
 8001e76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e78:	4b20      	ldr	r3, [pc, #128]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e80:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001e84:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e86:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e92:	481a      	ldr	r0, [pc, #104]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001e94:	f006 fd00 	bl	8008898 <HAL_TIM_PWM_Init>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001e9e:	f000 fce5 	bl	800286c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4812      	ldr	r0, [pc, #72]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001eb2:	f007 fcef 	bl	8009894 <HAL_TIMEx_MasterConfigSynchronization>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001ebc:	f000 fcd6 	bl	800286c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ec0:	2360      	movs	r3, #96	; 0x60
 8001ec2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4809      	ldr	r0, [pc, #36]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001ed8:	f006 ff44 	bl	8008d64 <HAL_TIM_PWM_ConfigChannel>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001ee2:	f000 fcc3 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	4804      	ldr	r0, [pc, #16]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001eea:	f006 fd2d 	bl	8008948 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001eee:	4803      	ldr	r0, [pc, #12]	; (8001efc <MX_TIM3_Init+0xb4>)
 8001ef0:	f001 fae0 	bl	80034b4 <HAL_TIM_MspPostInit>

}
 8001ef4:	bf00      	nop
 8001ef6:	3728      	adds	r7, #40	; 0x28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20001048 	.word	0x20001048
 8001f00:	40000400 	.word	0x40000400

08001f04 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f0a:	4a15      	ldr	r2, [pc, #84]	; (8001f60 <MX_UART5_Init+0x5c>)
 8001f0c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f10:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f14:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f16:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f22:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f28:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2e:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f34:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f40:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f46:	4805      	ldr	r0, [pc, #20]	; (8001f5c <MX_UART5_Init+0x58>)
 8001f48:	f007 fded 	bl	8009b26 <HAL_UART_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001f52:	f000 fc8b 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20001094 	.word	0x20001094
 8001f60:	40005000 	.word	0x40005000

08001f64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f68:	4b14      	ldr	r3, [pc, #80]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f6a:	4a15      	ldr	r2, [pc, #84]	; (8001fc0 <MX_USART1_UART_Init+0x5c>)
 8001f6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f6e:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f76:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f94:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fa0:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fa6:	4805      	ldr	r0, [pc, #20]	; (8001fbc <MX_USART1_UART_Init+0x58>)
 8001fa8:	f007 fdbd 	bl	8009b26 <HAL_UART_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001fb2:	f000 fc5b 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	2000111c 	.word	0x2000111c
 8001fc0:	40013800 	.word	0x40013800

08001fc4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001fca:	4a15      	ldr	r2, [pc, #84]	; (8002020 <MX_USART2_UART_Init+0x5c>)
 8001fcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fce:	4b13      	ldr	r3, [pc, #76]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001fd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd6:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001fea:	220c      	movs	r2, #12
 8001fec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff4:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <MX_USART2_UART_Init+0x58>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_USART2_UART_Init+0x58>)
 8002002:	2200      	movs	r2, #0
 8002004:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <MX_USART2_UART_Init+0x58>)
 8002008:	f007 fd8d 	bl	8009b26 <HAL_UART_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002012:	f000 fc2b 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200011a4 	.word	0x200011a4
 8002020:	40004400 	.word	0x40004400

08002024 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002028:	4b14      	ldr	r3, [pc, #80]	; (800207c <MX_USART3_UART_Init+0x58>)
 800202a:	4a15      	ldr	r2, [pc, #84]	; (8002080 <MX_USART3_UART_Init+0x5c>)
 800202c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800202e:	4b13      	ldr	r3, [pc, #76]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002030:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002034:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800203c:	4b0f      	ldr	r3, [pc, #60]	; (800207c <MX_USART3_UART_Init+0x58>)
 800203e:	2200      	movs	r2, #0
 8002040:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002048:	4b0c      	ldr	r3, [pc, #48]	; (800207c <MX_USART3_UART_Init+0x58>)
 800204a:	220c      	movs	r2, #12
 800204c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204e:	4b0b      	ldr	r3, [pc, #44]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002050:	2200      	movs	r2, #0
 8002052:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002054:	4b09      	ldr	r3, [pc, #36]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800205a:	4b08      	ldr	r3, [pc, #32]	; (800207c <MX_USART3_UART_Init+0x58>)
 800205c:	2200      	movs	r2, #0
 800205e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002060:	4b06      	ldr	r3, [pc, #24]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002062:	2200      	movs	r2, #0
 8002064:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002066:	4805      	ldr	r0, [pc, #20]	; (800207c <MX_USART3_UART_Init+0x58>)
 8002068:	f007 fd5d 	bl	8009b26 <HAL_UART_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002072:	f000 fbfb 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	2000122c 	.word	0x2000122c
 8002080:	40004800 	.word	0x40004800

08002084 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800208a:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <MX_DMA_Init+0x38>)
 800208c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800208e:	4a0b      	ldr	r2, [pc, #44]	; (80020bc <MX_DMA_Init+0x38>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6493      	str	r3, [r2, #72]	; 0x48
 8002096:	4b09      	ldr	r3, [pc, #36]	; (80020bc <MX_DMA_Init+0x38>)
 8002098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2105      	movs	r1, #5
 80020a6:	2039      	movs	r0, #57	; 0x39
 80020a8:	f003 fa82 	bl	80055b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80020ac:	2039      	movs	r0, #57	; 0x39
 80020ae:	f003 fa9b 	bl	80055e8 <HAL_NVIC_EnableIRQ>

}
 80020b2:	bf00      	nop
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40021000 	.word	0x40021000

080020c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c6:	f107 0314 	add.w	r3, r7, #20
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
 80020d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d6:	4b5b      	ldr	r3, [pc, #364]	; (8002244 <MX_GPIO_Init+0x184>)
 80020d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020da:	4a5a      	ldr	r2, [pc, #360]	; (8002244 <MX_GPIO_Init+0x184>)
 80020dc:	f043 0304 	orr.w	r3, r3, #4
 80020e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020e2:	4b58      	ldr	r3, [pc, #352]	; (8002244 <MX_GPIO_Init+0x184>)
 80020e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ee:	4b55      	ldr	r3, [pc, #340]	; (8002244 <MX_GPIO_Init+0x184>)
 80020f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f2:	4a54      	ldr	r2, [pc, #336]	; (8002244 <MX_GPIO_Init+0x184>)
 80020f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020fa:	4b52      	ldr	r3, [pc, #328]	; (8002244 <MX_GPIO_Init+0x184>)
 80020fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	4b4f      	ldr	r3, [pc, #316]	; (8002244 <MX_GPIO_Init+0x184>)
 8002108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210a:	4a4e      	ldr	r2, [pc, #312]	; (8002244 <MX_GPIO_Init+0x184>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002112:	4b4c      	ldr	r3, [pc, #304]	; (8002244 <MX_GPIO_Init+0x184>)
 8002114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800211e:	4b49      	ldr	r3, [pc, #292]	; (8002244 <MX_GPIO_Init+0x184>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002122:	4a48      	ldr	r2, [pc, #288]	; (8002244 <MX_GPIO_Init+0x184>)
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800212a:	4b46      	ldr	r3, [pc, #280]	; (8002244 <MX_GPIO_Init+0x184>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	607b      	str	r3, [r7, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002136:	4b43      	ldr	r3, [pc, #268]	; (8002244 <MX_GPIO_Init+0x184>)
 8002138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800213a:	4a42      	ldr	r2, [pc, #264]	; (8002244 <MX_GPIO_Init+0x184>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002142:	4b40      	ldr	r3, [pc, #256]	; (8002244 <MX_GPIO_Init+0x184>)
 8002144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BAT_FULL_GPIO_Port, BAT_FULL_Pin, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	2104      	movs	r1, #4
 8002152:	483d      	ldr	r0, [pc, #244]	; (8002248 <MX_GPIO_Init+0x188>)
 8002154:	f003 fe8e 	bl	8005e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_12|BAT_LOW_Pin, GPIO_PIN_RESET);
 8002158:	2200      	movs	r2, #0
 800215a:	f249 0120 	movw	r1, #36896	; 0x9020
 800215e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002162:	f003 fe87 	bl	8005e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOST_ENABLE_GPIO_Port, BOOST_ENABLE_Pin, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800216c:	4837      	ldr	r0, [pc, #220]	; (800224c <MX_GPIO_Init+0x18c>)
 800216e:	f003 fe81 	bl	8005e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002178:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800217c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	4619      	mov	r1, r3
 8002188:	482f      	ldr	r0, [pc, #188]	; (8002248 <MX_GPIO_Init+0x188>)
 800218a:	f003 fcb1 	bl	8005af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BAT_FULL_Pin */
  GPIO_InitStruct.Pin = BAT_FULL_Pin;
 800218e:	2304      	movs	r3, #4
 8002190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BAT_FULL_GPIO_Port, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	4828      	ldr	r0, [pc, #160]	; (8002248 <MX_GPIO_Init+0x188>)
 80021a6:	f003 fca3 	bl	8005af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021aa:	2310      	movs	r3, #16
 80021ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021ae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c2:	f003 fc95 	bl	8005af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA12 BAT_LOW_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_12|BAT_LOW_Pin;
 80021c6:	f249 0320 	movw	r3, #36896	; 0x9020
 80021ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	4619      	mov	r1, r3
 80021de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021e2:	f003 fc85 	bl	8005af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GAS_D_Pin */
  GPIO_InitStruct.Pin = GAS_D_Pin;
 80021e6:	2304      	movs	r3, #4
 80021e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GAS_D_GPIO_Port, &GPIO_InitStruct);
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	4619      	mov	r1, r3
 80021f8:	4814      	ldr	r0, [pc, #80]	; (800224c <MX_GPIO_Init+0x18c>)
 80021fa:	f003 fc79 	bl	8005af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOST_ENABLE_Pin */
  GPIO_InitStruct.Pin = BOOST_ENABLE_Pin;
 80021fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002204:	2301      	movs	r3, #1
 8002206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220c:	2300      	movs	r3, #0
 800220e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BOOST_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	480d      	ldr	r0, [pc, #52]	; (800224c <MX_GPIO_Init+0x18c>)
 8002218:	f003 fc6a 	bl	8005af0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800221c:	2200      	movs	r2, #0
 800221e:	2105      	movs	r1, #5
 8002220:	200a      	movs	r0, #10
 8002222:	f003 f9c5 	bl	80055b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002226:	200a      	movs	r0, #10
 8002228:	f003 f9de 	bl	80055e8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800222c:	2200      	movs	r2, #0
 800222e:	2105      	movs	r1, #5
 8002230:	2028      	movs	r0, #40	; 0x28
 8002232:	f003 f9bd 	bl	80055b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002236:	2028      	movs	r0, #40	; 0x28
 8002238:	f003 f9d6 	bl	80055e8 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800223c:	bf00      	nop
 800223e:	3728      	adds	r7, #40	; 0x28
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40021000 	.word	0x40021000
 8002248:	48000800 	.word	0x48000800
 800224c:	48000400 	.word	0x48000400

08002250 <measurements_task>:

/* USER CODE BEGIN 4 */
	void measurements_task(void *pvParameters){
 8002250:	b580      	push	{r7, lr}
 8002252:	ed2d 8b02 	vpush	{d8}
 8002256:	b09c      	sub	sp, #112	; 0x70
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
		while(1)
		{
			shtc3_perform_measurements(&hi2c2, &temp, &hum);
 800225c:	4ab9      	ldr	r2, [pc, #740]	; (8002544 <measurements_task+0x2f4>)
 800225e:	49ba      	ldr	r1, [pc, #744]	; (8002548 <measurements_task+0x2f8>)
 8002260:	48ba      	ldr	r0, [pc, #744]	; (800254c <measurements_task+0x2fc>)
 8002262:	f000 ff7b 	bl	800315c <shtc3_perform_measurements>

			MPU6050_Read_All(&hi2c3, &imuData);
 8002266:	49ba      	ldr	r1, [pc, #744]	; (8002550 <measurements_task+0x300>)
 8002268:	48ba      	ldr	r0, [pc, #744]	; (8002554 <measurements_task+0x304>)
 800226a:	f000 fb5d 	bl	8002928 <MPU6050_Read_All>

			Usr_GpsL86GetValues(&gpsData);
 800226e:	48ba      	ldr	r0, [pc, #744]	; (8002558 <measurements_task+0x308>)
 8002270:	f7ff f8e6 	bl	8001440 <Usr_GpsL86GetValues>
			begin(&hadc1);
 8002274:	48b9      	ldr	r0, [pc, #740]	; (800255c <measurements_task+0x30c>)
 8002276:	f7fe febb 	bl	8000ff0 <begin>


			measuredData.lpg = readLPG(&hadc1);
 800227a:	48b8      	ldr	r0, [pc, #736]	; (800255c <measurements_task+0x30c>)
 800227c:	f7fe fede 	bl	800103c <readLPG>
 8002280:	eef0 7a40 	vmov.f32	s15, s0
 8002284:	4bb6      	ldr	r3, [pc, #728]	; (8002560 <measurements_task+0x310>)
 8002286:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			measuredData.smoke = readSmoke(&hadc1);
 800228a:	48b4      	ldr	r0, [pc, #720]	; (800255c <measurements_task+0x30c>)
 800228c:	f7fe ff22 	bl	80010d4 <readSmoke>
 8002290:	eef0 7a40 	vmov.f32	s15, s0
 8002294:	4bb2      	ldr	r3, [pc, #712]	; (8002560 <measurements_task+0x310>)
 8002296:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			measuredData.co = readCO(&hadc1);
 800229a:	48b0      	ldr	r0, [pc, #704]	; (800255c <measurements_task+0x30c>)
 800229c:	f7fe fef4 	bl	8001088 <readCO>
 80022a0:	eef0 7a40 	vmov.f32	s15, s0
 80022a4:	4bae      	ldr	r3, [pc, #696]	; (8002560 <measurements_task+0x310>)
 80022a6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			measuredData.humidity = hum;
 80022aa:	4ba6      	ldr	r3, [pc, #664]	; (8002544 <measurements_task+0x2f4>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4aac      	ldr	r2, [pc, #688]	; (8002560 <measurements_task+0x310>)
 80022b0:	6053      	str	r3, [r2, #4]
			measuredData.temperature = temp;
 80022b2:	4ba5      	ldr	r3, [pc, #660]	; (8002548 <measurements_task+0x2f8>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4aaa      	ldr	r2, [pc, #680]	; (8002560 <measurements_task+0x310>)
 80022b8:	6013      	str	r3, [r2, #0]
			measuredData.accelX = imuData.Ax;
 80022ba:	4ba5      	ldr	r3, [pc, #660]	; (8002550 <measurements_task+0x300>)
 80022bc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022c0:	49a7      	ldr	r1, [pc, #668]	; (8002560 <measurements_task+0x310>)
 80022c2:	e9c1 2306 	strd	r2, r3, [r1, #24]
			measuredData.accelY = imuData.Ay;
 80022c6:	4ba2      	ldr	r3, [pc, #648]	; (8002550 <measurements_task+0x300>)
 80022c8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80022cc:	49a4      	ldr	r1, [pc, #656]	; (8002560 <measurements_task+0x310>)
 80022ce:	e9c1 2308 	strd	r2, r3, [r1, #32]
			measuredData.accelZ = imuData.Az;
 80022d2:	4b9f      	ldr	r3, [pc, #636]	; (8002550 <measurements_task+0x300>)
 80022d4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80022d8:	49a1      	ldr	r1, [pc, #644]	; (8002560 <measurements_task+0x310>)
 80022da:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			measuredData.latitude = gpsData.lat;
 80022de:	4b9e      	ldr	r3, [pc, #632]	; (8002558 <measurements_task+0x308>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a9f      	ldr	r2, [pc, #636]	; (8002560 <measurements_task+0x310>)
 80022e4:	6093      	str	r3, [r2, #8]
			measuredData.longitude = gpsData.lon;
 80022e6:	4b9c      	ldr	r3, [pc, #624]	; (8002558 <measurements_task+0x308>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	4a9d      	ldr	r2, [pc, #628]	; (8002560 <measurements_task+0x310>)
 80022ec:	60d3      	str	r3, [r2, #12]
			measuredData.altitude = gpsData.altitudeInMeter;
 80022ee:	4b9a      	ldr	r3, [pc, #616]	; (8002558 <measurements_task+0x308>)
 80022f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f2:	4a9b      	ldr	r2, [pc, #620]	; (8002560 <measurements_task+0x310>)
 80022f4:	6113      	str	r3, [r2, #16]
			//float gpsTimeSnapshot = gpsData.fixedTime;
			//measuredData.time = gpsTimeSnapshot;
			measuredData.time = gpsData.fixedTime;
 80022f6:	4b98      	ldr	r3, [pc, #608]	; (8002558 <measurements_task+0x308>)
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	4a99      	ldr	r2, [pc, #612]	; (8002560 <measurements_task+0x310>)
 80022fc:	6153      	str	r3, [r2, #20]
			accx = measuredData.accelZ;
 80022fe:	4b98      	ldr	r3, [pc, #608]	; (8002560 <measurements_task+0x310>)
 8002300:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002304:	4610      	mov	r0, r2
 8002306:	4619      	mov	r1, r3
 8002308:	f7fe fc6e 	bl	8000be8 <__aeabi_d2f>
 800230c:	4603      	mov	r3, r0
 800230e:	4a95      	ldr	r2, [pc, #596]	; (8002564 <measurements_task+0x314>)
 8002310:	6013      	str	r3, [r2, #0]
			/*HAL_ADC_Start(&hadc2);
			HAL_ADC_PollForConversion(&hadc2, 100);
			measuredData.batStatus = (HAL_ADC_GetValue(&hadc2)*batMaxVoltage)/4095;
			HAL_ADC_Stop(&hadc2);*/

			accel = sqrt(square(imuData.Ax) + square(imuData.Ay) + square(imuData.Az));
 8002312:	4b8f      	ldr	r3, [pc, #572]	; (8002550 <measurements_task+0x300>)
 8002314:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002318:	4610      	mov	r0, r2
 800231a:	4619      	mov	r1, r3
 800231c:	f7fe fc64 	bl	8000be8 <__aeabi_d2f>
 8002320:	4603      	mov	r3, r0
 8002322:	ee00 3a10 	vmov	s0, r3
 8002326:	f000 fa7f 	bl	8002828 <square>
 800232a:	eeb0 8a40 	vmov.f32	s16, s0
 800232e:	4b88      	ldr	r3, [pc, #544]	; (8002550 <measurements_task+0x300>)
 8002330:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002334:	4610      	mov	r0, r2
 8002336:	4619      	mov	r1, r3
 8002338:	f7fe fc56 	bl	8000be8 <__aeabi_d2f>
 800233c:	4603      	mov	r3, r0
 800233e:	ee00 3a10 	vmov	s0, r3
 8002342:	f000 fa71 	bl	8002828 <square>
 8002346:	eef0 7a40 	vmov.f32	s15, s0
 800234a:	ee38 8a27 	vadd.f32	s16, s16, s15
 800234e:	4b80      	ldr	r3, [pc, #512]	; (8002550 <measurements_task+0x300>)
 8002350:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002354:	4610      	mov	r0, r2
 8002356:	4619      	mov	r1, r3
 8002358:	f7fe fc46 	bl	8000be8 <__aeabi_d2f>
 800235c:	4603      	mov	r3, r0
 800235e:	ee00 3a10 	vmov	s0, r3
 8002362:	f000 fa61 	bl	8002828 <square>
 8002366:	eef0 7a40 	vmov.f32	s15, s0
 800236a:	ee78 7a27 	vadd.f32	s15, s16, s15
 800236e:	ee17 0a90 	vmov	r0, s15
 8002372:	f7fe f8e9 	bl	8000548 <__aeabi_f2d>
 8002376:	4602      	mov	r2, r0
 8002378:	460b      	mov	r3, r1
 800237a:	ec43 2b10 	vmov	d0, r2, r3
 800237e:	f010 fadd 	bl	801293c <sqrt>
 8002382:	ec53 2b10 	vmov	r2, r3, d0
 8002386:	4610      	mov	r0, r2
 8002388:	4619      	mov	r1, r3
 800238a:	f7fe fc2d 	bl	8000be8 <__aeabi_d2f>
 800238e:	4603      	mov	r3, r0
 8002390:	4a75      	ldr	r2, [pc, #468]	; (8002568 <measurements_task+0x318>)
 8002392:	6013      	str	r3, [r2, #0]
			if (accel >= 2.0 ){
 8002394:	4b74      	ldr	r3, [pc, #464]	; (8002568 <measurements_task+0x318>)
 8002396:	edd3 7a00 	vldr	s15, [r3]
 800239a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800239e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a6:	db12      	blt.n	80023ce <measurements_task+0x17e>
				char buffer[100];
				sprintf(buffer, "11\n");
 80023a8:	f107 0308 	add.w	r3, r7, #8
 80023ac:	496f      	ldr	r1, [pc, #444]	; (800256c <measurements_task+0x31c>)
 80023ae:	4618      	mov	r0, r3
 80023b0:	f00c f8cc 	bl	800e54c <siprintf>
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer, strlen(buffer), 50);
 80023b4:	f107 0308 	add.w	r3, r7, #8
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fd ff59 	bl	8000270 <strlen>
 80023be:	4603      	mov	r3, r0
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	f107 0108 	add.w	r1, r7, #8
 80023c6:	2332      	movs	r3, #50	; 0x32
 80023c8:	4869      	ldr	r0, [pc, #420]	; (8002570 <measurements_task+0x320>)
 80023ca:	f007 fbfa 	bl	8009bc2 <HAL_UART_Transmit>
			}

			if (measuredData.batStatus <= voltageThresholdMinimum && !sameValueLow){
 80023ce:	4b64      	ldr	r3, [pc, #400]	; (8002560 <measurements_task+0x310>)
 80023d0:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80023d4:	4b67      	ldr	r3, [pc, #412]	; (8002574 <measurements_task+0x324>)
 80023d6:	edd3 7a00 	vldr	s15, [r3]
 80023da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e2:	d82f      	bhi.n	8002444 <measurements_task+0x1f4>
 80023e4:	4b64      	ldr	r3, [pc, #400]	; (8002578 <measurements_task+0x328>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	f083 0301 	eor.w	r3, r3, #1
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d028      	beq.n	8002444 <measurements_task+0x1f4>
				char buffer[100];
				sprintf(buffer,"10\n");
 80023f2:	f107 0308 	add.w	r3, r7, #8
 80023f6:	4961      	ldr	r1, [pc, #388]	; (800257c <measurements_task+0x32c>)
 80023f8:	4618      	mov	r0, r3
 80023fa:	f00c f8a7 	bl	800e54c <siprintf>
				HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen(buffer), 50);
 80023fe:	f107 0308 	add.w	r3, r7, #8
 8002402:	4618      	mov	r0, r3
 8002404:	f7fd ff34 	bl	8000270 <strlen>
 8002408:	4603      	mov	r3, r0
 800240a:	b29a      	uxth	r2, r3
 800240c:	f107 0108 	add.w	r1, r7, #8
 8002410:	2332      	movs	r3, #50	; 0x32
 8002412:	485b      	ldr	r0, [pc, #364]	; (8002580 <measurements_task+0x330>)
 8002414:	f007 fbd5 	bl	8009bc2 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer,strlen(buffer), 50);
 8002418:	f107 0308 	add.w	r3, r7, #8
 800241c:	4618      	mov	r0, r3
 800241e:	f7fd ff27 	bl	8000270 <strlen>
 8002422:	4603      	mov	r3, r0
 8002424:	b29a      	uxth	r2, r3
 8002426:	f107 0108 	add.w	r1, r7, #8
 800242a:	2332      	movs	r3, #50	; 0x32
 800242c:	4850      	ldr	r0, [pc, #320]	; (8002570 <measurements_task+0x320>)
 800242e:	f007 fbc8 	bl	8009bc2 <HAL_UART_Transmit>
				sameValueLow = true;
 8002432:	4b51      	ldr	r3, [pc, #324]	; (8002578 <measurements_task+0x328>)
 8002434:	2201      	movs	r2, #1
 8002436:	701a      	strb	r2, [r3, #0]
				sameValueMedium = false;
 8002438:	4b52      	ldr	r3, [pc, #328]	; (8002584 <measurements_task+0x334>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
				sameValueHigh = false;
 800243e:	4b52      	ldr	r3, [pc, #328]	; (8002588 <measurements_task+0x338>)
 8002440:	2200      	movs	r2, #0
 8002442:	701a      	strb	r2, [r3, #0]
			}

			if (measuredData.batStatus >= voltageThresholdMinimum && measuredData.batStatus <= voltageThresholdMaximum && !sameValueMedium){
 8002444:	4b46      	ldr	r3, [pc, #280]	; (8002560 <measurements_task+0x310>)
 8002446:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800244a:	4b4a      	ldr	r3, [pc, #296]	; (8002574 <measurements_task+0x324>)
 800244c:	edd3 7a00 	vldr	s15, [r3]
 8002450:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002458:	db3a      	blt.n	80024d0 <measurements_task+0x280>
 800245a:	4b41      	ldr	r3, [pc, #260]	; (8002560 <measurements_task+0x310>)
 800245c:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002460:	4b4a      	ldr	r3, [pc, #296]	; (800258c <measurements_task+0x33c>)
 8002462:	edd3 7a00 	vldr	s15, [r3]
 8002466:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800246a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246e:	d82f      	bhi.n	80024d0 <measurements_task+0x280>
 8002470:	4b44      	ldr	r3, [pc, #272]	; (8002584 <measurements_task+0x334>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	f083 0301 	eor.w	r3, r3, #1
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d028      	beq.n	80024d0 <measurements_task+0x280>
				char buffer[100];
				sprintf(buffer,"20\n");
 800247e:	f107 0308 	add.w	r3, r7, #8
 8002482:	4943      	ldr	r1, [pc, #268]	; (8002590 <measurements_task+0x340>)
 8002484:	4618      	mov	r0, r3
 8002486:	f00c f861 	bl	800e54c <siprintf>
				HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen(buffer), 50);
 800248a:	f107 0308 	add.w	r3, r7, #8
 800248e:	4618      	mov	r0, r3
 8002490:	f7fd feee 	bl	8000270 <strlen>
 8002494:	4603      	mov	r3, r0
 8002496:	b29a      	uxth	r2, r3
 8002498:	f107 0108 	add.w	r1, r7, #8
 800249c:	2332      	movs	r3, #50	; 0x32
 800249e:	4838      	ldr	r0, [pc, #224]	; (8002580 <measurements_task+0x330>)
 80024a0:	f007 fb8f 	bl	8009bc2 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer,strlen(buffer), 50);
 80024a4:	f107 0308 	add.w	r3, r7, #8
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fd fee1 	bl	8000270 <strlen>
 80024ae:	4603      	mov	r3, r0
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	f107 0108 	add.w	r1, r7, #8
 80024b6:	2332      	movs	r3, #50	; 0x32
 80024b8:	482d      	ldr	r0, [pc, #180]	; (8002570 <measurements_task+0x320>)
 80024ba:	f007 fb82 	bl	8009bc2 <HAL_UART_Transmit>
				sameValueLow = false;
 80024be:	4b2e      	ldr	r3, [pc, #184]	; (8002578 <measurements_task+0x328>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	701a      	strb	r2, [r3, #0]
				sameValueMedium = true;
 80024c4:	4b2f      	ldr	r3, [pc, #188]	; (8002584 <measurements_task+0x334>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	701a      	strb	r2, [r3, #0]
				sameValueHigh = false;
 80024ca:	4b2f      	ldr	r3, [pc, #188]	; (8002588 <measurements_task+0x338>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]
			}

			if (measuredData.batStatus >= voltageThresholdMaximum && !sameValueHigh){
 80024d0:	4b23      	ldr	r3, [pc, #140]	; (8002560 <measurements_task+0x310>)
 80024d2:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80024d6:	4b2d      	ldr	r3, [pc, #180]	; (800258c <measurements_task+0x33c>)
 80024d8:	edd3 7a00 	vldr	s15, [r3]
 80024dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e4:	db5b      	blt.n	800259e <measurements_task+0x34e>
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <measurements_task+0x338>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	f083 0301 	eor.w	r3, r3, #1
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d054      	beq.n	800259e <measurements_task+0x34e>
				char buffer[100];
				sprintf(buffer,"30\n");
 80024f4:	f107 0308 	add.w	r3, r7, #8
 80024f8:	4926      	ldr	r1, [pc, #152]	; (8002594 <measurements_task+0x344>)
 80024fa:	4618      	mov	r0, r3
 80024fc:	f00c f826 	bl	800e54c <siprintf>
				HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen(buffer), 50);
 8002500:	f107 0308 	add.w	r3, r7, #8
 8002504:	4618      	mov	r0, r3
 8002506:	f7fd feb3 	bl	8000270 <strlen>
 800250a:	4603      	mov	r3, r0
 800250c:	b29a      	uxth	r2, r3
 800250e:	f107 0108 	add.w	r1, r7, #8
 8002512:	2332      	movs	r3, #50	; 0x32
 8002514:	481a      	ldr	r0, [pc, #104]	; (8002580 <measurements_task+0x330>)
 8002516:	f007 fb54 	bl	8009bc2 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer,strlen(buffer), 50);
 800251a:	f107 0308 	add.w	r3, r7, #8
 800251e:	4618      	mov	r0, r3
 8002520:	f7fd fea6 	bl	8000270 <strlen>
 8002524:	4603      	mov	r3, r0
 8002526:	b29a      	uxth	r2, r3
 8002528:	f107 0108 	add.w	r1, r7, #8
 800252c:	2332      	movs	r3, #50	; 0x32
 800252e:	4810      	ldr	r0, [pc, #64]	; (8002570 <measurements_task+0x320>)
 8002530:	f007 fb47 	bl	8009bc2 <HAL_UART_Transmit>
				sameValueLow = false;
 8002534:	4b10      	ldr	r3, [pc, #64]	; (8002578 <measurements_task+0x328>)
 8002536:	2200      	movs	r2, #0
 8002538:	701a      	strb	r2, [r3, #0]
				sameValueMedium = false;
 800253a:	4b12      	ldr	r3, [pc, #72]	; (8002584 <measurements_task+0x334>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
 8002540:	e02a      	b.n	8002598 <measurements_task+0x348>
 8002542:	bf00      	nop
 8002544:	20001300 	.word	0x20001300
 8002548:	200012fc 	.word	0x200012fc
 800254c:	20000f54 	.word	0x20000f54
 8002550:	20001398 	.word	0x20001398
 8002554:	20000fa8 	.word	0x20000fa8
 8002558:	200013f0 	.word	0x200013f0
 800255c:	20000e8c 	.word	0x20000e8c
 8002560:	20001350 	.word	0x20001350
 8002564:	20001424 	.word	0x20001424
 8002568:	2000142c 	.word	0x2000142c
 800256c:	08014004 	.word	0x08014004
 8002570:	2000122c 	.word	0x2000122c
 8002574:	2000002c 	.word	0x2000002c
 8002578:	20001420 	.word	0x20001420
 800257c:	08014008 	.word	0x08014008
 8002580:	2000111c 	.word	0x2000111c
 8002584:	20001421 	.word	0x20001421
 8002588:	20001422 	.word	0x20001422
 800258c:	20000028 	.word	0x20000028
 8002590:	0801400c 	.word	0x0801400c
 8002594:	08014010 	.word	0x08014010
				sameValueHigh = true;
 8002598:	4b21      	ldr	r3, [pc, #132]	; (8002620 <measurements_task+0x3d0>)
 800259a:	2201      	movs	r2, #1
 800259c:	701a      	strb	r2, [r3, #0]
			}

			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)){
 800259e:	2104      	movs	r1, #4
 80025a0:	4820      	ldr	r0, [pc, #128]	; (8002624 <measurements_task+0x3d4>)
 80025a2:	f003 fc4f 	bl	8005e44 <HAL_GPIO_ReadPin>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d012      	beq.n	80025d2 <measurements_task+0x382>
				char buffer[100];
				sprintf(buffer,"40\n");
 80025ac:	f107 0308 	add.w	r3, r7, #8
 80025b0:	491d      	ldr	r1, [pc, #116]	; (8002628 <measurements_task+0x3d8>)
 80025b2:	4618      	mov	r0, r3
 80025b4:	f00b ffca 	bl	800e54c <siprintf>
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer,strlen(buffer), 50);
 80025b8:	f107 0308 	add.w	r3, r7, #8
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd fe57 	bl	8000270 <strlen>
 80025c2:	4603      	mov	r3, r0
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	f107 0108 	add.w	r1, r7, #8
 80025ca:	2332      	movs	r3, #50	; 0x32
 80025cc:	4817      	ldr	r0, [pc, #92]	; (800262c <measurements_task+0x3dc>)
 80025ce:	f007 faf8 	bl	8009bc2 <HAL_UART_Transmit>
			}

			unsigned long currentTime =  xTaskGetTickCount();
 80025d2:	f009 fee5 	bl	800c3a0 <xTaskGetTickCount>
 80025d6:	66f8      	str	r0, [r7, #108]	; 0x6c

			if( currentTime - lastSendTime >= sendInterval){
 80025d8:	4b15      	ldr	r3, [pc, #84]	; (8002630 <measurements_task+0x3e0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80025de:	1ad2      	subs	r2, r2, r3
 80025e0:	4b14      	ldr	r3, [pc, #80]	; (8002634 <measurements_task+0x3e4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d310      	bcc.n	800260a <measurements_task+0x3ba>
			if(xQueueSend(Queue_Handler,&measuredData,portMAX_DELAY) == pdPASS){
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <measurements_task+0x3e8>)
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	2300      	movs	r3, #0
 80025ee:	f04f 32ff 	mov.w	r2, #4294967295
 80025f2:	4912      	ldr	r1, [pc, #72]	; (800263c <measurements_task+0x3ec>)
 80025f4:	f008 ff3a 	bl	800b46c <xQueueGenericSend>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d102      	bne.n	8002604 <measurements_task+0x3b4>
				flag = 1;
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <measurements_task+0x3f0>)
 8002600:	2201      	movs	r2, #1
 8002602:	601a      	str	r2, [r3, #0]
			}
			lastSendTime = currentTime;
 8002604:	4a0a      	ldr	r2, [pc, #40]	; (8002630 <measurements_task+0x3e0>)
 8002606:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002608:	6013      	str	r3, [r2, #0]
			}
			watermark = uxTaskGetStackHighWaterMark(NULL);
 800260a:	2000      	movs	r0, #0
 800260c:	f00a f99e 	bl	800c94c <uxTaskGetStackHighWaterMark>
 8002610:	4603      	mov	r3, r0
 8002612:	4a0c      	ldr	r2, [pc, #48]	; (8002644 <measurements_task+0x3f4>)
 8002614:	6013      	str	r3, [r2, #0]
			vTaskDelay(pdMS_TO_TICKS(10));
 8002616:	200a      	movs	r0, #10
 8002618:	f009 fd7a 	bl	800c110 <vTaskDelay>
		{
 800261c:	e61e      	b.n	800225c <measurements_task+0xc>
 800261e:	bf00      	nop
 8002620:	20001422 	.word	0x20001422
 8002624:	48000400 	.word	0x48000400
 8002628:	08014014 	.word	0x08014014
 800262c:	2000122c 	.word	0x2000122c
 8002630:	20001428 	.word	0x20001428
 8002634:	20000030 	.word	0x20000030
 8002638:	2000143c 	.word	0x2000143c
 800263c:	20001350 	.word	0x20001350
 8002640:	20001304 	.word	0x20001304
 8002644:	20001394 	.word	0x20001394

08002648 <sender_task>:
		}
	}

	void sender_task(void *pvParameters){
 8002648:	b580      	push	{r7, lr}
 800264a:	b09c      	sub	sp, #112	; 0x70
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]

		while(1){
			if(xQueueReceive(Queue_Handler, &sendData, portMAX_DELAY) == pdPASS){
 8002650:	4b10      	ldr	r3, [pc, #64]	; (8002694 <sender_task+0x4c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	490f      	ldr	r1, [pc, #60]	; (8002698 <sender_task+0x50>)
 800265a:	4618      	mov	r0, r3
 800265c:	f009 f892 	bl	800b784 <xQueueReceive>
 8002660:	4603      	mov	r3, r0
 8002662:	2b01      	cmp	r3, #1
 8002664:	d1f4      	bne.n	8002650 <sender_task+0x8>
				char buffer[100];
				sprintf(buffer,"%d %d \n", sendData.humidity, sendData.temperature);
 8002666:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <sender_task+0x50>)
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <sender_task+0x50>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f107 000c 	add.w	r0, r7, #12
 8002672:	490a      	ldr	r1, [pc, #40]	; (800269c <sender_task+0x54>)
 8002674:	f00b ff6a 	bl	800e54c <siprintf>
				//xSemaphoreTake(AlarmMutex_Handler,portMAX_DELAY);
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer, strlen(buffer), 50);
 8002678:	f107 030c 	add.w	r3, r7, #12
 800267c:	4618      	mov	r0, r3
 800267e:	f7fd fdf7 	bl	8000270 <strlen>
 8002682:	4603      	mov	r3, r0
 8002684:	b29a      	uxth	r2, r3
 8002686:	f107 010c 	add.w	r1, r7, #12
 800268a:	2332      	movs	r3, #50	; 0x32
 800268c:	4804      	ldr	r0, [pc, #16]	; (80026a0 <sender_task+0x58>)
 800268e:	f007 fa98 	bl	8009bc2 <HAL_UART_Transmit>
			if(xQueueReceive(Queue_Handler, &sendData, portMAX_DELAY) == pdPASS){
 8002692:	e7dd      	b.n	8002650 <sender_task+0x8>
 8002694:	2000143c 	.word	0x2000143c
 8002698:	20001310 	.word	0x20001310
 800269c:	08014018 	.word	0x08014018
 80026a0:	2000122c 	.word	0x2000122c

080026a4 <LED_task>:
			//vTaskDelay(pdMS_TO_TICKS(0.5));
		}
	}


	void LED_task(void *pvParameters){
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]

		while(1){
			if(xSemaphoreTake(PWM_Sem_Handler,portMAX_DELAY) == pdTRUE){
 80026ac:	4b43      	ldr	r3, [pc, #268]	; (80027bc <LED_task+0x118>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f04f 31ff 	mov.w	r1, #4294967295
 80026b4:	4618      	mov	r0, r3
 80026b6:	f009 f945 	bl	800b944 <xQueueSemaphoreTake>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d1f5      	bne.n	80026ac <LED_task+0x8>

				if (state < 4){
 80026c0:	4b3f      	ldr	r3, [pc, #252]	; (80027c0 <LED_task+0x11c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	dc05      	bgt.n	80026d4 <LED_task+0x30>
							state++;
 80026c8:	4b3d      	ldr	r3, [pc, #244]	; (80027c0 <LED_task+0x11c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	3301      	adds	r3, #1
 80026ce:	4a3c      	ldr	r2, [pc, #240]	; (80027c0 <LED_task+0x11c>)
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	e002      	b.n	80026da <LED_task+0x36>
						}else state = 0;
 80026d4:	4b3a      	ldr	r3, [pc, #232]	; (80027c0 <LED_task+0x11c>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
					switch(state){
 80026da:	4b39      	ldr	r3, [pc, #228]	; (80027c0 <LED_task+0x11c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d8e4      	bhi.n	80026ac <LED_task+0x8>
 80026e2:	a201      	add	r2, pc, #4	; (adr r2, 80026e8 <LED_task+0x44>)
 80026e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e8:	080026fd 	.word	0x080026fd
 80026ec:	0800270f 	.word	0x0800270f
 80026f0:	08002741 	.word	0x08002741
 80026f4:	08002773 	.word	0x08002773
 80026f8:	080027a5 	.word	0x080027a5
							  case 0:
								  cmp_reg = 0;
 80026fc:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <LED_task+0x120>)
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
								  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,cmp_reg);
 8002702:	4b31      	ldr	r3, [pc, #196]	; (80027c8 <LED_task+0x124>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a2f      	ldr	r2, [pc, #188]	; (80027c4 <LED_task+0x120>)
 8002708:	6812      	ldr	r2, [r2, #0]
 800270a:	635a      	str	r2, [r3, #52]	; 0x34
								  break;
 800270c:	e055      	b.n	80027ba <LED_task+0x116>
							  case 1:
								  cmp_reg = 0.25 * htim3.Init.Period;
 800270e:	4b2e      	ldr	r3, [pc, #184]	; (80027c8 <LED_task+0x124>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	4618      	mov	r0, r3
 8002714:	f7fd fef6 	bl	8000504 <__aeabi_ui2d>
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <LED_task+0x128>)
 800271e:	f7fd ff6b 	bl	80005f8 <__aeabi_dmul>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4610      	mov	r0, r2
 8002728:	4619      	mov	r1, r3
 800272a:	f7fe fa3d 	bl	8000ba8 <__aeabi_d2uiz>
 800272e:	4603      	mov	r3, r0
 8002730:	4a24      	ldr	r2, [pc, #144]	; (80027c4 <LED_task+0x120>)
 8002732:	6013      	str	r3, [r2, #0]
								  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,cmp_reg);
 8002734:	4b24      	ldr	r3, [pc, #144]	; (80027c8 <LED_task+0x124>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a22      	ldr	r2, [pc, #136]	; (80027c4 <LED_task+0x120>)
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	635a      	str	r2, [r3, #52]	; 0x34
								  break;
 800273e:	e03c      	b.n	80027ba <LED_task+0x116>
							  case 2:
								  cmp_reg = 0.5 * htim3.Init.Period;
 8002740:	4b21      	ldr	r3, [pc, #132]	; (80027c8 <LED_task+0x124>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4618      	mov	r0, r3
 8002746:	f7fd fedd 	bl	8000504 <__aeabi_ui2d>
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	4b20      	ldr	r3, [pc, #128]	; (80027d0 <LED_task+0x12c>)
 8002750:	f7fd ff52 	bl	80005f8 <__aeabi_dmul>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4610      	mov	r0, r2
 800275a:	4619      	mov	r1, r3
 800275c:	f7fe fa24 	bl	8000ba8 <__aeabi_d2uiz>
 8002760:	4603      	mov	r3, r0
 8002762:	4a18      	ldr	r2, [pc, #96]	; (80027c4 <LED_task+0x120>)
 8002764:	6013      	str	r3, [r2, #0]
								  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,cmp_reg);
 8002766:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <LED_task+0x124>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a16      	ldr	r2, [pc, #88]	; (80027c4 <LED_task+0x120>)
 800276c:	6812      	ldr	r2, [r2, #0]
 800276e:	635a      	str	r2, [r3, #52]	; 0x34
								  break;
 8002770:	e023      	b.n	80027ba <LED_task+0x116>
							  case 3:
								  cmp_reg = 0.75 * htim3.Init.Period;
 8002772:	4b15      	ldr	r3, [pc, #84]	; (80027c8 <LED_task+0x124>)
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	4618      	mov	r0, r3
 8002778:	f7fd fec4 	bl	8000504 <__aeabi_ui2d>
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <LED_task+0x130>)
 8002782:	f7fd ff39 	bl	80005f8 <__aeabi_dmul>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f7fe fa0b 	bl	8000ba8 <__aeabi_d2uiz>
 8002792:	4603      	mov	r3, r0
 8002794:	4a0b      	ldr	r2, [pc, #44]	; (80027c4 <LED_task+0x120>)
 8002796:	6013      	str	r3, [r2, #0]
								  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,cmp_reg);
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <LED_task+0x124>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a09      	ldr	r2, [pc, #36]	; (80027c4 <LED_task+0x120>)
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	635a      	str	r2, [r3, #52]	; 0x34
								  break;
 80027a2:	e00a      	b.n	80027ba <LED_task+0x116>
							  case 4:
								  cmp_reg = 1 * htim3.Init.Period;
 80027a4:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <LED_task+0x124>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	4a06      	ldr	r2, [pc, #24]	; (80027c4 <LED_task+0x120>)
 80027aa:	6013      	str	r3, [r2, #0]
								  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,cmp_reg);
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <LED_task+0x124>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <LED_task+0x120>)
 80027b2:	6812      	ldr	r2, [r2, #0]
 80027b4:	635a      	str	r2, [r3, #52]	; 0x34
								  break;
 80027b6:	bf00      	nop
 80027b8:	e778      	b.n	80026ac <LED_task+0x8>
			if(xSemaphoreTake(PWM_Sem_Handler,portMAX_DELAY) == pdTRUE){
 80027ba:	e777      	b.n	80026ac <LED_task+0x8>
 80027bc:	20001440 	.word	0x20001440
 80027c0:	20001308 	.word	0x20001308
 80027c4:	20001390 	.word	0x20001390
 80027c8:	20001048 	.word	0x20001048
 80027cc:	3fd00000 	.word	0x3fd00000
 80027d0:	3fe00000 	.word	0x3fe00000
 80027d4:	3fe80000 	.word	0x3fe80000

080027d8 <HAL_GPIO_EXTI_Callback>:
					}
		}
	}
	}

	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	80fb      	strh	r3, [r7, #6]
		if(GPIO_Pin == GPIO_PIN_4){
 80027e2:	88fb      	ldrh	r3, [r7, #6]
 80027e4:	2b10      	cmp	r3, #16
 80027e6:	d117      	bne.n	8002818 <HAL_GPIO_EXTI_Callback+0x40>
		  BaseType_t task_woken = pdFALSE;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
		  xSemaphoreGiveFromISR(PWM_Sem_Handler,&task_woken);
 80027ec:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <HAL_GPIO_EXTI_Callback+0x48>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f107 020c 	add.w	r2, r7, #12
 80027f4:	4611      	mov	r1, r2
 80027f6:	4618      	mov	r0, r3
 80027f8:	f008 ff36 	bl	800b668 <xQueueGiveFromISR>

		  if(task_woken){
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00a      	beq.n	8002818 <HAL_GPIO_EXTI_Callback+0x40>
			  portYIELD_FROM_ISR(task_woken);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d007      	beq.n	8002818 <HAL_GPIO_EXTI_Callback+0x40>
 8002808:	4b06      	ldr	r3, [pc, #24]	; (8002824 <HAL_GPIO_EXTI_Callback+0x4c>)
 800280a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	f3bf 8f4f 	dsb	sy
 8002814:	f3bf 8f6f 	isb	sy

		  }
		}
	  }
 8002818:	bf00      	nop
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20001440 	.word	0x20001440
 8002824:	e000ed04 	.word	0xe000ed04

08002828 <square>:

	/* ------- HELPING FUNCTIONS ------- */
	float square(float number){
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	ed87 0a01 	vstr	s0, [r7, #4]
		return number*number;
 8002832:	edd7 7a01 	vldr	s15, [r7, #4]
 8002836:	ee67 7aa7 	vmul.f32	s15, s15, s15
	}
 800283a:	eeb0 0a67 	vmov.f32	s0, s15
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a04      	ldr	r2, [pc, #16]	; (8002868 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800285a:	f001 f9ed 	bl	8003c38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  /* USER CODE END Callback 1 */
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40001000 	.word	0x40001000

0800286c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002870:	b672      	cpsid	i
}
 8002872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002874:	e7fe      	b.n	8002874 <Error_Handler+0x8>

08002876 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b088      	sub	sp, #32
 800287a:	af04      	add	r7, sp, #16
 800287c:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800287e:	2364      	movs	r3, #100	; 0x64
 8002880:	9302      	str	r3, [sp, #8]
 8002882:	2301      	movs	r3, #1
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	f107 030f 	add.w	r3, r7, #15
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	2301      	movs	r3, #1
 800288e:	2275      	movs	r2, #117	; 0x75
 8002890:	21d0      	movs	r1, #208	; 0xd0
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f003 fedc 	bl	8006650 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	2b68      	cmp	r3, #104	; 0x68
 800289c:	d13d      	bne.n	800291a <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80028a2:	2364      	movs	r3, #100	; 0x64
 80028a4:	9302      	str	r3, [sp, #8]
 80028a6:	2301      	movs	r3, #1
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	f107 030e 	add.w	r3, r7, #14
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2301      	movs	r3, #1
 80028b2:	226b      	movs	r2, #107	; 0x6b
 80028b4:	21d0      	movs	r1, #208	; 0xd0
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f003 fdb6 	bl	8006428 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80028bc:	2307      	movs	r3, #7
 80028be:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80028c0:	2364      	movs	r3, #100	; 0x64
 80028c2:	9302      	str	r3, [sp, #8]
 80028c4:	2301      	movs	r3, #1
 80028c6:	9301      	str	r3, [sp, #4]
 80028c8:	f107 030e 	add.w	r3, r7, #14
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	2301      	movs	r3, #1
 80028d0:	2219      	movs	r2, #25
 80028d2:	21d0      	movs	r1, #208	; 0xd0
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f003 fda7 	bl	8006428 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 80028da:	2300      	movs	r3, #0
 80028dc:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80028de:	2364      	movs	r3, #100	; 0x64
 80028e0:	9302      	str	r3, [sp, #8]
 80028e2:	2301      	movs	r3, #1
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	f107 030e 	add.w	r3, r7, #14
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	2301      	movs	r3, #1
 80028ee:	221c      	movs	r2, #28
 80028f0:	21d0      	movs	r1, #208	; 0xd0
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f003 fd98 	bl	8006428 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 80028f8:	2300      	movs	r3, #0
 80028fa:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80028fc:	2364      	movs	r3, #100	; 0x64
 80028fe:	9302      	str	r3, [sp, #8]
 8002900:	2301      	movs	r3, #1
 8002902:	9301      	str	r3, [sp, #4]
 8002904:	f107 030e 	add.w	r3, r7, #14
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	2301      	movs	r3, #1
 800290c:	221b      	movs	r2, #27
 800290e:	21d0      	movs	r1, #208	; 0xd0
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f003 fd89 	bl	8006428 <HAL_I2C_Mem_Write>
        return 0;
 8002916:	2300      	movs	r3, #0
 8002918:	e000      	b.n	800291c <MPU6050_Init+0xa6>
    }
    return 1;
 800291a:	2301      	movs	r3, #1
}
 800291c:	4618      	mov	r0, r3
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	0000      	movs	r0, r0
	...

08002928 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8002928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800292c:	b094      	sub	sp, #80	; 0x50
 800292e:	af04      	add	r7, sp, #16
 8002930:	6078      	str	r0, [r7, #4]
 8002932:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8002934:	2364      	movs	r3, #100	; 0x64
 8002936:	9302      	str	r3, [sp, #8]
 8002938:	230e      	movs	r3, #14
 800293a:	9301      	str	r3, [sp, #4]
 800293c:	f107 0308 	add.w	r3, r7, #8
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	2301      	movs	r3, #1
 8002944:	223b      	movs	r2, #59	; 0x3b
 8002946:	21d0      	movs	r1, #208	; 0xd0
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f003 fe81 	bl	8006650 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800294e:	7a3b      	ldrb	r3, [r7, #8]
 8002950:	021b      	lsls	r3, r3, #8
 8002952:	b21a      	sxth	r2, r3
 8002954:	7a7b      	ldrb	r3, [r7, #9]
 8002956:	b21b      	sxth	r3, r3
 8002958:	4313      	orrs	r3, r2
 800295a:	b21a      	sxth	r2, r3
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8002960:	7abb      	ldrb	r3, [r7, #10]
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	b21a      	sxth	r2, r3
 8002966:	7afb      	ldrb	r3, [r7, #11]
 8002968:	b21b      	sxth	r3, r3
 800296a:	4313      	orrs	r3, r2
 800296c:	b21a      	sxth	r2, r3
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8002972:	7b3b      	ldrb	r3, [r7, #12]
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	b21a      	sxth	r2, r3
 8002978:	7b7b      	ldrb	r3, [r7, #13]
 800297a:	b21b      	sxth	r3, r3
 800297c:	4313      	orrs	r3, r2
 800297e:	b21a      	sxth	r2, r3
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8002984:	7bbb      	ldrb	r3, [r7, #14]
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	b21a      	sxth	r2, r3
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	b21b      	sxth	r3, r3
 800298e:	4313      	orrs	r3, r2
 8002990:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8002992:	7c3b      	ldrb	r3, [r7, #16]
 8002994:	021b      	lsls	r3, r3, #8
 8002996:	b21a      	sxth	r2, r3
 8002998:	7c7b      	ldrb	r3, [r7, #17]
 800299a:	b21b      	sxth	r3, r3
 800299c:	4313      	orrs	r3, r2
 800299e:	b21a      	sxth	r2, r3
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 80029a4:	7cbb      	ldrb	r3, [r7, #18]
 80029a6:	021b      	lsls	r3, r3, #8
 80029a8:	b21a      	sxth	r2, r3
 80029aa:	7cfb      	ldrb	r3, [r7, #19]
 80029ac:	b21b      	sxth	r3, r3
 80029ae:	4313      	orrs	r3, r2
 80029b0:	b21a      	sxth	r2, r3
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 80029b6:	7d3b      	ldrb	r3, [r7, #20]
 80029b8:	021b      	lsls	r3, r3, #8
 80029ba:	b21a      	sxth	r2, r3
 80029bc:	7d7b      	ldrb	r3, [r7, #21]
 80029be:	b21b      	sxth	r3, r3
 80029c0:	4313      	orrs	r3, r2
 80029c2:	b21a      	sxth	r2, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fd fda8 	bl	8000524 <__aeabi_i2d>
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	4bbd      	ldr	r3, [pc, #756]	; (8002cd0 <MPU6050_Read_All+0x3a8>)
 80029da:	f7fd ff37 	bl	800084c <__aeabi_ddiv>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	6839      	ldr	r1, [r7, #0]
 80029e4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fd fd98 	bl	8000524 <__aeabi_i2d>
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	4bb5      	ldr	r3, [pc, #724]	; (8002cd0 <MPU6050_Read_All+0x3a8>)
 80029fa:	f7fd ff27 	bl	800084c <__aeabi_ddiv>
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	6839      	ldr	r1, [r7, #0]
 8002a04:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fd fd88 	bl	8000524 <__aeabi_i2d>
 8002a14:	a3a8      	add	r3, pc, #672	; (adr r3, 8002cb8 <MPU6050_Read_All+0x390>)
 8002a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a1a:	f7fd ff17 	bl	800084c <__aeabi_ddiv>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	6839      	ldr	r1, [r7, #0]
 8002a24:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8002a28:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002a2c:	ee07 3a90 	vmov	s15, r3
 8002a30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a34:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8002cd4 <MPU6050_Read_All+0x3ac>
 8002a38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a3c:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002cd8 <MPU6050_Read_All+0x3b0>
 8002a40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fd fd67 	bl	8000524 <__aeabi_i2d>
 8002a56:	a39a      	add	r3, pc, #616	; (adr r3, 8002cc0 <MPU6050_Read_All+0x398>)
 8002a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5c:	f7fd fef6 	bl	800084c <__aeabi_ddiv>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	6839      	ldr	r1, [r7, #0]
 8002a66:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fd fd57 	bl	8000524 <__aeabi_i2d>
 8002a76:	a392      	add	r3, pc, #584	; (adr r3, 8002cc0 <MPU6050_Read_All+0x398>)
 8002a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7c:	f7fd fee6 	bl	800084c <__aeabi_ddiv>
 8002a80:	4602      	mov	r2, r0
 8002a82:	460b      	mov	r3, r1
 8002a84:	6839      	ldr	r1, [r7, #0]
 8002a86:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7fd fd47 	bl	8000524 <__aeabi_i2d>
 8002a96:	a38a      	add	r3, pc, #552	; (adr r3, 8002cc0 <MPU6050_Read_All+0x398>)
 8002a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9c:	f7fd fed6 	bl	800084c <__aeabi_ddiv>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8002aaa:	f001 f8d9 	bl	8003c60 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	4b8a      	ldr	r3, [pc, #552]	; (8002cdc <MPU6050_Read_All+0x3b4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fd fd24 	bl	8000504 <__aeabi_ui2d>
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	4b87      	ldr	r3, [pc, #540]	; (8002ce0 <MPU6050_Read_All+0x3b8>)
 8002ac2:	f7fd fec3 	bl	800084c <__aeabi_ddiv>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8002ace:	f001 f8c7 	bl	8003c60 <HAL_GetTick>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	4a81      	ldr	r2, [pc, #516]	; (8002cdc <MPU6050_Read_All+0x3b4>)
 8002ad6:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae6:	fb03 f202 	mul.w	r2, r3, r2
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002af0:	4619      	mov	r1, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002af8:	fb01 f303 	mul.w	r3, r1, r3
 8002afc:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7fd fd10 	bl	8000524 <__aeabi_i2d>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	ec43 2b10 	vmov	d0, r2, r3
 8002b0c:	f00f ff16 	bl	801293c <sqrt>
 8002b10:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8002b14:	f04f 0200 	mov.w	r2, #0
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002b20:	f7fd ffd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d11f      	bne.n	8002b6a <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fd fcf7 	bl	8000524 <__aeabi_i2d>
 8002b36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b3a:	f7fd fe87 	bl	800084c <__aeabi_ddiv>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	ec43 2b17 	vmov	d7, r2, r3
 8002b46:	eeb0 0a47 	vmov.f32	s0, s14
 8002b4a:	eef0 0a67 	vmov.f32	s1, s15
 8002b4e:	f00f ff23 	bl	8012998 <atan>
 8002b52:	ec51 0b10 	vmov	r0, r1, d0
 8002b56:	a35c      	add	r3, pc, #368	; (adr r3, 8002cc8 <MPU6050_Read_All+0x3a0>)
 8002b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5c:	f7fd fd4c 	bl	80005f8 <__aeabi_dmul>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002b68:	e005      	b.n	8002b76 <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8002b6a:	f04f 0200 	mov.w	r2, #0
 8002b6e:	f04f 0300 	mov.w	r3, #0
 8002b72:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b7c:	425b      	negs	r3, r3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fd fcd0 	bl	8000524 <__aeabi_i2d>
 8002b84:	4682      	mov	sl, r0
 8002b86:	468b      	mov	fp, r1
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fd fcc8 	bl	8000524 <__aeabi_i2d>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	ec43 2b11 	vmov	d1, r2, r3
 8002b9c:	ec4b ab10 	vmov	d0, sl, fp
 8002ba0:	f00f fe1a 	bl	80127d8 <atan2>
 8002ba4:	ec51 0b10 	vmov	r0, r1, d0
 8002ba8:	a347      	add	r3, pc, #284	; (adr r3, 8002cc8 <MPU6050_Read_All+0x3a0>)
 8002baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bae:	f7fd fd23 	bl	80005f8 <__aeabi_dmul>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	4b49      	ldr	r3, [pc, #292]	; (8002ce4 <MPU6050_Read_All+0x3bc>)
 8002bc0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002bc4:	f7fd ff8a 	bl	8000adc <__aeabi_dcmplt>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00a      	beq.n	8002be4 <MPU6050_Read_All+0x2bc>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	4b43      	ldr	r3, [pc, #268]	; (8002ce8 <MPU6050_Read_All+0x3c0>)
 8002bda:	f7fd ff9d 	bl	8000b18 <__aeabi_dcmpgt>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d114      	bne.n	8002c0e <MPU6050_Read_All+0x2e6>
 8002be4:	f04f 0200 	mov.w	r2, #0
 8002be8:	4b3f      	ldr	r3, [pc, #252]	; (8002ce8 <MPU6050_Read_All+0x3c0>)
 8002bea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002bee:	f7fd ff93 	bl	8000b18 <__aeabi_dcmpgt>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d015      	beq.n	8002c24 <MPU6050_Read_All+0x2fc>
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	4b38      	ldr	r3, [pc, #224]	; (8002ce4 <MPU6050_Read_All+0x3bc>)
 8002c04:	f7fd ff6a 	bl	8000adc <__aeabi_dcmplt>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8002c0e:	4937      	ldr	r1, [pc, #220]	; (8002cec <MPU6050_Read_All+0x3c4>)
 8002c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c14:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002c18:	6839      	ldr	r1, [r7, #0]
 8002c1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c1e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002c22:	e014      	b.n	8002c4e <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8002c2a:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002c2e:	eeb0 1a47 	vmov.f32	s2, s14
 8002c32:	eef0 1a67 	vmov.f32	s3, s15
 8002c36:	ed97 0b06 	vldr	d0, [r7, #24]
 8002c3a:	482c      	ldr	r0, [pc, #176]	; (8002cec <MPU6050_Read_All+0x3c4>)
 8002c3c:	f000 f85a 	bl	8002cf4 <Kalman_getAngle>
 8002c40:	eeb0 7a40 	vmov.f32	s14, s0
 8002c44:	eef0 7a60 	vmov.f32	s15, s1
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002c54:	4690      	mov	r8, r2
 8002c56:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <MPU6050_Read_All+0x3c0>)
 8002c60:	4640      	mov	r0, r8
 8002c62:	4649      	mov	r1, r9
 8002c64:	f7fd ff58 	bl	8000b18 <__aeabi_dcmpgt>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d008      	beq.n	8002c80 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002c74:	4614      	mov	r4, r2
 8002c76:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8002c86:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002c8a:	eeb0 1a47 	vmov.f32	s2, s14
 8002c8e:	eef0 1a67 	vmov.f32	s3, s15
 8002c92:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002c96:	4816      	ldr	r0, [pc, #88]	; (8002cf0 <MPU6050_Read_All+0x3c8>)
 8002c98:	f000 f82c 	bl	8002cf4 <Kalman_getAngle>
 8002c9c:	eeb0 7a40 	vmov.f32	s14, s0
 8002ca0:	eef0 7a60 	vmov.f32	s15, s1
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 8002caa:	bf00      	nop
 8002cac:	3740      	adds	r7, #64	; 0x40
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cb4:	f3af 8000 	nop.w
 8002cb8:	00000000 	.word	0x00000000
 8002cbc:	40cc2900 	.word	0x40cc2900
 8002cc0:	00000000 	.word	0x00000000
 8002cc4:	40606000 	.word	0x40606000
 8002cc8:	1a63c1f8 	.word	0x1a63c1f8
 8002ccc:	404ca5dc 	.word	0x404ca5dc
 8002cd0:	40d00000 	.word	0x40d00000
 8002cd4:	43aa0000 	.word	0x43aa0000
 8002cd8:	42121eb8 	.word	0x42121eb8
 8002cdc:	20001444 	.word	0x20001444
 8002ce0:	408f4000 	.word	0x408f4000
 8002ce4:	c0568000 	.word	0xc0568000
 8002ce8:	40568000 	.word	0x40568000
 8002cec:	20000080 	.word	0x20000080
 8002cf0:	20000038 	.word	0x20000038

08002cf4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8002cf4:	b5b0      	push	{r4, r5, r7, lr}
 8002cf6:	b096      	sub	sp, #88	; 0x58
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	61f8      	str	r0, [r7, #28]
 8002cfc:	ed87 0b04 	vstr	d0, [r7, #16]
 8002d00:	ed87 1b02 	vstr	d1, [r7, #8]
 8002d04:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002d0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d12:	f7fd fab9 	bl	8000288 <__aeabi_dsub>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002d24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002d28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d2c:	f7fd fc64 	bl	80005f8 <__aeabi_dmul>
 8002d30:	4602      	mov	r2, r0
 8002d32:	460b      	mov	r3, r1
 8002d34:	4620      	mov	r0, r4
 8002d36:	4629      	mov	r1, r5
 8002d38:	f7fd faa8 	bl	800028c <__adddf3>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	69f9      	ldr	r1, [r7, #28]
 8002d42:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d56:	f7fd fc4f 	bl	80005f8 <__aeabi_dmul>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4619      	mov	r1, r3
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002d68:	f7fd fa8e 	bl	8000288 <__aeabi_dsub>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4610      	mov	r0, r2
 8002d72:	4619      	mov	r1, r3
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002d7a:	f7fd fa85 	bl	8000288 <__aeabi_dsub>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4610      	mov	r0, r2
 8002d84:	4619      	mov	r1, r3
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8c:	f7fd fa7e 	bl	800028c <__adddf3>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4610      	mov	r0, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d9c:	f7fd fc2c 	bl	80005f8 <__aeabi_dmul>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4620      	mov	r0, r4
 8002da6:	4629      	mov	r1, r5
 8002da8:	f7fd fa70 	bl	800028c <__adddf3>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	69f9      	ldr	r1, [r7, #28]
 8002db2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002dc6:	f7fd fc17 	bl	80005f8 <__aeabi_dmul>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	460b      	mov	r3, r1
 8002dce:	4620      	mov	r0, r4
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	f7fd fa59 	bl	8000288 <__aeabi_dsub>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	69f9      	ldr	r1, [r7, #28]
 8002ddc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002df0:	f7fd fc02 	bl	80005f8 <__aeabi_dmul>
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	4620      	mov	r0, r4
 8002dfa:	4629      	mov	r1, r5
 8002dfc:	f7fd fa44 	bl	8000288 <__aeabi_dsub>
 8002e00:	4602      	mov	r2, r0
 8002e02:	460b      	mov	r3, r1
 8002e04:	69f9      	ldr	r1, [r7, #28]
 8002e06:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002e16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e1a:	f7fd fbed 	bl	80005f8 <__aeabi_dmul>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	460b      	mov	r3, r1
 8002e22:	4620      	mov	r0, r4
 8002e24:	4629      	mov	r1, r5
 8002e26:	f7fd fa31 	bl	800028c <__adddf3>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	69f9      	ldr	r1, [r7, #28]
 8002e30:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002e40:	f7fd fa24 	bl	800028c <__adddf3>
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002e52:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e56:	f7fd fcf9 	bl	800084c <__aeabi_ddiv>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002e68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e6c:	f7fd fcee 	bl	800084c <__aeabi_ddiv>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002e7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e82:	f7fd fa01 	bl	8000288 <__aeabi_dsub>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002e94:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e9c:	f7fd fbac 	bl	80005f8 <__aeabi_dmul>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	4620      	mov	r0, r4
 8002ea6:	4629      	mov	r1, r5
 8002ea8:	f7fd f9f0 	bl	800028c <__adddf3>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	69f9      	ldr	r1, [r7, #28]
 8002eb2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002ebc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002ec0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002ec4:	f7fd fb98 	bl	80005f8 <__aeabi_dmul>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4620      	mov	r0, r4
 8002ece:	4629      	mov	r1, r5
 8002ed0:	f7fd f9dc 	bl	800028c <__adddf3>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	69f9      	ldr	r1, [r7, #28]
 8002eda:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002ee4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002eee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002ef8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f00:	f7fd fb7a 	bl	80005f8 <__aeabi_dmul>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	4620      	mov	r0, r4
 8002f0a:	4629      	mov	r1, r5
 8002f0c:	f7fd f9bc 	bl	8000288 <__aeabi_dsub>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	69f9      	ldr	r1, [r7, #28]
 8002f16:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002f20:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f24:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f28:	f7fd fb66 	bl	80005f8 <__aeabi_dmul>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	4620      	mov	r0, r4
 8002f32:	4629      	mov	r1, r5
 8002f34:	f7fd f9a8 	bl	8000288 <__aeabi_dsub>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	69f9      	ldr	r1, [r7, #28]
 8002f3e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002f48:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002f4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f50:	f7fd fb52 	bl	80005f8 <__aeabi_dmul>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4620      	mov	r0, r4
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	f7fd f994 	bl	8000288 <__aeabi_dsub>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	69f9      	ldr	r1, [r7, #28]
 8002f66:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002f70:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002f74:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f78:	f7fd fb3e 	bl	80005f8 <__aeabi_dmul>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4620      	mov	r0, r4
 8002f82:	4629      	mov	r1, r5
 8002f84:	f7fd f980 	bl	8000288 <__aeabi_dsub>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	69f9      	ldr	r1, [r7, #28]
 8002f8e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002f98:	ec43 2b17 	vmov	d7, r2, r3
};
 8002f9c:	eeb0 0a47 	vmov.f32	s0, s14
 8002fa0:	eef0 0a67 	vmov.f32	s1, s15
 8002fa4:	3758      	adds	r7, #88	; 0x58
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bdb0      	pop	{r4, r5, r7, pc}

08002faa <checkCRC>:
  return res == HAL_OK;
}


static uint32_t checkCRC(uint16_t value, uint8_t expected)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b085      	sub	sp, #20
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	460a      	mov	r2, r1
 8002fb4:	80fb      	strh	r3, [r7, #6]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	717b      	strb	r3, [r7, #5]
	uint8_t data[2] = {value >> 8, value & 0xFF};
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	0a1b      	lsrs	r3, r3, #8
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	723b      	strb	r3, [r7, #8]
 8002fc4:	88fb      	ldrh	r3, [r7, #6]
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	727b      	strb	r3, [r7, #9]
	uint8_t crc = 0xFF;
 8002fca:	23ff      	movs	r3, #255	; 0xff
 8002fcc:	73fb      	strb	r3, [r7, #15]
	uint8_t poly = 0x31;
 8002fce:	2331      	movs	r3, #49	; 0x31
 8002fd0:	733b      	strb	r3, [r7, #12]

	for (uint8_t indi = 0; indi < 2; indi++) {
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	73bb      	strb	r3, [r7, #14]
 8002fd6:	e023      	b.n	8003020 <checkCRC+0x76>
		crc ^= data[indi];
 8002fd8:	7bbb      	ldrb	r3, [r7, #14]
 8002fda:	3310      	adds	r3, #16
 8002fdc:	443b      	add	r3, r7
 8002fde:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8002fe2:	7bfb      	ldrb	r3, [r7, #15]
 8002fe4:	4053      	eors	r3, r2
 8002fe6:	73fb      	strb	r3, [r7, #15]
		for (uint8_t indj = 0; indj < 8; indj++) {
 8002fe8:	2300      	movs	r3, #0
 8002fea:	737b      	strb	r3, [r7, #13]
 8002fec:	e012      	b.n	8003014 <checkCRC+0x6a>
			if (crc & 0x80) {
 8002fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	da08      	bge.n	8003008 <checkCRC+0x5e>
				crc = (uint8_t)((crc << 1) ^ poly);
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	b25a      	sxtb	r2, r3
 8002ffc:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8003000:	4053      	eors	r3, r2
 8003002:	b25b      	sxtb	r3, r3
 8003004:	73fb      	strb	r3, [r7, #15]
 8003006:	e002      	b.n	800300e <checkCRC+0x64>
			} else {
				crc <<= 1;
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	73fb      	strb	r3, [r7, #15]
		for (uint8_t indj = 0; indj < 8; indj++) {
 800300e:	7b7b      	ldrb	r3, [r7, #13]
 8003010:	3301      	adds	r3, #1
 8003012:	737b      	strb	r3, [r7, #13]
 8003014:	7b7b      	ldrb	r3, [r7, #13]
 8003016:	2b07      	cmp	r3, #7
 8003018:	d9e9      	bls.n	8002fee <checkCRC+0x44>
	for (uint8_t indi = 0; indi < 2; indi++) {
 800301a:	7bbb      	ldrb	r3, [r7, #14]
 800301c:	3301      	adds	r3, #1
 800301e:	73bb      	strb	r3, [r7, #14]
 8003020:	7bbb      	ldrb	r3, [r7, #14]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d9d8      	bls.n	8002fd8 <checkCRC+0x2e>
			}
		}
	}

	if (expected ^ crc)	{
 8003026:	797a      	ldrb	r2, [r7, #5]
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	429a      	cmp	r2, r3
 800302c:	d001      	beq.n	8003032 <checkCRC+0x88>
    return 0;
 800302e:	2300      	movs	r3, #0
 8003030:	e000      	b.n	8003034 <checkCRC+0x8a>
	}
  return 1;
 8003032:	2301      	movs	r3, #1
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <_read_values>:

static uint32_t _read_values(uint8_t* data, int32_t* out_temp, int32_t* out_hum)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  // Check CRC
  uint32_t raw_hum = data[0] << 8 | data[1];
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	021b      	lsls	r3, r3, #8
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	3201      	adds	r2, #1
 8003056:	7812      	ldrb	r2, [r2, #0]
 8003058:	4313      	orrs	r3, r2
 800305a:	617b      	str	r3, [r7, #20]
  uint32_t raw_temp = data[3] << 8 | data[4];
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	3303      	adds	r3, #3
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	3204      	adds	r2, #4
 8003068:	7812      	ldrb	r2, [r2, #0]
 800306a:	4313      	orrs	r3, r2
 800306c:	613b      	str	r3, [r7, #16]

  if (!checkCRC(raw_hum, data[2])) {
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	3302      	adds	r3, #2
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	4610      	mov	r0, r2
 800307c:	f7ff ff95 	bl	8002faa <checkCRC>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <_read_values+0x4a>
    return 0;
 8003086:	2300      	movs	r3, #0
 8003088:	e02e      	b.n	80030e8 <_read_values+0xa8>
  }
  if (!checkCRC(raw_temp, data[5])) {
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	b29a      	uxth	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	3305      	adds	r3, #5
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	4619      	mov	r1, r3
 8003096:	4610      	mov	r0, r2
 8003098:	f7ff ff87 	bl	8002faa <checkCRC>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <_read_values+0x66>
    return 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e020      	b.n	80030e8 <_read_values+0xa8>
  }

  // Convert values
  if (out_hum) {
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00a      	beq.n	80030c2 <_read_values+0x82>
    *out_hum = raw_hum * 100 / 65535;
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	2264      	movs	r2, #100	; 0x64
 80030b0:	fb02 f303 	mul.w	r3, r2, r3
 80030b4:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <_read_values+0xb0>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	0bdb      	lsrs	r3, r3, #15
 80030bc:	461a      	mov	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	601a      	str	r2, [r3, #0]
  }
  if (out_temp) {
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00e      	beq.n	80030e6 <_read_values+0xa6>
    *out_temp = raw_temp * 17500 / 65535 - 4500;
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	f244 425c 	movw	r2, #17500	; 0x445c
 80030ce:	fb02 f303 	mul.w	r3, r2, r3
 80030d2:	4a07      	ldr	r2, [pc, #28]	; (80030f0 <_read_values+0xb0>)
 80030d4:	fba2 2303 	umull	r2, r3, r2, r3
 80030d8:	0bdb      	lsrs	r3, r3, #15
 80030da:	f5a3 538c 	sub.w	r3, r3, #4480	; 0x1180
 80030de:	3b14      	subs	r3, #20
 80030e0:	461a      	mov	r2, r3
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	601a      	str	r2, [r3, #0]
  }

  return 1;
 80030e6:	2301      	movs	r3, #1
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	80008001 	.word	0x80008001

080030f4 <_perform_measurements>:

static uint32_t _perform_measurements(I2C_HandleTypeDef *hi2c, uint16_t command, int32_t* out_temp, int32_t* out_hum)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	; 0x28
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	460b      	mov	r3, r1
 8003102:	817b      	strh	r3, [r7, #10]
  uint8_t result[6];

  uint32_t res = HAL_I2C_Master_Transmit(hi2c, SHTC3_ADDRESS_WRITE, (uint8_t*)&command, 2, 100);
 8003104:	f107 020a 	add.w	r2, r7, #10
 8003108:	2364      	movs	r3, #100	; 0x64
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	2302      	movs	r3, #2
 800310e:	21e0      	movs	r1, #224	; 0xe0
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f002 ff7b 	bl	800600c <HAL_I2C_Master_Transmit>
 8003116:	4603      	mov	r3, r0
 8003118:	61fb      	str	r3, [r7, #28]
  if (res != HAL_OK) {
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <_perform_measurements+0x30>
    return 0;
 8003120:	2300      	movs	r3, #0
 8003122:	e017      	b.n	8003154 <_perform_measurements+0x60>
  }

  res = HAL_I2C_Master_Receive(hi2c, SHTC3_ADDRESS_READ, result, 6, 100);
 8003124:	f107 0214 	add.w	r2, r7, #20
 8003128:	2364      	movs	r3, #100	; 0x64
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	2306      	movs	r3, #6
 800312e:	21e1      	movs	r1, #225	; 0xe1
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f003 f883 	bl	800623c <HAL_I2C_Master_Receive>
 8003136:	4603      	mov	r3, r0
 8003138:	61fb      	str	r3, [r7, #28]
  if (res != HAL_OK) {
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <_perform_measurements+0x50>
    return 0;
 8003140:	2300      	movs	r3, #0
 8003142:	e007      	b.n	8003154 <_perform_measurements+0x60>
  }

  return _read_values(result, out_temp, out_hum);
 8003144:	f107 0314 	add.w	r3, r7, #20
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff ff77 	bl	8003040 <_read_values>
 8003152:	4603      	mov	r3, r0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3720      	adds	r7, #32
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <shtc3_perform_measurements>:

uint32_t shtc3_perform_measurements(I2C_HandleTypeDef *hi2c, int32_t* out_temp, int32_t* out_hum)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  return _perform_measurements(hi2c, SHTC3_CMD_CLK_STRETCH_READ_HUM_FIRST, out_temp, out_hum);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	f242 415c 	movw	r1, #9308	; 0x245c
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f7ff ffbf 	bl	80030f4 <_perform_measurements>
 8003176:	4603      	mov	r3, r0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003186:	4b11      	ldr	r3, [pc, #68]	; (80031cc <HAL_MspInit+0x4c>)
 8003188:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800318a:	4a10      	ldr	r2, [pc, #64]	; (80031cc <HAL_MspInit+0x4c>)
 800318c:	f043 0301 	orr.w	r3, r3, #1
 8003190:	6613      	str	r3, [r2, #96]	; 0x60
 8003192:	4b0e      	ldr	r3, [pc, #56]	; (80031cc <HAL_MspInit+0x4c>)
 8003194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	607b      	str	r3, [r7, #4]
 800319c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800319e:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <HAL_MspInit+0x4c>)
 80031a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a2:	4a0a      	ldr	r2, [pc, #40]	; (80031cc <HAL_MspInit+0x4c>)
 80031a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031a8:	6593      	str	r3, [r2, #88]	; 0x58
 80031aa:	4b08      	ldr	r3, [pc, #32]	; (80031cc <HAL_MspInit+0x4c>)
 80031ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80031b6:	2200      	movs	r2, #0
 80031b8:	210f      	movs	r1, #15
 80031ba:	f06f 0001 	mvn.w	r0, #1
 80031be:	f002 f9f7 	bl	80055b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000

080031d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08c      	sub	sp, #48	; 0x30
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 031c 	add.w	r3, r7, #28
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a3f      	ldr	r2, [pc, #252]	; (80032ec <HAL_ADC_MspInit+0x11c>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d145      	bne.n	800327e <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80031f2:	4b3f      	ldr	r3, [pc, #252]	; (80032f0 <HAL_ADC_MspInit+0x120>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	3301      	adds	r3, #1
 80031f8:	4a3d      	ldr	r2, [pc, #244]	; (80032f0 <HAL_ADC_MspInit+0x120>)
 80031fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80031fc:	4b3c      	ldr	r3, [pc, #240]	; (80032f0 <HAL_ADC_MspInit+0x120>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d10b      	bne.n	800321c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8003204:	4b3b      	ldr	r3, [pc, #236]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 8003206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003208:	4a3a      	ldr	r2, [pc, #232]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 800320a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800320e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003210:	4b38      	ldr	r3, [pc, #224]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 8003212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003214:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003218:	61bb      	str	r3, [r7, #24]
 800321a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800321c:	4b35      	ldr	r3, [pc, #212]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 800321e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003220:	4a34      	ldr	r2, [pc, #208]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 8003222:	f043 0304 	orr.w	r3, r3, #4
 8003226:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003228:	4b32      	ldr	r3, [pc, #200]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 800322a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003234:	4b2f      	ldr	r3, [pc, #188]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 8003236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003238:	4a2e      	ldr	r2, [pc, #184]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 800323a:	f043 0302 	orr.w	r3, r3, #2
 800323e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003240:	4b2c      	ldr	r3, [pc, #176]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 8003242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = FSR_Pin;
 800324c:	2310      	movs	r3, #16
 800324e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003250:	230b      	movs	r3, #11
 8003252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003254:	2300      	movs	r3, #0
 8003256:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FSR_GPIO_Port, &GPIO_InitStruct);
 8003258:	f107 031c 	add.w	r3, r7, #28
 800325c:	4619      	mov	r1, r3
 800325e:	4826      	ldr	r0, [pc, #152]	; (80032f8 <HAL_ADC_MspInit+0x128>)
 8003260:	f002 fc46 	bl	8005af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GAS_ADC_Pin;
 8003264:	2302      	movs	r3, #2
 8003266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003268:	230b      	movs	r3, #11
 800326a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326c:	2300      	movs	r3, #0
 800326e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GAS_ADC_GPIO_Port, &GPIO_InitStruct);
 8003270:	f107 031c 	add.w	r3, r7, #28
 8003274:	4619      	mov	r1, r3
 8003276:	4821      	ldr	r0, [pc, #132]	; (80032fc <HAL_ADC_MspInit+0x12c>)
 8003278:	f002 fc3a 	bl	8005af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800327c:	e031      	b.n	80032e2 <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC2)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a1f      	ldr	r2, [pc, #124]	; (8003300 <HAL_ADC_MspInit+0x130>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d12c      	bne.n	80032e2 <HAL_ADC_MspInit+0x112>
    HAL_RCC_ADC_CLK_ENABLED++;
 8003288:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <HAL_ADC_MspInit+0x120>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3301      	adds	r3, #1
 800328e:	4a18      	ldr	r2, [pc, #96]	; (80032f0 <HAL_ADC_MspInit+0x120>)
 8003290:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8003292:	4b17      	ldr	r3, [pc, #92]	; (80032f0 <HAL_ADC_MspInit+0x120>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d10b      	bne.n	80032b2 <HAL_ADC_MspInit+0xe2>
      __HAL_RCC_ADC_CLK_ENABLE();
 800329a:	4b16      	ldr	r3, [pc, #88]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 800329c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800329e:	4a15      	ldr	r2, [pc, #84]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 80032a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032a6:	4b13      	ldr	r3, [pc, #76]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 80032a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b2:	4b10      	ldr	r3, [pc, #64]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 80032b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b6:	4a0f      	ldr	r2, [pc, #60]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 80032b8:	f043 0304 	orr.w	r3, r3, #4
 80032bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032be:	4b0d      	ldr	r3, [pc, #52]	; (80032f4 <HAL_ADC_MspInit+0x124>)
 80032c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BAT_SENSE_Pin;
 80032ca:	2320      	movs	r3, #32
 80032cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80032ce:	230b      	movs	r3, #11
 80032d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_SENSE_GPIO_Port, &GPIO_InitStruct);
 80032d6:	f107 031c 	add.w	r3, r7, #28
 80032da:	4619      	mov	r1, r3
 80032dc:	4806      	ldr	r0, [pc, #24]	; (80032f8 <HAL_ADC_MspInit+0x128>)
 80032de:	f002 fc07 	bl	8005af0 <HAL_GPIO_Init>
}
 80032e2:	bf00      	nop
 80032e4:	3730      	adds	r7, #48	; 0x30
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	50040000 	.word	0x50040000
 80032f0:	20001448 	.word	0x20001448
 80032f4:	40021000 	.word	0x40021000
 80032f8:	48000800 	.word	0x48000800
 80032fc:	48000400 	.word	0x48000400
 8003300:	50040100 	.word	0x50040100

08003304 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b0ae      	sub	sp, #184	; 0xb8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800330c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800331c:	f107 031c 	add.w	r3, r7, #28
 8003320:	2288      	movs	r2, #136	; 0x88
 8003322:	2100      	movs	r1, #0
 8003324:	4618      	mov	r0, r3
 8003326:	f00b f9a2 	bl	800e66e <memset>
  if(hi2c->Instance==I2C2)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a42      	ldr	r2, [pc, #264]	; (8003438 <HAL_I2C_MspInit+0x134>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d13c      	bne.n	80033ae <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003334:	2380      	movs	r3, #128	; 0x80
 8003336:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003338:	2300      	movs	r3, #0
 800333a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800333c:	f107 031c 	add.w	r3, r7, #28
 8003340:	4618      	mov	r0, r3
 8003342:	f004 fd1b 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800334c:	f7ff fa8e 	bl	800286c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003350:	4b3a      	ldr	r3, [pc, #232]	; (800343c <HAL_I2C_MspInit+0x138>)
 8003352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003354:	4a39      	ldr	r2, [pc, #228]	; (800343c <HAL_I2C_MspInit+0x138>)
 8003356:	f043 0302 	orr.w	r3, r3, #2
 800335a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800335c:	4b37      	ldr	r3, [pc, #220]	; (800343c <HAL_I2C_MspInit+0x138>)
 800335e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	61bb      	str	r3, [r7, #24]
 8003366:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = TEMP_SCL_Pin|TEMP_SDA_Pin;
 8003368:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800336c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003370:	2312      	movs	r3, #18
 8003372:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003376:	2300      	movs	r3, #0
 8003378:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800337c:	2303      	movs	r3, #3
 800337e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003382:	2304      	movs	r3, #4
 8003384:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003388:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800338c:	4619      	mov	r1, r3
 800338e:	482c      	ldr	r0, [pc, #176]	; (8003440 <HAL_I2C_MspInit+0x13c>)
 8003390:	f002 fbae 	bl	8005af0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003394:	4b29      	ldr	r3, [pc, #164]	; (800343c <HAL_I2C_MspInit+0x138>)
 8003396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003398:	4a28      	ldr	r2, [pc, #160]	; (800343c <HAL_I2C_MspInit+0x138>)
 800339a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800339e:	6593      	str	r3, [r2, #88]	; 0x58
 80033a0:	4b26      	ldr	r3, [pc, #152]	; (800343c <HAL_I2C_MspInit+0x138>)
 80033a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80033ac:	e040      	b.n	8003430 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C3)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a24      	ldr	r2, [pc, #144]	; (8003444 <HAL_I2C_MspInit+0x140>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d13b      	bne.n	8003430 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80033b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033bc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80033be:	2300      	movs	r3, #0
 80033c0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033c2:	f107 031c 	add.w	r3, r7, #28
 80033c6:	4618      	mov	r0, r3
 80033c8:	f004 fcd8 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_I2C_MspInit+0xd2>
      Error_Handler();
 80033d2:	f7ff fa4b 	bl	800286c <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033d6:	4b19      	ldr	r3, [pc, #100]	; (800343c <HAL_I2C_MspInit+0x138>)
 80033d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033da:	4a18      	ldr	r2, [pc, #96]	; (800343c <HAL_I2C_MspInit+0x138>)
 80033dc:	f043 0304 	orr.w	r3, r3, #4
 80033e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033e2:	4b16      	ldr	r3, [pc, #88]	; (800343c <HAL_I2C_MspInit+0x138>)
 80033e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e6:	f003 0304 	and.w	r3, r3, #4
 80033ea:	613b      	str	r3, [r7, #16]
 80033ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 80033ee:	2303      	movs	r3, #3
 80033f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033f4:	2312      	movs	r3, #18
 80033f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003400:	2303      	movs	r3, #3
 8003402:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003406:	2304      	movs	r3, #4
 8003408:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800340c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003410:	4619      	mov	r1, r3
 8003412:	480d      	ldr	r0, [pc, #52]	; (8003448 <HAL_I2C_MspInit+0x144>)
 8003414:	f002 fb6c 	bl	8005af0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003418:	4b08      	ldr	r3, [pc, #32]	; (800343c <HAL_I2C_MspInit+0x138>)
 800341a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341c:	4a07      	ldr	r2, [pc, #28]	; (800343c <HAL_I2C_MspInit+0x138>)
 800341e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003422:	6593      	str	r3, [r2, #88]	; 0x58
 8003424:	4b05      	ldr	r3, [pc, #20]	; (800343c <HAL_I2C_MspInit+0x138>)
 8003426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003428:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	68fb      	ldr	r3, [r7, #12]
}
 8003430:	bf00      	nop
 8003432:	37b8      	adds	r7, #184	; 0xb8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40005800 	.word	0x40005800
 800343c:	40021000 	.word	0x40021000
 8003440:	48000400 	.word	0x48000400
 8003444:	40005c00 	.word	0x40005c00
 8003448:	48000800 	.word	0x48000800

0800344c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a13      	ldr	r2, [pc, #76]	; (80034a8 <HAL_TIM_PWM_MspInit+0x5c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d10c      	bne.n	8003478 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800345e:	4b13      	ldr	r3, [pc, #76]	; (80034ac <HAL_TIM_PWM_MspInit+0x60>)
 8003460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003462:	4a12      	ldr	r2, [pc, #72]	; (80034ac <HAL_TIM_PWM_MspInit+0x60>)
 8003464:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003468:	6613      	str	r3, [r2, #96]	; 0x60
 800346a:	4b10      	ldr	r3, [pc, #64]	; (80034ac <HAL_TIM_PWM_MspInit+0x60>)
 800346c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800346e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003476:	e010      	b.n	800349a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a0c      	ldr	r2, [pc, #48]	; (80034b0 <HAL_TIM_PWM_MspInit+0x64>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d10b      	bne.n	800349a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003482:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <HAL_TIM_PWM_MspInit+0x60>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003486:	4a09      	ldr	r2, [pc, #36]	; (80034ac <HAL_TIM_PWM_MspInit+0x60>)
 8003488:	f043 0302 	orr.w	r3, r3, #2
 800348c:	6593      	str	r3, [r2, #88]	; 0x58
 800348e:	4b07      	ldr	r3, [pc, #28]	; (80034ac <HAL_TIM_PWM_MspInit+0x60>)
 8003490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	68bb      	ldr	r3, [r7, #8]
}
 800349a:	bf00      	nop
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	40012c00 	.word	0x40012c00
 80034ac:	40021000 	.word	0x40021000
 80034b0:	40000400 	.word	0x40000400

080034b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b08a      	sub	sp, #40	; 0x28
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034bc:	f107 0314 	add.w	r3, r7, #20
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	60da      	str	r2, [r3, #12]
 80034ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a23      	ldr	r2, [pc, #140]	; (8003560 <HAL_TIM_MspPostInit+0xac>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d11d      	bne.n	8003512 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034d6:	4b23      	ldr	r3, [pc, #140]	; (8003564 <HAL_TIM_MspPostInit+0xb0>)
 80034d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034da:	4a22      	ldr	r2, [pc, #136]	; (8003564 <HAL_TIM_MspPostInit+0xb0>)
 80034dc:	f043 0302 	orr.w	r3, r3, #2
 80034e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034e2:	4b20      	ldr	r3, [pc, #128]	; (8003564 <HAL_TIM_MspPostInit+0xb0>)
 80034e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = LED_PWM_Pin;
 80034ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f4:	2302      	movs	r3, #2
 80034f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034fc:	2300      	movs	r3, #0
 80034fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003500:	2301      	movs	r3, #1
 8003502:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_PWM_GPIO_Port, &GPIO_InitStruct);
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	4619      	mov	r1, r3
 800350a:	4817      	ldr	r0, [pc, #92]	; (8003568 <HAL_TIM_MspPostInit+0xb4>)
 800350c:	f002 faf0 	bl	8005af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003510:	e021      	b.n	8003556 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a15      	ldr	r2, [pc, #84]	; (800356c <HAL_TIM_MspPostInit+0xb8>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d11c      	bne.n	8003556 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800351c:	4b11      	ldr	r3, [pc, #68]	; (8003564 <HAL_TIM_MspPostInit+0xb0>)
 800351e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003520:	4a10      	ldr	r2, [pc, #64]	; (8003564 <HAL_TIM_MspPostInit+0xb0>)
 8003522:	f043 0301 	orr.w	r3, r3, #1
 8003526:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003528:	4b0e      	ldr	r3, [pc, #56]	; (8003564 <HAL_TIM_MspPostInit+0xb0>)
 800352a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003534:	2340      	movs	r3, #64	; 0x40
 8003536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003538:	2302      	movs	r3, #2
 800353a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353c:	2300      	movs	r3, #0
 800353e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003540:	2300      	movs	r3, #0
 8003542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003544:	2302      	movs	r3, #2
 8003546:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003548:	f107 0314 	add.w	r3, r7, #20
 800354c:	4619      	mov	r1, r3
 800354e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003552:	f002 facd 	bl	8005af0 <HAL_GPIO_Init>
}
 8003556:	bf00      	nop
 8003558:	3728      	adds	r7, #40	; 0x28
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	40012c00 	.word	0x40012c00
 8003564:	40021000 	.word	0x40021000
 8003568:	48000400 	.word	0x48000400
 800356c:	40000400 	.word	0x40000400

08003570 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b0b2      	sub	sp, #200	; 0xc8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003578:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003588:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800358c:	2288      	movs	r2, #136	; 0x88
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f00b f86c 	bl	800e66e <memset>
  if(huart->Instance==UART5)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4aae      	ldr	r2, [pc, #696]	; (8003854 <HAL_UART_MspInit+0x2e4>)
 800359c:	4293      	cmp	r3, r2
 800359e:	f040 808f 	bne.w	80036c0 <HAL_UART_MspInit+0x150>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80035a2:	2310      	movs	r3, #16
 80035a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80035a6:	2300      	movs	r3, #0
 80035a8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035ae:	4618      	mov	r0, r3
 80035b0:	f004 fbe4 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80035ba:	f7ff f957 	bl	800286c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80035be:	4ba6      	ldr	r3, [pc, #664]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c2:	4aa5      	ldr	r2, [pc, #660]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035c8:	6593      	str	r3, [r2, #88]	; 0x58
 80035ca:	4ba3      	ldr	r3, [pc, #652]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80035d4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d6:	4ba0      	ldr	r3, [pc, #640]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035da:	4a9f      	ldr	r2, [pc, #636]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035dc:	f043 0304 	orr.w	r3, r3, #4
 80035e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035e2:	4b9d      	ldr	r3, [pc, #628]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035ee:	4b9a      	ldr	r3, [pc, #616]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f2:	4a99      	ldr	r2, [pc, #612]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035f4:	f043 0308 	orr.w	r3, r3, #8
 80035f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035fa:	4b97      	ldr	r3, [pc, #604]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80035fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	623b      	str	r3, [r7, #32]
 8003604:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8003606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800360a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360e:	2302      	movs	r3, #2
 8003610:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800361a:	2303      	movs	r3, #3
 800361c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003620:	2308      	movs	r3, #8
 8003622:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8003626:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800362a:	4619      	mov	r1, r3
 800362c:	488b      	ldr	r0, [pc, #556]	; (800385c <HAL_UART_MspInit+0x2ec>)
 800362e:	f002 fa5f 	bl	8005af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8003632:	2304      	movs	r3, #4
 8003634:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003638:	2302      	movs	r3, #2
 800363a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363e:	2300      	movs	r3, #0
 8003640:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003644:	2303      	movs	r3, #3
 8003646:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800364a:	2308      	movs	r3, #8
 800364c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8003650:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003654:	4619      	mov	r1, r3
 8003656:	4882      	ldr	r0, [pc, #520]	; (8003860 <HAL_UART_MspInit+0x2f0>)
 8003658:	f002 fa4a 	bl	8005af0 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA2_Channel2;
 800365c:	4b81      	ldr	r3, [pc, #516]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 800365e:	4a82      	ldr	r2, [pc, #520]	; (8003868 <HAL_UART_MspInit+0x2f8>)
 8003660:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 8003662:	4b80      	ldr	r3, [pc, #512]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 8003664:	2202      	movs	r2, #2
 8003666:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003668:	4b7e      	ldr	r3, [pc, #504]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 800366a:	2200      	movs	r2, #0
 800366c:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800366e:	4b7d      	ldr	r3, [pc, #500]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 8003670:	2200      	movs	r2, #0
 8003672:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003674:	4b7b      	ldr	r3, [pc, #492]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 8003676:	2280      	movs	r2, #128	; 0x80
 8003678:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800367a:	4b7a      	ldr	r3, [pc, #488]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 800367c:	2200      	movs	r2, #0
 800367e:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003680:	4b78      	ldr	r3, [pc, #480]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 8003682:	2200      	movs	r2, #0
 8003684:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8003686:	4b77      	ldr	r3, [pc, #476]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 8003688:	2200      	movs	r2, #0
 800368a:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800368c:	4b75      	ldr	r3, [pc, #468]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 800368e:	2200      	movs	r2, #0
 8003690:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003692:	4874      	ldr	r0, [pc, #464]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 8003694:	f001 ffb6 	bl	8005604 <HAL_DMA_Init>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 800369e:	f7ff f8e5 	bl	800286c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a6f      	ldr	r2, [pc, #444]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 80036a6:	675a      	str	r2, [r3, #116]	; 0x74
 80036a8:	4a6e      	ldr	r2, [pc, #440]	; (8003864 <HAL_UART_MspInit+0x2f4>)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 80036ae:	2200      	movs	r2, #0
 80036b0:	2105      	movs	r1, #5
 80036b2:	2035      	movs	r0, #53	; 0x35
 80036b4:	f001 ff7c 	bl	80055b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80036b8:	2035      	movs	r0, #53	; 0x35
 80036ba:	f001 ff95 	bl	80055e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80036be:	e0c5      	b.n	800384c <HAL_UART_MspInit+0x2dc>
  else if(huart->Instance==USART1)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a69      	ldr	r2, [pc, #420]	; (800386c <HAL_UART_MspInit+0x2fc>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d13d      	bne.n	8003746 <HAL_UART_MspInit+0x1d6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80036ca:	2301      	movs	r3, #1
 80036cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80036ce:	2300      	movs	r3, #0
 80036d0:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036d6:	4618      	mov	r0, r3
 80036d8:	f004 fb50 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <HAL_UART_MspInit+0x176>
      Error_Handler();
 80036e2:	f7ff f8c3 	bl	800286c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80036e6:	4b5c      	ldr	r3, [pc, #368]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80036e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ea:	4a5b      	ldr	r2, [pc, #364]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80036ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036f0:	6613      	str	r3, [r2, #96]	; 0x60
 80036f2:	4b59      	ldr	r3, [pc, #356]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80036f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036fa:	61fb      	str	r3, [r7, #28]
 80036fc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fe:	4b56      	ldr	r3, [pc, #344]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 8003700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003702:	4a55      	ldr	r2, [pc, #340]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	64d3      	str	r3, [r2, #76]	; 0x4c
 800370a:	4b53      	ldr	r3, [pc, #332]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 800370c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	61bb      	str	r3, [r7, #24]
 8003714:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = WK_RX_Pin|WK_TX_Pin;
 8003716:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800371a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371e:	2302      	movs	r3, #2
 8003720:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003724:	2300      	movs	r3, #0
 8003726:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800372a:	2303      	movs	r3, #3
 800372c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003730:	2307      	movs	r3, #7
 8003732:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003736:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800373a:	4619      	mov	r1, r3
 800373c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003740:	f002 f9d6 	bl	8005af0 <HAL_GPIO_Init>
}
 8003744:	e082      	b.n	800384c <HAL_UART_MspInit+0x2dc>
  else if(huart->Instance==USART2)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a49      	ldr	r2, [pc, #292]	; (8003870 <HAL_UART_MspInit+0x300>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d13c      	bne.n	80037ca <HAL_UART_MspInit+0x25a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003750:	2302      	movs	r3, #2
 8003752:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003754:	2300      	movs	r3, #0
 8003756:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003758:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800375c:	4618      	mov	r0, r3
 800375e:	f004 fb0d 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8003768:	f7ff f880 	bl	800286c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800376c:	4b3a      	ldr	r3, [pc, #232]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003770:	4a39      	ldr	r2, [pc, #228]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 8003772:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003776:	6593      	str	r3, [r2, #88]	; 0x58
 8003778:	4b37      	ldr	r3, [pc, #220]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 800377a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003780:	617b      	str	r3, [r7, #20]
 8003782:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003784:	4b34      	ldr	r3, [pc, #208]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003788:	4a33      	ldr	r2, [pc, #204]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 800378a:	f043 0301 	orr.w	r3, r3, #1
 800378e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003790:	4b31      	ldr	r3, [pc, #196]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003794:	f003 0301 	and.w	r3, r3, #1
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800379c:	230c      	movs	r3, #12
 800379e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037a2:	2302      	movs	r3, #2
 80037a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a8:	2300      	movs	r3, #0
 80037aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ae:	2303      	movs	r3, #3
 80037b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037b4:	2307      	movs	r3, #7
 80037b6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ba:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80037be:	4619      	mov	r1, r3
 80037c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037c4:	f002 f994 	bl	8005af0 <HAL_GPIO_Init>
}
 80037c8:	e040      	b.n	800384c <HAL_UART_MspInit+0x2dc>
  else if(huart->Instance==USART3)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a29      	ldr	r2, [pc, #164]	; (8003874 <HAL_UART_MspInit+0x304>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d13b      	bne.n	800384c <HAL_UART_MspInit+0x2dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80037d4:	2304      	movs	r3, #4
 80037d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80037d8:	2300      	movs	r3, #0
 80037da:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80037e0:	4618      	mov	r0, r3
 80037e2:	f004 facb 	bl	8007d7c <HAL_RCCEx_PeriphCLKConfig>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <HAL_UART_MspInit+0x280>
      Error_Handler();
 80037ec:	f7ff f83e 	bl	800286c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80037f0:	4b19      	ldr	r3, [pc, #100]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80037f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f4:	4a18      	ldr	r2, [pc, #96]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80037f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037fa:	6593      	str	r3, [r2, #88]	; 0x58
 80037fc:	4b16      	ldr	r3, [pc, #88]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 80037fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003800:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003808:	4b13      	ldr	r3, [pc, #76]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 800380a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800380c:	4a12      	ldr	r2, [pc, #72]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 800380e:	f043 0304 	orr.w	r3, r3, #4
 8003812:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003814:	4b10      	ldr	r3, [pc, #64]	; (8003858 <HAL_UART_MspInit+0x2e8>)
 8003816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NET_ESP_RX_Pin|NET_ESP_TX_Pin;
 8003820:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003824:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003828:	2302      	movs	r3, #2
 800382a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382e:	2300      	movs	r3, #0
 8003830:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003834:	2303      	movs	r3, #3
 8003836:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800383a:	2307      	movs	r3, #7
 800383c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003840:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003844:	4619      	mov	r1, r3
 8003846:	4805      	ldr	r0, [pc, #20]	; (800385c <HAL_UART_MspInit+0x2ec>)
 8003848:	f002 f952 	bl	8005af0 <HAL_GPIO_Init>
}
 800384c:	bf00      	nop
 800384e:	37c8      	adds	r7, #200	; 0xc8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40005000 	.word	0x40005000
 8003858:	40021000 	.word	0x40021000
 800385c:	48000800 	.word	0x48000800
 8003860:	48000c00 	.word	0x48000c00
 8003864:	200012b4 	.word	0x200012b4
 8003868:	4002041c 	.word	0x4002041c
 800386c:	40013800 	.word	0x40013800
 8003870:	40004400 	.word	0x40004400
 8003874:	40004800 	.word	0x40004800

08003878 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08e      	sub	sp, #56	; 0x38
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003880:	2300      	movs	r3, #0
 8003882:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003886:	4b34      	ldr	r3, [pc, #208]	; (8003958 <HAL_InitTick+0xe0>)
 8003888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800388a:	4a33      	ldr	r2, [pc, #204]	; (8003958 <HAL_InitTick+0xe0>)
 800388c:	f043 0310 	orr.w	r3, r3, #16
 8003890:	6593      	str	r3, [r2, #88]	; 0x58
 8003892:	4b31      	ldr	r3, [pc, #196]	; (8003958 <HAL_InitTick+0xe0>)
 8003894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	60fb      	str	r3, [r7, #12]
 800389c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800389e:	f107 0210 	add.w	r2, r7, #16
 80038a2:	f107 0314 	add.w	r3, r7, #20
 80038a6:	4611      	mov	r1, r2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f004 f9d5 	bl	8007c58 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80038b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d103      	bne.n	80038c0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80038b8:	f004 f9a2 	bl	8007c00 <HAL_RCC_GetPCLK1Freq>
 80038bc:	6378      	str	r0, [r7, #52]	; 0x34
 80038be:	e004      	b.n	80038ca <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80038c0:	f004 f99e 	bl	8007c00 <HAL_RCC_GetPCLK1Freq>
 80038c4:	4603      	mov	r3, r0
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80038ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038cc:	4a23      	ldr	r2, [pc, #140]	; (800395c <HAL_InitTick+0xe4>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	0c9b      	lsrs	r3, r3, #18
 80038d4:	3b01      	subs	r3, #1
 80038d6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80038d8:	4b21      	ldr	r3, [pc, #132]	; (8003960 <HAL_InitTick+0xe8>)
 80038da:	4a22      	ldr	r2, [pc, #136]	; (8003964 <HAL_InitTick+0xec>)
 80038dc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80038de:	4b20      	ldr	r3, [pc, #128]	; (8003960 <HAL_InitTick+0xe8>)
 80038e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80038e4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80038e6:	4a1e      	ldr	r2, [pc, #120]	; (8003960 <HAL_InitTick+0xe8>)
 80038e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ea:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80038ec:	4b1c      	ldr	r3, [pc, #112]	; (8003960 <HAL_InitTick+0xe8>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f2:	4b1b      	ldr	r3, [pc, #108]	; (8003960 <HAL_InitTick+0xe8>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038f8:	4b19      	ldr	r3, [pc, #100]	; (8003960 <HAL_InitTick+0xe8>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80038fe:	4818      	ldr	r0, [pc, #96]	; (8003960 <HAL_InitTick+0xe8>)
 8003900:	f004 fef8 	bl	80086f4 <HAL_TIM_Base_Init>
 8003904:	4603      	mov	r3, r0
 8003906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800390a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800390e:	2b00      	cmp	r3, #0
 8003910:	d11b      	bne.n	800394a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003912:	4813      	ldr	r0, [pc, #76]	; (8003960 <HAL_InitTick+0xe8>)
 8003914:	f004 ff50 	bl	80087b8 <HAL_TIM_Base_Start_IT>
 8003918:	4603      	mov	r3, r0
 800391a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800391e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003922:	2b00      	cmp	r3, #0
 8003924:	d111      	bne.n	800394a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003926:	2036      	movs	r0, #54	; 0x36
 8003928:	f001 fe5e 	bl	80055e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b0f      	cmp	r3, #15
 8003930:	d808      	bhi.n	8003944 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003932:	2200      	movs	r2, #0
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	2036      	movs	r0, #54	; 0x36
 8003938:	f001 fe3a 	bl	80055b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800393c:	4a0a      	ldr	r2, [pc, #40]	; (8003968 <HAL_InitTick+0xf0>)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e002      	b.n	800394a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800394a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800394e:	4618      	mov	r0, r3
 8003950:	3738      	adds	r7, #56	; 0x38
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000
 800395c:	431bde83 	.word	0x431bde83
 8003960:	2000144c 	.word	0x2000144c
 8003964:	40001000 	.word	0x40001000
 8003968:	200000cc 	.word	0x200000cc

0800396c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003970:	e7fe      	b.n	8003970 <NMI_Handler+0x4>

08003972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003972:	b480      	push	{r7}
 8003974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003976:	e7fe      	b.n	8003976 <HardFault_Handler+0x4>

08003978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800397c:	e7fe      	b.n	800397c <MemManage_Handler+0x4>

0800397e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800397e:	b480      	push	{r7}
 8003980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003982:	e7fe      	b.n	8003982 <BusFault_Handler+0x4>

08003984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003988:	e7fe      	b.n	8003988 <UsageFault_Handler+0x4>

0800398a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800398a:	b480      	push	{r7}
 800398c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800398e:	bf00      	nop
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800399c:	2010      	movs	r0, #16
 800399e:	f002 fa81 	bl	8005ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80039a2:	bf00      	nop
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80039aa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039ae:	f002 fa79 	bl	8005ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80039bc:	4802      	ldr	r0, [pc, #8]	; (80039c8 <UART5_IRQHandler+0x10>)
 80039be:	f006 f9d7 	bl	8009d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20001094 	.word	0x20001094

080039cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80039d0:	4802      	ldr	r0, [pc, #8]	; (80039dc <TIM6_DAC_IRQHandler+0x10>)
 80039d2:	f005 f8bf 	bl	8008b54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80039d6:	bf00      	nop
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	2000144c 	.word	0x2000144c

080039e0 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80039e4:	4802      	ldr	r0, [pc, #8]	; (80039f0 <DMA2_Channel2_IRQHandler+0x10>)
 80039e6:	f001 ffa4 	bl	8005932 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 80039ea:	bf00      	nop
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	200012b4 	.word	0x200012b4

080039f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  return 1;
 80039f8:	2301      	movs	r3, #1
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <_kill>:

int _kill(int pid, int sig)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a0e:	f00a feed 	bl	800e7ec <__errno>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2216      	movs	r2, #22
 8003a16:	601a      	str	r2, [r3, #0]
  return -1;
 8003a18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <_exit>:

void _exit (int status)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7ff ffe7 	bl	8003a04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a36:	e7fe      	b.n	8003a36 <_exit+0x12>

08003a38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a44:	2300      	movs	r3, #0
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	e00a      	b.n	8003a60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a4a:	f3af 8000 	nop.w
 8003a4e:	4601      	mov	r1, r0
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	1c5a      	adds	r2, r3, #1
 8003a54:	60ba      	str	r2, [r7, #8]
 8003a56:	b2ca      	uxtb	r2, r1
 8003a58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	dbf0      	blt.n	8003a4a <_read+0x12>
  }

  return len;
 8003a68:	687b      	ldr	r3, [r7, #4]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b086      	sub	sp, #24
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	60f8      	str	r0, [r7, #12]
 8003a7a:	60b9      	str	r1, [r7, #8]
 8003a7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	e009      	b.n	8003a98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	60ba      	str	r2, [r7, #8]
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	3301      	adds	r3, #1
 8003a96:	617b      	str	r3, [r7, #20]
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	dbf1      	blt.n	8003a84 <_write+0x12>
  }
  return len;
 8003aa0:	687b      	ldr	r3, [r7, #4]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <_close>:

int _close(int file)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
 8003aca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ad2:	605a      	str	r2, [r3, #4]
  return 0;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr

08003ae2 <_isatty>:

int _isatty(int file)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003aea:	2301      	movs	r3, #1
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b085      	sub	sp, #20
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3714      	adds	r7, #20
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
	...

08003b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b1c:	4a14      	ldr	r2, [pc, #80]	; (8003b70 <_sbrk+0x5c>)
 8003b1e:	4b15      	ldr	r3, [pc, #84]	; (8003b74 <_sbrk+0x60>)
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b28:	4b13      	ldr	r3, [pc, #76]	; (8003b78 <_sbrk+0x64>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d102      	bne.n	8003b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b30:	4b11      	ldr	r3, [pc, #68]	; (8003b78 <_sbrk+0x64>)
 8003b32:	4a12      	ldr	r2, [pc, #72]	; (8003b7c <_sbrk+0x68>)
 8003b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b36:	4b10      	ldr	r3, [pc, #64]	; (8003b78 <_sbrk+0x64>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d207      	bcs.n	8003b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b44:	f00a fe52 	bl	800e7ec <__errno>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	220c      	movs	r2, #12
 8003b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b52:	e009      	b.n	8003b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b54:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <_sbrk+0x64>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b5a:	4b07      	ldr	r3, [pc, #28]	; (8003b78 <_sbrk+0x64>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4413      	add	r3, r2
 8003b62:	4a05      	ldr	r2, [pc, #20]	; (8003b78 <_sbrk+0x64>)
 8003b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b66:	68fb      	ldr	r3, [r7, #12]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	20018000 	.word	0x20018000
 8003b74:	00000400 	.word	0x00000400
 8003b78:	20001498 	.word	0x20001498
 8003b7c:	20008c70 	.word	0x20008c70

08003b80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003b84:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <SystemInit+0x20>)
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8a:	4a05      	ldr	r2, [pc, #20]	; (8003ba0 <SystemInit+0x20>)
 8003b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003b94:	bf00      	nop
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	e000ed00 	.word	0xe000ed00

08003ba4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bdc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ba8:	f7ff ffea 	bl	8003b80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bac:	480c      	ldr	r0, [pc, #48]	; (8003be0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bae:	490d      	ldr	r1, [pc, #52]	; (8003be4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bb0:	4a0d      	ldr	r2, [pc, #52]	; (8003be8 <LoopForever+0xe>)
  movs r3, #0
 8003bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bb4:	e002      	b.n	8003bbc <LoopCopyDataInit>

08003bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bba:	3304      	adds	r3, #4

08003bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bc0:	d3f9      	bcc.n	8003bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bc2:	4a0a      	ldr	r2, [pc, #40]	; (8003bec <LoopForever+0x12>)
  ldr r4, =_ebss
 8003bc4:	4c0a      	ldr	r4, [pc, #40]	; (8003bf0 <LoopForever+0x16>)
  movs r3, #0
 8003bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bc8:	e001      	b.n	8003bce <LoopFillZerobss>

08003bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bcc:	3204      	adds	r2, #4

08003bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bd0:	d3fb      	bcc.n	8003bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003bd2:	f00a fe11 	bl	800e7f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003bd6:	f7fd fe3f 	bl	8001858 <main>

08003bda <LoopForever>:

LoopForever:
    b LoopForever
 8003bda:	e7fe      	b.n	8003bda <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003bdc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003be4:	200002b0 	.word	0x200002b0
  ldr r2, =_sidata
 8003be8:	08014578 	.word	0x08014578
  ldr r2, =_sbss
 8003bec:	200002b0 	.word	0x200002b0
  ldr r4, =_ebss
 8003bf0:	20008c70 	.word	0x20008c70

08003bf4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003bf4:	e7fe      	b.n	8003bf4 <ADC1_2_IRQHandler>
	...

08003bf8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c02:	4b0c      	ldr	r3, [pc, #48]	; (8003c34 <HAL_Init+0x3c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a0b      	ldr	r2, [pc, #44]	; (8003c34 <HAL_Init+0x3c>)
 8003c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c0c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c0e:	2003      	movs	r0, #3
 8003c10:	f001 fcc3 	bl	800559a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c14:	200f      	movs	r0, #15
 8003c16:	f7ff fe2f 	bl	8003878 <HAL_InitTick>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d002      	beq.n	8003c26 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	71fb      	strb	r3, [r7, #7]
 8003c24:	e001      	b.n	8003c2a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003c26:	f7ff faab 	bl	8003180 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40022000 	.word	0x40022000

08003c38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c3c:	4b06      	ldr	r3, [pc, #24]	; (8003c58 <HAL_IncTick+0x20>)
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	461a      	mov	r2, r3
 8003c42:	4b06      	ldr	r3, [pc, #24]	; (8003c5c <HAL_IncTick+0x24>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4413      	add	r3, r2
 8003c48:	4a04      	ldr	r2, [pc, #16]	; (8003c5c <HAL_IncTick+0x24>)
 8003c4a:	6013      	str	r3, [r2, #0]
}
 8003c4c:	bf00      	nop
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	200000d0 	.word	0x200000d0
 8003c5c:	2000149c 	.word	0x2000149c

08003c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  return uwTick;
 8003c64:	4b03      	ldr	r3, [pc, #12]	; (8003c74 <HAL_GetTick+0x14>)
 8003c66:	681b      	ldr	r3, [r3, #0]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	2000149c 	.word	0x2000149c

08003c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c80:	f7ff ffee 	bl	8003c60 <HAL_GetTick>
 8003c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c90:	d005      	beq.n	8003c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003c92:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <HAL_Delay+0x44>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	461a      	mov	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c9e:	bf00      	nop
 8003ca0:	f7ff ffde 	bl	8003c60 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d8f7      	bhi.n	8003ca0 <HAL_Delay+0x28>
  {
  }
}
 8003cb0:	bf00      	nop
 8003cb2:	bf00      	nop
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	200000d0 	.word	0x200000d0

08003cc0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	609a      	str	r2, [r3, #8]
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	609a      	str	r2, [r3, #8]
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b087      	sub	sp, #28
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
 8003d34:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	3360      	adds	r3, #96	; 0x60
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4b08      	ldr	r3, [pc, #32]	; (8003d6c <LL_ADC_SetOffset+0x44>)
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003d60:	bf00      	nop
 8003d62:	371c      	adds	r7, #28
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr
 8003d6c:	03fff000 	.word	0x03fff000

08003d70 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3360      	adds	r3, #96	; 0x60
 8003d7e:	461a      	mov	r2, r3
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4413      	add	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b087      	sub	sp, #28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	3360      	adds	r3, #96	; 0x60
 8003dac:	461a      	mov	r2, r3
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003dc6:	bf00      	nop
 8003dc8:	371c      	adds	r7, #28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	3330      	adds	r3, #48	; 0x30
 8003e08:	461a      	mov	r2, r3
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	0a1b      	lsrs	r3, r3, #8
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	f003 030c 	and.w	r3, r3, #12
 8003e14:	4413      	add	r3, r2
 8003e16:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f003 031f 	and.w	r3, r3, #31
 8003e22:	211f      	movs	r1, #31
 8003e24:	fa01 f303 	lsl.w	r3, r1, r3
 8003e28:	43db      	mvns	r3, r3
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	0e9b      	lsrs	r3, r3, #26
 8003e30:	f003 011f 	and.w	r1, r3, #31
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f003 031f 	and.w	r3, r3, #31
 8003e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003e44:	bf00      	nop
 8003e46:	371c      	adds	r7, #28
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	3314      	adds	r3, #20
 8003e60:	461a      	mov	r2, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	0e5b      	lsrs	r3, r3, #25
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	4413      	add	r3, r2
 8003e6e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	0d1b      	lsrs	r3, r3, #20
 8003e78:	f003 031f 	and.w	r3, r3, #31
 8003e7c:	2107      	movs	r1, #7
 8003e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e82:	43db      	mvns	r3, r3
 8003e84:	401a      	ands	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	0d1b      	lsrs	r3, r3, #20
 8003e8a:	f003 031f 	and.w	r3, r3, #31
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	fa01 f303 	lsl.w	r3, r1, r3
 8003e94:	431a      	orrs	r2, r3
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003e9a:	bf00      	nop
 8003e9c:	371c      	adds	r7, #28
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
	...

08003ea8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f003 0318 	and.w	r3, r3, #24
 8003eca:	4908      	ldr	r1, [pc, #32]	; (8003eec <LL_ADC_SetChannelSingleDiff+0x44>)
 8003ecc:	40d9      	lsrs	r1, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	400b      	ands	r3, r1
 8003ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003ede:	bf00      	nop
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	0007ffff 	.word	0x0007ffff

08003ef0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f003 031f 	and.w	r3, r3, #31
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003f38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6093      	str	r3, [r2, #8]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f60:	d101      	bne.n	8003f66 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003f84:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fb0:	d101      	bne.n	8003fb6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fd4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fd8:	f043 0201 	orr.w	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ffc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004000:	f043 0202 	orr.w	r2, r3, #2
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <LL_ADC_IsEnabled+0x18>
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <LL_ADC_IsEnabled+0x1a>
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800403a:	b480      	push	{r7}
 800403c:	b083      	sub	sp, #12
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b02      	cmp	r3, #2
 800404c:	d101      	bne.n	8004052 <LL_ADC_IsDisableOngoing+0x18>
 800404e:	2301      	movs	r3, #1
 8004050:	e000      	b.n	8004054 <LL_ADC_IsDisableOngoing+0x1a>
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004070:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004074:	f043 0204 	orr.w	r2, r3, #4
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004098:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800409c:	f043 0210 	orr.w	r2, r3, #16
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b04      	cmp	r3, #4
 80040c2:	d101      	bne.n	80040c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80040c4:	2301      	movs	r3, #1
 80040c6:	e000      	b.n	80040ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80040e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040ea:	f043 0220 	orr.w	r2, r3, #32
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80040f2:	bf00      	nop
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80040fe:	b480      	push	{r7}
 8004100:	b083      	sub	sp, #12
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b08      	cmp	r3, #8
 8004110:	d101      	bne.n	8004116 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004124:	b590      	push	{r4, r7, lr}
 8004126:	b089      	sub	sp, #36	; 0x24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004130:	2300      	movs	r3, #0
 8004132:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e130      	b.n	80043a0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004148:	2b00      	cmp	r3, #0
 800414a:	d109      	bne.n	8004160 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff f83f 	bl	80031d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fef1 	bl	8003f4c <LL_ADC_IsDeepPowerDownEnabled>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff fed7 	bl	8003f28 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff ff0c 	bl	8003f9c <LL_ADC_IsInternalRegulatorEnabled>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d115      	bne.n	80041b6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff fef0 	bl	8003f74 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004194:	4b84      	ldr	r3, [pc, #528]	; (80043a8 <HAL_ADC_Init+0x284>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	099b      	lsrs	r3, r3, #6
 800419a:	4a84      	ldr	r2, [pc, #528]	; (80043ac <HAL_ADC_Init+0x288>)
 800419c:	fba2 2303 	umull	r2, r3, r2, r3
 80041a0:	099b      	lsrs	r3, r3, #6
 80041a2:	3301      	adds	r3, #1
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80041a8:	e002      	b.n	80041b0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f9      	bne.n	80041aa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff feee 	bl	8003f9c <LL_ADC_IsInternalRegulatorEnabled>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10d      	bne.n	80041e2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ca:	f043 0210 	orr.w	r2, r3, #16
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d6:	f043 0201 	orr.w	r2, r3, #1
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff ff62 	bl	80040b0 <LL_ADC_REG_IsConversionOngoing>
 80041ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f040 80c9 	bne.w	800438e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f040 80c5 	bne.w	800438e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004208:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800420c:	f043 0202 	orr.w	r2, r3, #2
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4618      	mov	r0, r3
 800421a:	f7ff fefb 	bl	8004014 <LL_ADC_IsEnabled>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d115      	bne.n	8004250 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004224:	4862      	ldr	r0, [pc, #392]	; (80043b0 <HAL_ADC_Init+0x28c>)
 8004226:	f7ff fef5 	bl	8004014 <LL_ADC_IsEnabled>
 800422a:	4604      	mov	r4, r0
 800422c:	4861      	ldr	r0, [pc, #388]	; (80043b4 <HAL_ADC_Init+0x290>)
 800422e:	f7ff fef1 	bl	8004014 <LL_ADC_IsEnabled>
 8004232:	4603      	mov	r3, r0
 8004234:	431c      	orrs	r4, r3
 8004236:	4860      	ldr	r0, [pc, #384]	; (80043b8 <HAL_ADC_Init+0x294>)
 8004238:	f7ff feec 	bl	8004014 <LL_ADC_IsEnabled>
 800423c:	4603      	mov	r3, r0
 800423e:	4323      	orrs	r3, r4
 8004240:	2b00      	cmp	r3, #0
 8004242:	d105      	bne.n	8004250 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4619      	mov	r1, r3
 800424a:	485c      	ldr	r0, [pc, #368]	; (80043bc <HAL_ADC_Init+0x298>)
 800424c:	f7ff fd38 	bl	8003cc0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	7e5b      	ldrb	r3, [r3, #25]
 8004254:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800425a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004260:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004266:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800426e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004270:	4313      	orrs	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d106      	bne.n	800428c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004282:	3b01      	subs	r3, #1
 8004284:	045b      	lsls	r3, r3, #17
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	4313      	orrs	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004290:	2b00      	cmp	r3, #0
 8004292:	d009      	beq.n	80042a8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004298:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	4b44      	ldr	r3, [pc, #272]	; (80043c0 <HAL_ADC_Init+0x29c>)
 80042b0:	4013      	ands	r3, r2
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	69b9      	ldr	r1, [r7, #24]
 80042b8:	430b      	orrs	r3, r1
 80042ba:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff ff1c 	bl	80040fe <LL_ADC_INJ_IsConversionOngoing>
 80042c6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d13d      	bne.n	800434a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d13a      	bne.n	800434a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80042d8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042e0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80042e2:	4313      	orrs	r3, r2
 80042e4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042f0:	f023 0302 	bic.w	r3, r3, #2
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	69b9      	ldr	r1, [r7, #24]
 80042fa:	430b      	orrs	r3, r1
 80042fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004304:	2b01      	cmp	r3, #1
 8004306:	d118      	bne.n	800433a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004312:	f023 0304 	bic.w	r3, r3, #4
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800431e:	4311      	orrs	r1, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004324:	4311      	orrs	r1, r2
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800432a:	430a      	orrs	r2, r1
 800432c:	431a      	orrs	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	611a      	str	r2, [r3, #16]
 8004338:	e007      	b.n	800434a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0201 	bic.w	r2, r2, #1
 8004348:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d10c      	bne.n	800436c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004358:	f023 010f 	bic.w	r1, r3, #15
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	69db      	ldr	r3, [r3, #28]
 8004360:	1e5a      	subs	r2, r3, #1
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	631a      	str	r2, [r3, #48]	; 0x30
 800436a:	e007      	b.n	800437c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 020f 	bic.w	r2, r2, #15
 800437a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004380:	f023 0303 	bic.w	r3, r3, #3
 8004384:	f043 0201 	orr.w	r2, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	655a      	str	r2, [r3, #84]	; 0x54
 800438c:	e007      	b.n	800439e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004392:	f043 0210 	orr.w	r2, r3, #16
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800439e:	7ffb      	ldrb	r3, [r7, #31]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3724      	adds	r7, #36	; 0x24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd90      	pop	{r4, r7, pc}
 80043a8:	200000c8 	.word	0x200000c8
 80043ac:	053e2d63 	.word	0x053e2d63
 80043b0:	50040000 	.word	0x50040000
 80043b4:	50040100 	.word	0x50040100
 80043b8:	50040200 	.word	0x50040200
 80043bc:	50040300 	.word	0x50040300
 80043c0:	fff0c007 	.word	0xfff0c007

080043c4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043cc:	4857      	ldr	r0, [pc, #348]	; (800452c <HAL_ADC_Start+0x168>)
 80043ce:	f7ff fd8f 	bl	8003ef0 <LL_ADC_GetMultimode>
 80043d2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff fe69 	bl	80040b0 <LL_ADC_REG_IsConversionOngoing>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f040 809c 	bne.w	800451e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d101      	bne.n	80043f4 <HAL_ADC_Start+0x30>
 80043f0:	2302      	movs	r3, #2
 80043f2:	e097      	b.n	8004524 <HAL_ADC_Start+0x160>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 fe63 	bl	80050c8 <ADC_Enable>
 8004402:	4603      	mov	r3, r0
 8004404:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004406:	7dfb      	ldrb	r3, [r7, #23]
 8004408:	2b00      	cmp	r3, #0
 800440a:	f040 8083 	bne.w	8004514 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004412:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004416:	f023 0301 	bic.w	r3, r3, #1
 800441a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a42      	ldr	r2, [pc, #264]	; (8004530 <HAL_ADC_Start+0x16c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d002      	beq.n	8004432 <HAL_ADC_Start+0x6e>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	e000      	b.n	8004434 <HAL_ADC_Start+0x70>
 8004432:	4b40      	ldr	r3, [pc, #256]	; (8004534 <HAL_ADC_Start+0x170>)
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6812      	ldr	r2, [r2, #0]
 8004438:	4293      	cmp	r3, r2
 800443a:	d002      	beq.n	8004442 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d105      	bne.n	800444e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004446:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004452:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800445a:	d106      	bne.n	800446a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004460:	f023 0206 	bic.w	r2, r3, #6
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	659a      	str	r2, [r3, #88]	; 0x58
 8004468:	e002      	b.n	8004470 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	221c      	movs	r2, #28
 8004476:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a2a      	ldr	r2, [pc, #168]	; (8004530 <HAL_ADC_Start+0x16c>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d002      	beq.n	8004490 <HAL_ADC_Start+0xcc>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	e000      	b.n	8004492 <HAL_ADC_Start+0xce>
 8004490:	4b28      	ldr	r3, [pc, #160]	; (8004534 <HAL_ADC_Start+0x170>)
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	4293      	cmp	r3, r2
 8004498:	d008      	beq.n	80044ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	2b05      	cmp	r3, #5
 80044a4:	d002      	beq.n	80044ac <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	2b09      	cmp	r3, #9
 80044aa:	d114      	bne.n	80044d6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d007      	beq.n	80044ca <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80044c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7ff fdc6 	bl	8004060 <LL_ADC_REG_StartConversion>
 80044d4:	e025      	b.n	8004522 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a12      	ldr	r2, [pc, #72]	; (8004530 <HAL_ADC_Start+0x16c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d002      	beq.n	80044f2 <HAL_ADC_Start+0x12e>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	e000      	b.n	80044f4 <HAL_ADC_Start+0x130>
 80044f2:	4b10      	ldr	r3, [pc, #64]	; (8004534 <HAL_ADC_Start+0x170>)
 80044f4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00f      	beq.n	8004522 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004506:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800450a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	655a      	str	r2, [r3, #84]	; 0x54
 8004512:	e006      	b.n	8004522 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800451c:	e001      	b.n	8004522 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800451e:	2302      	movs	r3, #2
 8004520:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004522:	7dfb      	ldrb	r3, [r7, #23]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	50040300 	.word	0x50040300
 8004530:	50040100 	.word	0x50040100
 8004534:	50040000 	.word	0x50040000

08004538 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004546:	2b01      	cmp	r3, #1
 8004548:	d101      	bne.n	800454e <HAL_ADC_Stop+0x16>
 800454a:	2302      	movs	r3, #2
 800454c:	e023      	b.n	8004596 <HAL_ADC_Stop+0x5e>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004556:	2103      	movs	r1, #3
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fcf9 	bl	8004f50 <ADC_ConversionStop>
 800455e:	4603      	mov	r3, r0
 8004560:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004562:	7bfb      	ldrb	r3, [r7, #15]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d111      	bne.n	800458c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 fe33 	bl	80051d4 <ADC_Disable>
 800456e:	4603      	mov	r3, r0
 8004570:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004572:	7bfb      	ldrb	r3, [r7, #15]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d109      	bne.n	800458c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800457c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004580:	f023 0301 	bic.w	r3, r3, #1
 8004584:	f043 0201 	orr.w	r2, r3, #1
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004594:	7bfb      	ldrb	r3, [r7, #15]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045aa:	4866      	ldr	r0, [pc, #408]	; (8004744 <HAL_ADC_PollForConversion+0x1a4>)
 80045ac:	f7ff fca0 	bl	8003ef0 <LL_ADC_GetMultimode>
 80045b0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b08      	cmp	r3, #8
 80045b8:	d102      	bne.n	80045c0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80045ba:	2308      	movs	r3, #8
 80045bc:	61fb      	str	r3, [r7, #28]
 80045be:	e02a      	b.n	8004616 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d005      	beq.n	80045d2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2b05      	cmp	r3, #5
 80045ca:	d002      	beq.n	80045d2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b09      	cmp	r3, #9
 80045d0:	d111      	bne.n	80045f6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e4:	f043 0220 	orr.w	r2, r3, #32
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e0a4      	b.n	800473a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80045f0:	2304      	movs	r3, #4
 80045f2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80045f4:	e00f      	b.n	8004616 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80045f6:	4853      	ldr	r0, [pc, #332]	; (8004744 <HAL_ADC_PollForConversion+0x1a4>)
 80045f8:	f7ff fc88 	bl	8003f0c <LL_ADC_GetMultiDMATransfer>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d007      	beq.n	8004612 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	f043 0220 	orr.w	r2, r3, #32
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e093      	b.n	800473a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004612:	2304      	movs	r3, #4
 8004614:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004616:	f7ff fb23 	bl	8003c60 <HAL_GetTick>
 800461a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800461c:	e021      	b.n	8004662 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004624:	d01d      	beq.n	8004662 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004626:	f7ff fb1b 	bl	8003c60 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	429a      	cmp	r2, r3
 8004634:	d302      	bcc.n	800463c <HAL_ADC_PollForConversion+0x9c>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d112      	bne.n	8004662 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	4013      	ands	r3, r2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10b      	bne.n	8004662 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464e:	f043 0204 	orr.w	r2, r3, #4
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e06b      	b.n	800473a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	4013      	ands	r3, r2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0d6      	beq.n	800461e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004674:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4618      	mov	r0, r3
 8004682:	f7ff fba6 	bl	8003dd2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d01c      	beq.n	80046c6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	7e5b      	ldrb	r3, [r3, #25]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d118      	bne.n	80046c6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d111      	bne.n	80046c6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d105      	bne.n	80046c6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046be:	f043 0201 	orr.w	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1f      	ldr	r2, [pc, #124]	; (8004748 <HAL_ADC_PollForConversion+0x1a8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d002      	beq.n	80046d6 <HAL_ADC_PollForConversion+0x136>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	e000      	b.n	80046d8 <HAL_ADC_PollForConversion+0x138>
 80046d6:	4b1d      	ldr	r3, [pc, #116]	; (800474c <HAL_ADC_PollForConversion+0x1ac>)
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	4293      	cmp	r3, r2
 80046de:	d008      	beq.n	80046f2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2b05      	cmp	r3, #5
 80046ea:	d002      	beq.n	80046f2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	2b09      	cmp	r3, #9
 80046f0:	d104      	bne.n	80046fc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	61bb      	str	r3, [r7, #24]
 80046fa:	e00c      	b.n	8004716 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a11      	ldr	r2, [pc, #68]	; (8004748 <HAL_ADC_PollForConversion+0x1a8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d002      	beq.n	800470c <HAL_ADC_PollForConversion+0x16c>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	e000      	b.n	800470e <HAL_ADC_PollForConversion+0x16e>
 800470c:	4b0f      	ldr	r3, [pc, #60]	; (800474c <HAL_ADC_PollForConversion+0x1ac>)
 800470e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	2b08      	cmp	r3, #8
 800471a:	d104      	bne.n	8004726 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2208      	movs	r2, #8
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e008      	b.n	8004738 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d103      	bne.n	8004738 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	220c      	movs	r2, #12
 8004736:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3720      	adds	r7, #32
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	50040300 	.word	0x50040300
 8004748:	50040100 	.word	0x50040100
 800474c:	50040000 	.word	0x50040000

08004750 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800475e:	4618      	mov	r0, r3
 8004760:	370c      	adds	r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
	...

0800476c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b0b6      	sub	sp, #216	; 0xd8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800477c:	2300      	movs	r3, #0
 800477e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <HAL_ADC_ConfigChannel+0x22>
 800478a:	2302      	movs	r3, #2
 800478c:	e3c9      	b.n	8004f22 <HAL_ADC_ConfigChannel+0x7b6>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4618      	mov	r0, r3
 800479c:	f7ff fc88 	bl	80040b0 <LL_ADC_REG_IsConversionOngoing>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f040 83aa 	bne.w	8004efc <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b05      	cmp	r3, #5
 80047b6:	d824      	bhi.n	8004802 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	3b02      	subs	r3, #2
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d81b      	bhi.n	80047fa <HAL_ADC_ConfigChannel+0x8e>
 80047c2:	a201      	add	r2, pc, #4	; (adr r2, 80047c8 <HAL_ADC_ConfigChannel+0x5c>)
 80047c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c8:	080047d9 	.word	0x080047d9
 80047cc:	080047e1 	.word	0x080047e1
 80047d0:	080047e9 	.word	0x080047e9
 80047d4:	080047f1 	.word	0x080047f1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80047d8:	230c      	movs	r3, #12
 80047da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80047de:	e010      	b.n	8004802 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80047e0:	2312      	movs	r3, #18
 80047e2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80047e6:	e00c      	b.n	8004802 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80047e8:	2318      	movs	r3, #24
 80047ea:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80047ee:	e008      	b.n	8004802 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80047f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80047f8:	e003      	b.n	8004802 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80047fa:	2306      	movs	r3, #6
 80047fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004800:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6818      	ldr	r0, [r3, #0]
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	461a      	mov	r2, r3
 800480c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004810:	f7ff faf2 	bl	8003df8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4618      	mov	r0, r3
 800481a:	f7ff fc49 	bl	80040b0 <LL_ADC_REG_IsConversionOngoing>
 800481e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff fc69 	bl	80040fe <LL_ADC_INJ_IsConversionOngoing>
 800482c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004830:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004834:	2b00      	cmp	r3, #0
 8004836:	f040 81a4 	bne.w	8004b82 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800483a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800483e:	2b00      	cmp	r3, #0
 8004840:	f040 819f 	bne.w	8004b82 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6818      	ldr	r0, [r3, #0]
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	6819      	ldr	r1, [r3, #0]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	461a      	mov	r2, r3
 8004852:	f7ff fafd 	bl	8003e50 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	695a      	ldr	r2, [r3, #20]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	08db      	lsrs	r3, r3, #3
 8004862:	f003 0303 	and.w	r3, r3, #3
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	2b04      	cmp	r3, #4
 8004876:	d00a      	beq.n	800488e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6818      	ldr	r0, [r3, #0]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	6919      	ldr	r1, [r3, #16]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004888:	f7ff fa4e 	bl	8003d28 <LL_ADC_SetOffset>
 800488c:	e179      	b.n	8004b82 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2100      	movs	r1, #0
 8004894:	4618      	mov	r0, r3
 8004896:	f7ff fa6b 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 800489a:	4603      	mov	r3, r0
 800489c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10a      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x14e>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2100      	movs	r1, #0
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fa60 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 80048b0:	4603      	mov	r3, r0
 80048b2:	0e9b      	lsrs	r3, r3, #26
 80048b4:	f003 021f 	and.w	r2, r3, #31
 80048b8:	e01e      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x18c>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2100      	movs	r1, #0
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff fa55 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 80048c6:	4603      	mov	r3, r0
 80048c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048d0:	fa93 f3a3 	rbit	r3, r3
 80048d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80048d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80048dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80048e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80048e8:	2320      	movs	r3, #32
 80048ea:	e004      	b.n	80048f6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80048ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80048f0:	fab3 f383 	clz	r3, r3
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004900:	2b00      	cmp	r3, #0
 8004902:	d105      	bne.n	8004910 <HAL_ADC_ConfigChannel+0x1a4>
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	0e9b      	lsrs	r3, r3, #26
 800490a:	f003 031f 	and.w	r3, r3, #31
 800490e:	e018      	b.n	8004942 <HAL_ADC_ConfigChannel+0x1d6>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800491c:	fa93 f3a3 	rbit	r3, r3
 8004920:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004924:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004928:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800492c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004934:	2320      	movs	r3, #32
 8004936:	e004      	b.n	8004942 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004938:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800493c:	fab3 f383 	clz	r3, r3
 8004940:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004942:	429a      	cmp	r2, r3
 8004944:	d106      	bne.n	8004954 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2200      	movs	r2, #0
 800494c:	2100      	movs	r1, #0
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff fa24 	bl	8003d9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2101      	movs	r1, #1
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff fa08 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004960:	4603      	mov	r3, r0
 8004962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <HAL_ADC_ConfigChannel+0x214>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2101      	movs	r1, #1
 8004970:	4618      	mov	r0, r3
 8004972:	f7ff f9fd 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004976:	4603      	mov	r3, r0
 8004978:	0e9b      	lsrs	r3, r3, #26
 800497a:	f003 021f 	and.w	r2, r3, #31
 800497e:	e01e      	b.n	80049be <HAL_ADC_ConfigChannel+0x252>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2101      	movs	r1, #1
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff f9f2 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 800498c:	4603      	mov	r3, r0
 800498e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004992:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004996:	fa93 f3a3 	rbit	r3, r3
 800499a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800499e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80049a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80049ae:	2320      	movs	r3, #32
 80049b0:	e004      	b.n	80049bc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80049b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80049b6:	fab3 f383 	clz	r3, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d105      	bne.n	80049d6 <HAL_ADC_ConfigChannel+0x26a>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	0e9b      	lsrs	r3, r3, #26
 80049d0:	f003 031f 	and.w	r3, r3, #31
 80049d4:	e018      	b.n	8004a08 <HAL_ADC_ConfigChannel+0x29c>
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80049e2:	fa93 f3a3 	rbit	r3, r3
 80049e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80049ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049ee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80049f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80049fa:	2320      	movs	r3, #32
 80049fc:	e004      	b.n	8004a08 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80049fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a02:	fab3 f383 	clz	r3, r3
 8004a06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d106      	bne.n	8004a1a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2200      	movs	r2, #0
 8004a12:	2101      	movs	r1, #1
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7ff f9c1 	bl	8003d9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2102      	movs	r1, #2
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7ff f9a5 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004a26:	4603      	mov	r3, r0
 8004a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10a      	bne.n	8004a46 <HAL_ADC_ConfigChannel+0x2da>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2102      	movs	r1, #2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff f99a 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	0e9b      	lsrs	r3, r3, #26
 8004a40:	f003 021f 	and.w	r2, r3, #31
 8004a44:	e01e      	b.n	8004a84 <HAL_ADC_ConfigChannel+0x318>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2102      	movs	r1, #2
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7ff f98f 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004a52:	4603      	mov	r3, r0
 8004a54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a5c:	fa93 f3a3 	rbit	r3, r3
 8004a60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004a64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004a6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8004a74:	2320      	movs	r3, #32
 8004a76:	e004      	b.n	8004a82 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004a78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a7c:	fab3 f383 	clz	r3, r3
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d105      	bne.n	8004a9c <HAL_ADC_ConfigChannel+0x330>
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	0e9b      	lsrs	r3, r3, #26
 8004a96:	f003 031f 	and.w	r3, r3, #31
 8004a9a:	e014      	b.n	8004ac6 <HAL_ADC_ConfigChannel+0x35a>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004aa4:	fa93 f3a3 	rbit	r3, r3
 8004aa8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004aaa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004ab0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d101      	bne.n	8004abc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004ab8:	2320      	movs	r3, #32
 8004aba:	e004      	b.n	8004ac6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004abc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ac0:	fab3 f383 	clz	r3, r3
 8004ac4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d106      	bne.n	8004ad8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff f962 	bl	8003d9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2103      	movs	r1, #3
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff f946 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10a      	bne.n	8004b04 <HAL_ADC_ConfigChannel+0x398>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2103      	movs	r1, #3
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7ff f93b 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004afa:	4603      	mov	r3, r0
 8004afc:	0e9b      	lsrs	r3, r3, #26
 8004afe:	f003 021f 	and.w	r2, r3, #31
 8004b02:	e017      	b.n	8004b34 <HAL_ADC_ConfigChannel+0x3c8>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2103      	movs	r1, #3
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7ff f930 	bl	8003d70 <LL_ADC_GetOffsetChannel>
 8004b10:	4603      	mov	r3, r0
 8004b12:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b16:	fa93 f3a3 	rbit	r3, r3
 8004b1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004b1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b1e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004b20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004b26:	2320      	movs	r3, #32
 8004b28:	e003      	b.n	8004b32 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004b2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b2c:	fab3 f383 	clz	r3, r3
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d105      	bne.n	8004b4c <HAL_ADC_ConfigChannel+0x3e0>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	0e9b      	lsrs	r3, r3, #26
 8004b46:	f003 031f 	and.w	r3, r3, #31
 8004b4a:	e011      	b.n	8004b70 <HAL_ADC_ConfigChannel+0x404>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b54:	fa93 f3a3 	rbit	r3, r3
 8004b58:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004b5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b5c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8004b5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d101      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004b64:	2320      	movs	r3, #32
 8004b66:	e003      	b.n	8004b70 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004b68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b6a:	fab3 f383 	clz	r3, r3
 8004b6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d106      	bne.n	8004b82 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2103      	movs	r1, #3
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff f90d 	bl	8003d9c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7ff fa44 	bl	8004014 <LL_ADC_IsEnabled>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f040 8140 	bne.w	8004e14 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6818      	ldr	r0, [r3, #0]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	6819      	ldr	r1, [r3, #0]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	f7ff f981 	bl	8003ea8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	4a8f      	ldr	r2, [pc, #572]	; (8004de8 <HAL_ADC_ConfigChannel+0x67c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	f040 8131 	bne.w	8004e14 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10b      	bne.n	8004bda <HAL_ADC_ConfigChannel+0x46e>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	0e9b      	lsrs	r3, r3, #26
 8004bc8:	3301      	adds	r3, #1
 8004bca:	f003 031f 	and.w	r3, r3, #31
 8004bce:	2b09      	cmp	r3, #9
 8004bd0:	bf94      	ite	ls
 8004bd2:	2301      	movls	r3, #1
 8004bd4:	2300      	movhi	r3, #0
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	e019      	b.n	8004c0e <HAL_ADC_ConfigChannel+0x4a2>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004be2:	fa93 f3a3 	rbit	r3, r3
 8004be6:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004be8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bea:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004bec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004bf2:	2320      	movs	r3, #32
 8004bf4:	e003      	b.n	8004bfe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004bf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bf8:	fab3 f383 	clz	r3, r3
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	3301      	adds	r3, #1
 8004c00:	f003 031f 	and.w	r3, r3, #31
 8004c04:	2b09      	cmp	r3, #9
 8004c06:	bf94      	ite	ls
 8004c08:	2301      	movls	r3, #1
 8004c0a:	2300      	movhi	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d079      	beq.n	8004d06 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d107      	bne.n	8004c2e <HAL_ADC_ConfigChannel+0x4c2>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	0e9b      	lsrs	r3, r3, #26
 8004c24:	3301      	adds	r3, #1
 8004c26:	069b      	lsls	r3, r3, #26
 8004c28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c2c:	e015      	b.n	8004c5a <HAL_ADC_ConfigChannel+0x4ee>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c36:	fa93 f3a3 	rbit	r3, r3
 8004c3a:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004c3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c3e:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004c40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004c46:	2320      	movs	r3, #32
 8004c48:	e003      	b.n	8004c52 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8004c4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c4c:	fab3 f383 	clz	r3, r3
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	3301      	adds	r3, #1
 8004c54:	069b      	lsls	r3, r3, #26
 8004c56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d109      	bne.n	8004c7a <HAL_ADC_ConfigChannel+0x50e>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	0e9b      	lsrs	r3, r3, #26
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	f003 031f 	and.w	r3, r3, #31
 8004c72:	2101      	movs	r1, #1
 8004c74:	fa01 f303 	lsl.w	r3, r1, r3
 8004c78:	e017      	b.n	8004caa <HAL_ADC_ConfigChannel+0x53e>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c82:	fa93 f3a3 	rbit	r3, r3
 8004c86:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c8a:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004c8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004c92:	2320      	movs	r3, #32
 8004c94:	e003      	b.n	8004c9e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004c96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c98:	fab3 f383 	clz	r3, r3
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	f003 031f 	and.w	r3, r3, #31
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8004caa:	ea42 0103 	orr.w	r1, r2, r3
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10a      	bne.n	8004cd0 <HAL_ADC_ConfigChannel+0x564>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	0e9b      	lsrs	r3, r3, #26
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	f003 021f 	and.w	r2, r3, #31
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	005b      	lsls	r3, r3, #1
 8004cca:	4413      	add	r3, r2
 8004ccc:	051b      	lsls	r3, r3, #20
 8004cce:	e018      	b.n	8004d02 <HAL_ADC_ConfigChannel+0x596>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cd8:	fa93 f3a3 	rbit	r3, r3
 8004cdc:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004ce8:	2320      	movs	r3, #32
 8004cea:	e003      	b.n	8004cf4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cee:	fab3 f383 	clz	r3, r3
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	f003 021f 	and.w	r2, r3, #31
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	4413      	add	r3, r2
 8004d00:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d02:	430b      	orrs	r3, r1
 8004d04:	e081      	b.n	8004e0a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d107      	bne.n	8004d22 <HAL_ADC_ConfigChannel+0x5b6>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	0e9b      	lsrs	r3, r3, #26
 8004d18:	3301      	adds	r3, #1
 8004d1a:	069b      	lsls	r3, r3, #26
 8004d1c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d20:	e015      	b.n	8004d4e <HAL_ADC_ConfigChannel+0x5e2>
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2a:	fa93 f3a3 	rbit	r3, r3
 8004d2e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8004d3a:	2320      	movs	r3, #32
 8004d3c:	e003      	b.n	8004d46 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d40:	fab3 f383 	clz	r3, r3
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	3301      	adds	r3, #1
 8004d48:	069b      	lsls	r3, r3, #26
 8004d4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d109      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x602>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	0e9b      	lsrs	r3, r3, #26
 8004d60:	3301      	adds	r3, #1
 8004d62:	f003 031f 	and.w	r3, r3, #31
 8004d66:	2101      	movs	r1, #1
 8004d68:	fa01 f303 	lsl.w	r3, r1, r3
 8004d6c:	e017      	b.n	8004d9e <HAL_ADC_ConfigChannel+0x632>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	fa93 f3a3 	rbit	r3, r3
 8004d7a:	61bb      	str	r3, [r7, #24]
  return result;
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8004d86:	2320      	movs	r3, #32
 8004d88:	e003      	b.n	8004d92 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	fab3 f383 	clz	r3, r3
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	3301      	adds	r3, #1
 8004d94:	f003 031f 	and.w	r3, r3, #31
 8004d98:	2101      	movs	r1, #1
 8004d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9e:	ea42 0103 	orr.w	r1, r2, r3
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10d      	bne.n	8004dca <HAL_ADC_ConfigChannel+0x65e>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	0e9b      	lsrs	r3, r3, #26
 8004db4:	3301      	adds	r3, #1
 8004db6:	f003 021f 	and.w	r2, r3, #31
 8004dba:	4613      	mov	r3, r2
 8004dbc:	005b      	lsls	r3, r3, #1
 8004dbe:	4413      	add	r3, r2
 8004dc0:	3b1e      	subs	r3, #30
 8004dc2:	051b      	lsls	r3, r3, #20
 8004dc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004dc8:	e01e      	b.n	8004e08 <HAL_ADC_ConfigChannel+0x69c>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	fa93 f3a3 	rbit	r3, r3
 8004dd6:	60fb      	str	r3, [r7, #12]
  return result;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d104      	bne.n	8004dec <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004de2:	2320      	movs	r3, #32
 8004de4:	e006      	b.n	8004df4 <HAL_ADC_ConfigChannel+0x688>
 8004de6:	bf00      	nop
 8004de8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	fab3 f383 	clz	r3, r3
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	3301      	adds	r3, #1
 8004df6:	f003 021f 	and.w	r2, r3, #31
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	4413      	add	r3, r2
 8004e00:	3b1e      	subs	r3, #30
 8004e02:	051b      	lsls	r3, r3, #20
 8004e04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e08:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e0e:	4619      	mov	r1, r3
 8004e10:	f7ff f81e 	bl	8003e50 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	4b44      	ldr	r3, [pc, #272]	; (8004f2c <HAL_ADC_ConfigChannel+0x7c0>)
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d07a      	beq.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e20:	4843      	ldr	r0, [pc, #268]	; (8004f30 <HAL_ADC_ConfigChannel+0x7c4>)
 8004e22:	f7fe ff73 	bl	8003d0c <LL_ADC_GetCommonPathInternalCh>
 8004e26:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a41      	ldr	r2, [pc, #260]	; (8004f34 <HAL_ADC_ConfigChannel+0x7c8>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d12c      	bne.n	8004e8e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d126      	bne.n	8004e8e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a3c      	ldr	r2, [pc, #240]	; (8004f38 <HAL_ADC_ConfigChannel+0x7cc>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d004      	beq.n	8004e54 <HAL_ADC_ConfigChannel+0x6e8>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a3b      	ldr	r2, [pc, #236]	; (8004f3c <HAL_ADC_ConfigChannel+0x7d0>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d15d      	bne.n	8004f10 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e58:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	4834      	ldr	r0, [pc, #208]	; (8004f30 <HAL_ADC_ConfigChannel+0x7c4>)
 8004e60:	f7fe ff41 	bl	8003ce6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e64:	4b36      	ldr	r3, [pc, #216]	; (8004f40 <HAL_ADC_ConfigChannel+0x7d4>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	099b      	lsrs	r3, r3, #6
 8004e6a:	4a36      	ldr	r2, [pc, #216]	; (8004f44 <HAL_ADC_ConfigChannel+0x7d8>)
 8004e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e70:	099b      	lsrs	r3, r3, #6
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	4613      	mov	r3, r2
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	4413      	add	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004e7e:	e002      	b.n	8004e86 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	3b01      	subs	r3, #1
 8004e84:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1f9      	bne.n	8004e80 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e8c:	e040      	b.n	8004f10 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a2d      	ldr	r2, [pc, #180]	; (8004f48 <HAL_ADC_ConfigChannel+0x7dc>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d118      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d112      	bne.n	8004eca <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a23      	ldr	r2, [pc, #140]	; (8004f38 <HAL_ADC_ConfigChannel+0x7cc>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d004      	beq.n	8004eb8 <HAL_ADC_ConfigChannel+0x74c>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a22      	ldr	r2, [pc, #136]	; (8004f3c <HAL_ADC_ConfigChannel+0x7d0>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d12d      	bne.n	8004f14 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004eb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ebc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	481b      	ldr	r0, [pc, #108]	; (8004f30 <HAL_ADC_ConfigChannel+0x7c4>)
 8004ec4:	f7fe ff0f 	bl	8003ce6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ec8:	e024      	b.n	8004f14 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a1f      	ldr	r2, [pc, #124]	; (8004f4c <HAL_ADC_ConfigChannel+0x7e0>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d120      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ed4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ed8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d11a      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a14      	ldr	r2, [pc, #80]	; (8004f38 <HAL_ADC_ConfigChannel+0x7cc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d115      	bne.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004eea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004eee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	480e      	ldr	r0, [pc, #56]	; (8004f30 <HAL_ADC_ConfigChannel+0x7c4>)
 8004ef6:	f7fe fef6 	bl	8003ce6 <LL_ADC_SetCommonPathInternalCh>
 8004efa:	e00c      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f00:	f043 0220 	orr.w	r2, r3, #32
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004f0e:	e002      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f10:	bf00      	nop
 8004f12:	e000      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004f14:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f1e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	37d8      	adds	r7, #216	; 0xd8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	80080000 	.word	0x80080000
 8004f30:	50040300 	.word	0x50040300
 8004f34:	c7520000 	.word	0xc7520000
 8004f38:	50040000 	.word	0x50040000
 8004f3c:	50040200 	.word	0x50040200
 8004f40:	200000c8 	.word	0x200000c8
 8004f44:	053e2d63 	.word	0x053e2d63
 8004f48:	cb840000 	.word	0xcb840000
 8004f4c:	80000001 	.word	0x80000001

08004f50 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7ff f8a2 	bl	80040b0 <LL_ADC_REG_IsConversionOngoing>
 8004f6c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff f8c3 	bl	80040fe <LL_ADC_INJ_IsConversionOngoing>
 8004f78:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d103      	bne.n	8004f88 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 8098 	beq.w	80050b8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d02a      	beq.n	8004fec <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	7e5b      	ldrb	r3, [r3, #25]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d126      	bne.n	8004fec <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	7e1b      	ldrb	r3, [r3, #24]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d122      	bne.n	8004fec <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004faa:	e014      	b.n	8004fd6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	4a45      	ldr	r2, [pc, #276]	; (80050c4 <ADC_ConversionStop+0x174>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d90d      	bls.n	8004fd0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb8:	f043 0210 	orr.w	r2, r3, #16
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc4:	f043 0201 	orr.w	r2, r3, #1
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e074      	b.n	80050ba <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b40      	cmp	r3, #64	; 0x40
 8004fe2:	d1e3      	bne.n	8004fac <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2240      	movs	r2, #64	; 0x40
 8004fea:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d014      	beq.n	800501c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7ff f85a 	bl	80040b0 <LL_ADC_REG_IsConversionOngoing>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00c      	beq.n	800501c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff f817 	bl	800403a <LL_ADC_IsDisableOngoing>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d104      	bne.n	800501c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff f836 	bl	8004088 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d014      	beq.n	800504c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff f869 	bl	80040fe <LL_ADC_INJ_IsConversionOngoing>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00c      	beq.n	800504c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4618      	mov	r0, r3
 8005038:	f7fe ffff 	bl	800403a <LL_ADC_IsDisableOngoing>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d104      	bne.n	800504c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4618      	mov	r0, r3
 8005048:	f7ff f845 	bl	80040d6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	2b02      	cmp	r3, #2
 8005050:	d005      	beq.n	800505e <ADC_ConversionStop+0x10e>
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	2b03      	cmp	r3, #3
 8005056:	d105      	bne.n	8005064 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005058:	230c      	movs	r3, #12
 800505a:	617b      	str	r3, [r7, #20]
        break;
 800505c:	e005      	b.n	800506a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800505e:	2308      	movs	r3, #8
 8005060:	617b      	str	r3, [r7, #20]
        break;
 8005062:	e002      	b.n	800506a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005064:	2304      	movs	r3, #4
 8005066:	617b      	str	r3, [r7, #20]
        break;
 8005068:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800506a:	f7fe fdf9 	bl	8003c60 <HAL_GetTick>
 800506e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005070:	e01b      	b.n	80050aa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005072:	f7fe fdf5 	bl	8003c60 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b05      	cmp	r3, #5
 800507e:	d914      	bls.n	80050aa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	4013      	ands	r3, r2
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00d      	beq.n	80050aa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005092:	f043 0210 	orr.w	r2, r3, #16
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800509e:	f043 0201 	orr.w	r2, r3, #1
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e007      	b.n	80050ba <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	4013      	ands	r3, r2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1dc      	bne.n	8005072 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3720      	adds	r7, #32
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	a33fffff 	.word	0xa33fffff

080050c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80050d0:	2300      	movs	r3, #0
 80050d2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fe ff9b 	bl	8004014 <LL_ADC_IsEnabled>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d169      	bne.n	80051b8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689a      	ldr	r2, [r3, #8]
 80050ea:	4b36      	ldr	r3, [pc, #216]	; (80051c4 <ADC_Enable+0xfc>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00d      	beq.n	800510e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f6:	f043 0210 	orr.w	r2, r3, #16
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005102:	f043 0201 	orr.w	r2, r3, #1
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e055      	b.n	80051ba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f7fe ff56 	bl	8003fc4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005118:	482b      	ldr	r0, [pc, #172]	; (80051c8 <ADC_Enable+0x100>)
 800511a:	f7fe fdf7 	bl	8003d0c <LL_ADC_GetCommonPathInternalCh>
 800511e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005120:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005124:	2b00      	cmp	r3, #0
 8005126:	d013      	beq.n	8005150 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005128:	4b28      	ldr	r3, [pc, #160]	; (80051cc <ADC_Enable+0x104>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	099b      	lsrs	r3, r3, #6
 800512e:	4a28      	ldr	r2, [pc, #160]	; (80051d0 <ADC_Enable+0x108>)
 8005130:	fba2 2303 	umull	r2, r3, r2, r3
 8005134:	099b      	lsrs	r3, r3, #6
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	4613      	mov	r3, r2
 800513a:	005b      	lsls	r3, r3, #1
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005142:	e002      	b.n	800514a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	3b01      	subs	r3, #1
 8005148:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1f9      	bne.n	8005144 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005150:	f7fe fd86 	bl	8003c60 <HAL_GetTick>
 8005154:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005156:	e028      	b.n	80051aa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4618      	mov	r0, r3
 800515e:	f7fe ff59 	bl	8004014 <LL_ADC_IsEnabled>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d104      	bne.n	8005172 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f7fe ff29 	bl	8003fc4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005172:	f7fe fd75 	bl	8003c60 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d914      	bls.n	80051aa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b01      	cmp	r3, #1
 800518c:	d00d      	beq.n	80051aa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005192:	f043 0210 	orr.w	r2, r3, #16
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800519e:	f043 0201 	orr.w	r2, r3, #1
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e007      	b.n	80051ba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d1cf      	bne.n	8005158 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	8000003f 	.word	0x8000003f
 80051c8:	50040300 	.word	0x50040300
 80051cc:	200000c8 	.word	0x200000c8
 80051d0:	053e2d63 	.word	0x053e2d63

080051d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7fe ff2a 	bl	800403a <LL_ADC_IsDisableOngoing>
 80051e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7fe ff11 	bl	8004014 <LL_ADC_IsEnabled>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d047      	beq.n	8005288 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d144      	bne.n	8005288 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f003 030d 	and.w	r3, r3, #13
 8005208:	2b01      	cmp	r3, #1
 800520a:	d10c      	bne.n	8005226 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4618      	mov	r0, r3
 8005212:	f7fe feeb 	bl	8003fec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2203      	movs	r2, #3
 800521c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800521e:	f7fe fd1f 	bl	8003c60 <HAL_GetTick>
 8005222:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005224:	e029      	b.n	800527a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800522a:	f043 0210 	orr.w	r2, r3, #16
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005236:	f043 0201 	orr.w	r2, r3, #1
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e023      	b.n	800528a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005242:	f7fe fd0d 	bl	8003c60 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d914      	bls.n	800527a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00d      	beq.n	800527a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005262:	f043 0210 	orr.w	r2, r3, #16
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800526e:	f043 0201 	orr.w	r2, r3, #1
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e007      	b.n	800528a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1dc      	bne.n	8005242 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <LL_ADC_IsEnabled>:
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <LL_ADC_IsEnabled+0x18>
 80052a6:	2301      	movs	r3, #1
 80052a8:	e000      	b.n	80052ac <LL_ADC_IsEnabled+0x1a>
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <LL_ADC_REG_IsConversionOngoing>:
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	2b04      	cmp	r3, #4
 80052ca:	d101      	bne.n	80052d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80052cc:	2301      	movs	r3, #1
 80052ce:	e000      	b.n	80052d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
	...

080052e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80052e0:	b590      	push	{r4, r7, lr}
 80052e2:	b09f      	sub	sp, #124	; 0x7c
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d101      	bne.n	80052fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80052fa:	2302      	movs	r3, #2
 80052fc:	e093      	b.n	8005426 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005306:	2300      	movs	r3, #0
 8005308:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800530a:	2300      	movs	r3, #0
 800530c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a47      	ldr	r2, [pc, #284]	; (8005430 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d102      	bne.n	800531e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005318:	4b46      	ldr	r3, [pc, #280]	; (8005434 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800531a:	60bb      	str	r3, [r7, #8]
 800531c:	e001      	b.n	8005322 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800531e:	2300      	movs	r3, #0
 8005320:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10b      	bne.n	8005340 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532c:	f043 0220 	orr.w	r2, r3, #32
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e072      	b.n	8005426 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	4618      	mov	r0, r3
 8005344:	f7ff ffb8 	bl	80052b8 <LL_ADC_REG_IsConversionOngoing>
 8005348:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4618      	mov	r0, r3
 8005350:	f7ff ffb2 	bl	80052b8 <LL_ADC_REG_IsConversionOngoing>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d154      	bne.n	8005404 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800535a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800535c:	2b00      	cmp	r3, #0
 800535e:	d151      	bne.n	8005404 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005360:	4b35      	ldr	r3, [pc, #212]	; (8005438 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005362:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d02c      	beq.n	80053c6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800536c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	6859      	ldr	r1, [r3, #4]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800537e:	035b      	lsls	r3, r3, #13
 8005380:	430b      	orrs	r3, r1
 8005382:	431a      	orrs	r2, r3
 8005384:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005386:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005388:	4829      	ldr	r0, [pc, #164]	; (8005430 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800538a:	f7ff ff82 	bl	8005292 <LL_ADC_IsEnabled>
 800538e:	4604      	mov	r4, r0
 8005390:	4828      	ldr	r0, [pc, #160]	; (8005434 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005392:	f7ff ff7e 	bl	8005292 <LL_ADC_IsEnabled>
 8005396:	4603      	mov	r3, r0
 8005398:	431c      	orrs	r4, r3
 800539a:	4828      	ldr	r0, [pc, #160]	; (800543c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800539c:	f7ff ff79 	bl	8005292 <LL_ADC_IsEnabled>
 80053a0:	4603      	mov	r3, r0
 80053a2:	4323      	orrs	r3, r4
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d137      	bne.n	8005418 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80053a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80053b0:	f023 030f 	bic.w	r3, r3, #15
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	6811      	ldr	r1, [r2, #0]
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	6892      	ldr	r2, [r2, #8]
 80053bc:	430a      	orrs	r2, r1
 80053be:	431a      	orrs	r2, r3
 80053c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053c4:	e028      	b.n	8005418 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80053c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80053ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053d2:	4817      	ldr	r0, [pc, #92]	; (8005430 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80053d4:	f7ff ff5d 	bl	8005292 <LL_ADC_IsEnabled>
 80053d8:	4604      	mov	r4, r0
 80053da:	4816      	ldr	r0, [pc, #88]	; (8005434 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80053dc:	f7ff ff59 	bl	8005292 <LL_ADC_IsEnabled>
 80053e0:	4603      	mov	r3, r0
 80053e2:	431c      	orrs	r4, r3
 80053e4:	4815      	ldr	r0, [pc, #84]	; (800543c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80053e6:	f7ff ff54 	bl	8005292 <LL_ADC_IsEnabled>
 80053ea:	4603      	mov	r3, r0
 80053ec:	4323      	orrs	r3, r4
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d112      	bne.n	8005418 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80053f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80053fa:	f023 030f 	bic.w	r3, r3, #15
 80053fe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005400:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005402:	e009      	b.n	8005418 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005408:	f043 0220 	orr.w	r2, r3, #32
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005416:	e000      	b.n	800541a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005418:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005422:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005426:	4618      	mov	r0, r3
 8005428:	377c      	adds	r7, #124	; 0x7c
 800542a:	46bd      	mov	sp, r7
 800542c:	bd90      	pop	{r4, r7, pc}
 800542e:	bf00      	nop
 8005430:	50040000 	.word	0x50040000
 8005434:	50040100 	.word	0x50040100
 8005438:	50040300 	.word	0x50040300
 800543c:	50040200 	.word	0x50040200

08005440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f003 0307 	and.w	r3, r3, #7
 800544e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005450:	4b0c      	ldr	r3, [pc, #48]	; (8005484 <__NVIC_SetPriorityGrouping+0x44>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800545c:	4013      	ands	r3, r2
 800545e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005468:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800546c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005472:	4a04      	ldr	r2, [pc, #16]	; (8005484 <__NVIC_SetPriorityGrouping+0x44>)
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	60d3      	str	r3, [r2, #12]
}
 8005478:	bf00      	nop
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	e000ed00 	.word	0xe000ed00

08005488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800548c:	4b04      	ldr	r3, [pc, #16]	; (80054a0 <__NVIC_GetPriorityGrouping+0x18>)
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	0a1b      	lsrs	r3, r3, #8
 8005492:	f003 0307 	and.w	r3, r3, #7
}
 8005496:	4618      	mov	r0, r3
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	e000ed00 	.word	0xe000ed00

080054a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	4603      	mov	r3, r0
 80054ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	db0b      	blt.n	80054ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054b6:	79fb      	ldrb	r3, [r7, #7]
 80054b8:	f003 021f 	and.w	r2, r3, #31
 80054bc:	4907      	ldr	r1, [pc, #28]	; (80054dc <__NVIC_EnableIRQ+0x38>)
 80054be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054c2:	095b      	lsrs	r3, r3, #5
 80054c4:	2001      	movs	r0, #1
 80054c6:	fa00 f202 	lsl.w	r2, r0, r2
 80054ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80054ce:	bf00      	nop
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	e000e100 	.word	0xe000e100

080054e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	6039      	str	r1, [r7, #0]
 80054ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	db0a      	blt.n	800550a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	b2da      	uxtb	r2, r3
 80054f8:	490c      	ldr	r1, [pc, #48]	; (800552c <__NVIC_SetPriority+0x4c>)
 80054fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fe:	0112      	lsls	r2, r2, #4
 8005500:	b2d2      	uxtb	r2, r2
 8005502:	440b      	add	r3, r1
 8005504:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005508:	e00a      	b.n	8005520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	b2da      	uxtb	r2, r3
 800550e:	4908      	ldr	r1, [pc, #32]	; (8005530 <__NVIC_SetPriority+0x50>)
 8005510:	79fb      	ldrb	r3, [r7, #7]
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	3b04      	subs	r3, #4
 8005518:	0112      	lsls	r2, r2, #4
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	440b      	add	r3, r1
 800551e:	761a      	strb	r2, [r3, #24]
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	e000e100 	.word	0xe000e100
 8005530:	e000ed00 	.word	0xe000ed00

08005534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005534:	b480      	push	{r7}
 8005536:	b089      	sub	sp, #36	; 0x24
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	f1c3 0307 	rsb	r3, r3, #7
 800554e:	2b04      	cmp	r3, #4
 8005550:	bf28      	it	cs
 8005552:	2304      	movcs	r3, #4
 8005554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	3304      	adds	r3, #4
 800555a:	2b06      	cmp	r3, #6
 800555c:	d902      	bls.n	8005564 <NVIC_EncodePriority+0x30>
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	3b03      	subs	r3, #3
 8005562:	e000      	b.n	8005566 <NVIC_EncodePriority+0x32>
 8005564:	2300      	movs	r3, #0
 8005566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005568:	f04f 32ff 	mov.w	r2, #4294967295
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	fa02 f303 	lsl.w	r3, r2, r3
 8005572:	43da      	mvns	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	401a      	ands	r2, r3
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800557c:	f04f 31ff 	mov.w	r1, #4294967295
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	fa01 f303 	lsl.w	r3, r1, r3
 8005586:	43d9      	mvns	r1, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800558c:	4313      	orrs	r3, r2
         );
}
 800558e:	4618      	mov	r0, r3
 8005590:	3724      	adds	r7, #36	; 0x24
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b082      	sub	sp, #8
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7ff ff4c 	bl	8005440 <__NVIC_SetPriorityGrouping>
}
 80055a8:	bf00      	nop
 80055aa:	3708      	adds	r7, #8
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	4603      	mov	r3, r0
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
 80055bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80055be:	2300      	movs	r3, #0
 80055c0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055c2:	f7ff ff61 	bl	8005488 <__NVIC_GetPriorityGrouping>
 80055c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	68b9      	ldr	r1, [r7, #8]
 80055cc:	6978      	ldr	r0, [r7, #20]
 80055ce:	f7ff ffb1 	bl	8005534 <NVIC_EncodePriority>
 80055d2:	4602      	mov	r2, r0
 80055d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055d8:	4611      	mov	r1, r2
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff ff80 	bl	80054e0 <__NVIC_SetPriority>
}
 80055e0:	bf00      	nop
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff ff54 	bl	80054a4 <__NVIC_EnableIRQ>
}
 80055fc:	bf00      	nop
 80055fe:	3708      	adds	r7, #8
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e098      	b.n	8005748 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	4b4d      	ldr	r3, [pc, #308]	; (8005754 <HAL_DMA_Init+0x150>)
 800561e:	429a      	cmp	r2, r3
 8005620:	d80f      	bhi.n	8005642 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	4b4b      	ldr	r3, [pc, #300]	; (8005758 <HAL_DMA_Init+0x154>)
 800562a:	4413      	add	r3, r2
 800562c:	4a4b      	ldr	r2, [pc, #300]	; (800575c <HAL_DMA_Init+0x158>)
 800562e:	fba2 2303 	umull	r2, r3, r2, r3
 8005632:	091b      	lsrs	r3, r3, #4
 8005634:	009a      	lsls	r2, r3, #2
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a48      	ldr	r2, [pc, #288]	; (8005760 <HAL_DMA_Init+0x15c>)
 800563e:	641a      	str	r2, [r3, #64]	; 0x40
 8005640:	e00e      	b.n	8005660 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	4b46      	ldr	r3, [pc, #280]	; (8005764 <HAL_DMA_Init+0x160>)
 800564a:	4413      	add	r3, r2
 800564c:	4a43      	ldr	r2, [pc, #268]	; (800575c <HAL_DMA_Init+0x158>)
 800564e:	fba2 2303 	umull	r2, r3, r2, r3
 8005652:	091b      	lsrs	r3, r3, #4
 8005654:	009a      	lsls	r2, r3, #2
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a42      	ldr	r2, [pc, #264]	; (8005768 <HAL_DMA_Init+0x164>)
 800565e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005684:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005690:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800569c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056ba:	d039      	beq.n	8005730 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	4a27      	ldr	r2, [pc, #156]	; (8005760 <HAL_DMA_Init+0x15c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d11a      	bne.n	80056fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056c6:	4b29      	ldr	r3, [pc, #164]	; (800576c <HAL_DMA_Init+0x168>)
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ce:	f003 031c 	and.w	r3, r3, #28
 80056d2:	210f      	movs	r1, #15
 80056d4:	fa01 f303 	lsl.w	r3, r1, r3
 80056d8:	43db      	mvns	r3, r3
 80056da:	4924      	ldr	r1, [pc, #144]	; (800576c <HAL_DMA_Init+0x168>)
 80056dc:	4013      	ands	r3, r2
 80056de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80056e0:	4b22      	ldr	r3, [pc, #136]	; (800576c <HAL_DMA_Init+0x168>)
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6859      	ldr	r1, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ec:	f003 031c 	and.w	r3, r3, #28
 80056f0:	fa01 f303 	lsl.w	r3, r1, r3
 80056f4:	491d      	ldr	r1, [pc, #116]	; (800576c <HAL_DMA_Init+0x168>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	600b      	str	r3, [r1, #0]
 80056fa:	e019      	b.n	8005730 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056fc:	4b1c      	ldr	r3, [pc, #112]	; (8005770 <HAL_DMA_Init+0x16c>)
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005704:	f003 031c 	and.w	r3, r3, #28
 8005708:	210f      	movs	r1, #15
 800570a:	fa01 f303 	lsl.w	r3, r1, r3
 800570e:	43db      	mvns	r3, r3
 8005710:	4917      	ldr	r1, [pc, #92]	; (8005770 <HAL_DMA_Init+0x16c>)
 8005712:	4013      	ands	r3, r2
 8005714:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005716:	4b16      	ldr	r3, [pc, #88]	; (8005770 <HAL_DMA_Init+0x16c>)
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6859      	ldr	r1, [r3, #4]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005722:	f003 031c 	and.w	r3, r3, #28
 8005726:	fa01 f303 	lsl.w	r3, r1, r3
 800572a:	4911      	ldr	r1, [pc, #68]	; (8005770 <HAL_DMA_Init+0x16c>)
 800572c:	4313      	orrs	r3, r2
 800572e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr
 8005754:	40020407 	.word	0x40020407
 8005758:	bffdfff8 	.word	0xbffdfff8
 800575c:	cccccccd 	.word	0xcccccccd
 8005760:	40020000 	.word	0x40020000
 8005764:	bffdfbf8 	.word	0xbffdfbf8
 8005768:	40020400 	.word	0x40020400
 800576c:	400200a8 	.word	0x400200a8
 8005770:	400204a8 	.word	0x400204a8

08005774 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b086      	sub	sp, #24
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005782:	2300      	movs	r3, #0
 8005784:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_DMA_Start_IT+0x20>
 8005790:	2302      	movs	r3, #2
 8005792:	e04b      	b.n	800582c <HAL_DMA_Start_IT+0xb8>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d13a      	bne.n	800581e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2202      	movs	r2, #2
 80057ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f022 0201 	bic.w	r2, r2, #1
 80057c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 f95f 	bl	8005a90 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d008      	beq.n	80057ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f042 020e 	orr.w	r2, r2, #14
 80057e8:	601a      	str	r2, [r3, #0]
 80057ea:	e00f      	b.n	800580c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f022 0204 	bic.w	r2, r2, #4
 80057fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 020a 	orr.w	r2, r2, #10
 800580a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0201 	orr.w	r2, r2, #1
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	e005      	b.n	800582a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005826:	2302      	movs	r3, #2
 8005828:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800582a:	7dfb      	ldrb	r3, [r7, #23]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005846:	b2db      	uxtb	r3, r3
 8005848:	2b02      	cmp	r3, #2
 800584a:	d008      	beq.n	800585e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2204      	movs	r2, #4
 8005850:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e022      	b.n	80058a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f022 020e 	bic.w	r2, r2, #14
 800586c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0201 	bic.w	r2, r2, #1
 800587c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005882:	f003 021c 	and.w	r2, r3, #28
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	2101      	movs	r1, #1
 800588c:	fa01 f202 	lsl.w	r2, r1, r2
 8005890:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d005      	beq.n	80058d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2204      	movs	r2, #4
 80058cc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	73fb      	strb	r3, [r7, #15]
 80058d2:	e029      	b.n	8005928 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 020e 	bic.w	r2, r2, #14
 80058e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f022 0201 	bic.w	r2, r2, #1
 80058f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f8:	f003 021c 	and.w	r2, r3, #28
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005900:	2101      	movs	r1, #1
 8005902:	fa01 f202 	lsl.w	r2, r1, r2
 8005906:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	4798      	blx	r3
    }
  }
  return status;
 8005928:	7bfb      	ldrb	r3, [r7, #15]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}

08005932 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b084      	sub	sp, #16
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594e:	f003 031c 	and.w	r3, r3, #28
 8005952:	2204      	movs	r2, #4
 8005954:	409a      	lsls	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	4013      	ands	r3, r2
 800595a:	2b00      	cmp	r3, #0
 800595c:	d026      	beq.n	80059ac <HAL_DMA_IRQHandler+0x7a>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	f003 0304 	and.w	r3, r3, #4
 8005964:	2b00      	cmp	r3, #0
 8005966:	d021      	beq.n	80059ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b00      	cmp	r3, #0
 8005974:	d107      	bne.n	8005986 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 0204 	bic.w	r2, r2, #4
 8005984:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598a:	f003 021c 	and.w	r2, r3, #28
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	2104      	movs	r1, #4
 8005994:	fa01 f202 	lsl.w	r2, r1, r2
 8005998:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d071      	beq.n	8005a86 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80059aa:	e06c      	b.n	8005a86 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b0:	f003 031c 	and.w	r3, r3, #28
 80059b4:	2202      	movs	r2, #2
 80059b6:	409a      	lsls	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4013      	ands	r3, r2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d02e      	beq.n	8005a1e <HAL_DMA_IRQHandler+0xec>
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d029      	beq.n	8005a1e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d10b      	bne.n	80059f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 020a 	bic.w	r2, r2, #10
 80059e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f4:	f003 021c 	and.w	r2, r3, #28
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fc:	2102      	movs	r1, #2
 80059fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005a02:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d038      	beq.n	8005a86 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005a1c:	e033      	b.n	8005a86 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a22:	f003 031c 	and.w	r3, r3, #28
 8005a26:	2208      	movs	r2, #8
 8005a28:	409a      	lsls	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d02a      	beq.n	8005a88 <HAL_DMA_IRQHandler+0x156>
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f003 0308 	and.w	r3, r3, #8
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d025      	beq.n	8005a88 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 020e 	bic.w	r2, r2, #14
 8005a4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a50:	f003 021c 	and.w	r2, r3, #28
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a58:	2101      	movs	r1, #1
 8005a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a5e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d004      	beq.n	8005a88 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a86:	bf00      	nop
 8005a88:	bf00      	nop
}
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
 8005a9c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa2:	f003 021c 	and.w	r2, r3, #28
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aaa:	2101      	movs	r1, #1
 8005aac:	fa01 f202 	lsl.w	r2, r1, r2
 8005ab0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	683a      	ldr	r2, [r7, #0]
 8005ab8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	2b10      	cmp	r3, #16
 8005ac0:	d108      	bne.n	8005ad4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ad2:	e007      	b.n	8005ae4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	60da      	str	r2, [r3, #12]
}
 8005ae4:	bf00      	nop
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005afa:	2300      	movs	r3, #0
 8005afc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005afe:	e17f      	b.n	8005e00 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	2101      	movs	r1, #1
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	fa01 f303 	lsl.w	r3, r1, r3
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f000 8171 	beq.w	8005dfa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f003 0303 	and.w	r3, r3, #3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d005      	beq.n	8005b30 <HAL_GPIO_Init+0x40>
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f003 0303 	and.w	r3, r3, #3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d130      	bne.n	8005b92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	2203      	movs	r2, #3
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	43db      	mvns	r3, r3
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4013      	ands	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	68da      	ldr	r2, [r3, #12]
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	005b      	lsls	r3, r3, #1
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b66:	2201      	movs	r2, #1
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6e:	43db      	mvns	r3, r3
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4013      	ands	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	091b      	lsrs	r3, r3, #4
 8005b7c:	f003 0201 	and.w	r2, r3, #1
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	fa02 f303 	lsl.w	r3, r2, r3
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f003 0303 	and.w	r3, r3, #3
 8005b9a:	2b03      	cmp	r3, #3
 8005b9c:	d118      	bne.n	8005bd0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	43db      	mvns	r3, r3
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	08db      	lsrs	r3, r3, #3
 8005bba:	f003 0201 	and.w	r2, r3, #1
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f003 0303 	and.w	r3, r3, #3
 8005bd8:	2b03      	cmp	r3, #3
 8005bda:	d017      	beq.n	8005c0c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	2203      	movs	r2, #3
 8005be8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bec:	43db      	mvns	r3, r3
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f003 0303 	and.w	r3, r3, #3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d123      	bne.n	8005c60 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	08da      	lsrs	r2, r3, #3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	3208      	adds	r2, #8
 8005c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f003 0307 	and.w	r3, r3, #7
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	220f      	movs	r2, #15
 8005c30:	fa02 f303 	lsl.w	r3, r2, r3
 8005c34:	43db      	mvns	r3, r3
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	4013      	ands	r3, r2
 8005c3a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	691a      	ldr	r2, [r3, #16]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f003 0307 	and.w	r3, r3, #7
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	08da      	lsrs	r2, r3, #3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	3208      	adds	r2, #8
 8005c5a:	6939      	ldr	r1, [r7, #16]
 8005c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	2203      	movs	r2, #3
 8005c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c70:	43db      	mvns	r3, r3
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	4013      	ands	r3, r2
 8005c76:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f003 0203 	and.w	r2, r3, #3
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	fa02 f303 	lsl.w	r3, r2, r3
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 80ac 	beq.w	8005dfa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ca2:	4b5f      	ldr	r3, [pc, #380]	; (8005e20 <HAL_GPIO_Init+0x330>)
 8005ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ca6:	4a5e      	ldr	r2, [pc, #376]	; (8005e20 <HAL_GPIO_Init+0x330>)
 8005ca8:	f043 0301 	orr.w	r3, r3, #1
 8005cac:	6613      	str	r3, [r2, #96]	; 0x60
 8005cae:	4b5c      	ldr	r3, [pc, #368]	; (8005e20 <HAL_GPIO_Init+0x330>)
 8005cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	60bb      	str	r3, [r7, #8]
 8005cb8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005cba:	4a5a      	ldr	r2, [pc, #360]	; (8005e24 <HAL_GPIO_Init+0x334>)
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	089b      	lsrs	r3, r3, #2
 8005cc0:	3302      	adds	r3, #2
 8005cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f003 0303 	and.w	r3, r3, #3
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	220f      	movs	r2, #15
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	43db      	mvns	r3, r3
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005ce4:	d025      	beq.n	8005d32 <HAL_GPIO_Init+0x242>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a4f      	ldr	r2, [pc, #316]	; (8005e28 <HAL_GPIO_Init+0x338>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d01f      	beq.n	8005d2e <HAL_GPIO_Init+0x23e>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a4e      	ldr	r2, [pc, #312]	; (8005e2c <HAL_GPIO_Init+0x33c>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d019      	beq.n	8005d2a <HAL_GPIO_Init+0x23a>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a4d      	ldr	r2, [pc, #308]	; (8005e30 <HAL_GPIO_Init+0x340>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d013      	beq.n	8005d26 <HAL_GPIO_Init+0x236>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a4c      	ldr	r2, [pc, #304]	; (8005e34 <HAL_GPIO_Init+0x344>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00d      	beq.n	8005d22 <HAL_GPIO_Init+0x232>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a4b      	ldr	r2, [pc, #300]	; (8005e38 <HAL_GPIO_Init+0x348>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d007      	beq.n	8005d1e <HAL_GPIO_Init+0x22e>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a4a      	ldr	r2, [pc, #296]	; (8005e3c <HAL_GPIO_Init+0x34c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d101      	bne.n	8005d1a <HAL_GPIO_Init+0x22a>
 8005d16:	2306      	movs	r3, #6
 8005d18:	e00c      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d1a:	2307      	movs	r3, #7
 8005d1c:	e00a      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d1e:	2305      	movs	r3, #5
 8005d20:	e008      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d22:	2304      	movs	r3, #4
 8005d24:	e006      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d26:	2303      	movs	r3, #3
 8005d28:	e004      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	e002      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e000      	b.n	8005d34 <HAL_GPIO_Init+0x244>
 8005d32:	2300      	movs	r3, #0
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	f002 0203 	and.w	r2, r2, #3
 8005d3a:	0092      	lsls	r2, r2, #2
 8005d3c:	4093      	lsls	r3, r2
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005d44:	4937      	ldr	r1, [pc, #220]	; (8005e24 <HAL_GPIO_Init+0x334>)
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	089b      	lsrs	r3, r3, #2
 8005d4a:	3302      	adds	r3, #2
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005d52:	4b3b      	ldr	r3, [pc, #236]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	43db      	mvns	r3, r3
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005d76:	4a32      	ldr	r2, [pc, #200]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005d7c:	4b30      	ldr	r3, [pc, #192]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	43db      	mvns	r3, r3
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005da0:	4a27      	ldr	r2, [pc, #156]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005da6:	4b26      	ldr	r3, [pc, #152]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	43db      	mvns	r3, r3
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	4013      	ands	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d003      	beq.n	8005dca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005dca:	4a1d      	ldr	r2, [pc, #116]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005dd0:	4b1b      	ldr	r3, [pc, #108]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	43db      	mvns	r3, r3
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	4013      	ands	r3, r2
 8005dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005df4:	4a12      	ldr	r2, [pc, #72]	; (8005e40 <HAL_GPIO_Init+0x350>)
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	fa22 f303 	lsr.w	r3, r2, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f47f ae78 	bne.w	8005b00 <HAL_GPIO_Init+0x10>
  }
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40021000 	.word	0x40021000
 8005e24:	40010000 	.word	0x40010000
 8005e28:	48000400 	.word	0x48000400
 8005e2c:	48000800 	.word	0x48000800
 8005e30:	48000c00 	.word	0x48000c00
 8005e34:	48001000 	.word	0x48001000
 8005e38:	48001400 	.word	0x48001400
 8005e3c:	48001800 	.word	0x48001800
 8005e40:	40010400 	.word	0x40010400

08005e44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	887b      	ldrh	r3, [r7, #2]
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	73fb      	strb	r3, [r7, #15]
 8005e60:	e001      	b.n	8005e66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e62:	2300      	movs	r3, #0
 8005e64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	807b      	strh	r3, [r7, #2]
 8005e80:	4613      	mov	r3, r2
 8005e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e84:	787b      	ldrb	r3, [r7, #1]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e8a:	887a      	ldrh	r2, [r7, #2]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e90:	e002      	b.n	8005e98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e92:	887a      	ldrh	r2, [r7, #2]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	4603      	mov	r3, r0
 8005eac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005eae:	4b08      	ldr	r3, [pc, #32]	; (8005ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005eb0:	695a      	ldr	r2, [r3, #20]
 8005eb2:	88fb      	ldrh	r3, [r7, #6]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d006      	beq.n	8005ec8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005eba:	4a05      	ldr	r2, [pc, #20]	; (8005ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ec0:	88fb      	ldrh	r3, [r7, #6]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fc fc88 	bl	80027d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ec8:	bf00      	nop
 8005eca:	3708      	adds	r7, #8
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	40010400 	.word	0x40010400

08005ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e08d      	b.n	8006002 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d106      	bne.n	8005f00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7fd fa02 	bl	8003304 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2224      	movs	r2, #36	; 0x24
 8005f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 0201 	bic.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d107      	bne.n	8005f4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	689a      	ldr	r2, [r3, #8]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f4a:	609a      	str	r2, [r3, #8]
 8005f4c:	e006      	b.n	8005f5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689a      	ldr	r2, [r3, #8]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d108      	bne.n	8005f76 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685a      	ldr	r2, [r3, #4]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f72:	605a      	str	r2, [r3, #4]
 8005f74:	e007      	b.n	8005f86 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6812      	ldr	r2, [r2, #0]
 8005f90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	691a      	ldr	r2, [r3, #16]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	69d9      	ldr	r1, [r3, #28]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a1a      	ldr	r2, [r3, #32]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	430a      	orrs	r2, r1
 8005fd2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f042 0201 	orr.w	r2, r2, #1
 8005fe2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3708      	adds	r7, #8
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b088      	sub	sp, #32
 8006010:	af02      	add	r7, sp, #8
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	607a      	str	r2, [r7, #4]
 8006016:	461a      	mov	r2, r3
 8006018:	460b      	mov	r3, r1
 800601a:	817b      	strh	r3, [r7, #10]
 800601c:	4613      	mov	r3, r2
 800601e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006026:	b2db      	uxtb	r3, r3
 8006028:	2b20      	cmp	r3, #32
 800602a:	f040 80fd 	bne.w	8006228 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_I2C_Master_Transmit+0x30>
 8006038:	2302      	movs	r3, #2
 800603a:	e0f6      	b.n	800622a <HAL_I2C_Master_Transmit+0x21e>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006044:	f7fd fe0c 	bl	8003c60 <HAL_GetTick>
 8006048:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	2319      	movs	r3, #25
 8006050:	2201      	movs	r2, #1
 8006052:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fce0 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e0e1      	b.n	800622a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2221      	movs	r2, #33	; 0x21
 800606a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2210      	movs	r2, #16
 8006072:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	893a      	ldrh	r2, [r7, #8]
 8006086:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006092:	b29b      	uxth	r3, r3
 8006094:	2bff      	cmp	r3, #255	; 0xff
 8006096:	d906      	bls.n	80060a6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	22ff      	movs	r2, #255	; 0xff
 800609c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800609e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80060a2:	617b      	str	r3, [r7, #20]
 80060a4:	e007      	b.n	80060b6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80060b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060b4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d024      	beq.n	8006108 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c2:	781a      	ldrb	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	3301      	adds	r3, #1
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	8979      	ldrh	r1, [r7, #10]
 80060fa:	4b4e      	ldr	r3, [pc, #312]	; (8006234 <HAL_I2C_Master_Transmit+0x228>)
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 fedb 	bl	8006ebc <I2C_TransferConfig>
 8006106:	e066      	b.n	80061d6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800610c:	b2da      	uxtb	r2, r3
 800610e:	8979      	ldrh	r1, [r7, #10]
 8006110:	4b48      	ldr	r3, [pc, #288]	; (8006234 <HAL_I2C_Master_Transmit+0x228>)
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f000 fed0 	bl	8006ebc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800611c:	e05b      	b.n	80061d6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	6a39      	ldr	r1, [r7, #32]
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f000 fcd3 	bl	8006ace <I2C_WaitOnTXISFlagUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e07b      	b.n	800622a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006136:	781a      	ldrb	r2, [r3, #0]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800614c:	b29b      	uxth	r3, r3
 800614e:	3b01      	subs	r3, #1
 8006150:	b29a      	uxth	r2, r3
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615a:	3b01      	subs	r3, #1
 800615c:	b29a      	uxth	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006166:	b29b      	uxth	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	d034      	beq.n	80061d6 <HAL_I2C_Master_Transmit+0x1ca>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006170:	2b00      	cmp	r3, #0
 8006172:	d130      	bne.n	80061d6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	9300      	str	r3, [sp, #0]
 8006178:	6a3b      	ldr	r3, [r7, #32]
 800617a:	2200      	movs	r2, #0
 800617c:	2180      	movs	r1, #128	; 0x80
 800617e:	68f8      	ldr	r0, [r7, #12]
 8006180:	f000 fc4c 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e04d      	b.n	800622a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006192:	b29b      	uxth	r3, r3
 8006194:	2bff      	cmp	r3, #255	; 0xff
 8006196:	d90e      	bls.n	80061b6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	22ff      	movs	r2, #255	; 0xff
 800619c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a2:	b2da      	uxtb	r2, r3
 80061a4:	8979      	ldrh	r1, [r7, #10]
 80061a6:	2300      	movs	r3, #0
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 fe84 	bl	8006ebc <I2C_TransferConfig>
 80061b4:	e00f      	b.n	80061d6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061c4:	b2da      	uxtb	r2, r3
 80061c6:	8979      	ldrh	r1, [r7, #10]
 80061c8:	2300      	movs	r3, #0
 80061ca:	9300      	str	r3, [sp, #0]
 80061cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f000 fe73 	bl	8006ebc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061da:	b29b      	uxth	r3, r3
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d19e      	bne.n	800611e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	6a39      	ldr	r1, [r7, #32]
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fcb9 	bl	8006b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d001      	beq.n	80061f4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e01a      	b.n	800622a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2220      	movs	r2, #32
 80061fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6859      	ldr	r1, [r3, #4]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	4b0c      	ldr	r3, [pc, #48]	; (8006238 <HAL_I2C_Master_Transmit+0x22c>)
 8006208:	400b      	ands	r3, r1
 800620a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2220      	movs	r2, #32
 8006210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2200      	movs	r2, #0
 8006218:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	e000      	b.n	800622a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006228:	2302      	movs	r3, #2
  }
}
 800622a:	4618      	mov	r0, r3
 800622c:	3718      	adds	r7, #24
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	80002000 	.word	0x80002000
 8006238:	fe00e800 	.word	0xfe00e800

0800623c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b088      	sub	sp, #32
 8006240:	af02      	add	r7, sp, #8
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	607a      	str	r2, [r7, #4]
 8006246:	461a      	mov	r2, r3
 8006248:	460b      	mov	r3, r1
 800624a:	817b      	strh	r3, [r7, #10]
 800624c:	4613      	mov	r3, r2
 800624e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b20      	cmp	r3, #32
 800625a:	f040 80db 	bne.w	8006414 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_I2C_Master_Receive+0x30>
 8006268:	2302      	movs	r3, #2
 800626a:	e0d4      	b.n	8006416 <HAL_I2C_Master_Receive+0x1da>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006274:	f7fd fcf4 	bl	8003c60 <HAL_GetTick>
 8006278:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	2319      	movs	r3, #25
 8006280:	2201      	movs	r2, #1
 8006282:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 fbc8 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d001      	beq.n	8006296 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e0bf      	b.n	8006416 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2222      	movs	r2, #34	; 0x22
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2210      	movs	r2, #16
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	893a      	ldrh	r2, [r7, #8]
 80062b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	2bff      	cmp	r3, #255	; 0xff
 80062c6:	d90e      	bls.n	80062e6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2201      	movs	r2, #1
 80062cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d2:	b2da      	uxtb	r2, r3
 80062d4:	8979      	ldrh	r1, [r7, #10]
 80062d6:	4b52      	ldr	r3, [pc, #328]	; (8006420 <HAL_I2C_Master_Receive+0x1e4>)
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 fdec 	bl	8006ebc <I2C_TransferConfig>
 80062e4:	e06d      	b.n	80063c2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	8979      	ldrh	r1, [r7, #10]
 80062f8:	4b49      	ldr	r3, [pc, #292]	; (8006420 <HAL_I2C_Master_Receive+0x1e4>)
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 fddb 	bl	8006ebc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006306:	e05c      	b.n	80063c2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006308:	697a      	ldr	r2, [r7, #20]
 800630a:	6a39      	ldr	r1, [r7, #32]
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f000 fc69 	bl	8006be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e07c      	b.n	8006416 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	b2d2      	uxtb	r2, r2
 8006328:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632e:	1c5a      	adds	r2, r3, #1
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006338:	3b01      	subs	r3, #1
 800633a:	b29a      	uxth	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b01      	subs	r3, #1
 8006348:	b29a      	uxth	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006352:	b29b      	uxth	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d034      	beq.n	80063c2 <HAL_I2C_Master_Receive+0x186>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800635c:	2b00      	cmp	r3, #0
 800635e:	d130      	bne.n	80063c2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	2200      	movs	r2, #0
 8006368:	2180      	movs	r1, #128	; 0x80
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f000 fb56 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e04d      	b.n	8006416 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800637e:	b29b      	uxth	r3, r3
 8006380:	2bff      	cmp	r3, #255	; 0xff
 8006382:	d90e      	bls.n	80063a2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	22ff      	movs	r2, #255	; 0xff
 8006388:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800638e:	b2da      	uxtb	r2, r3
 8006390:	8979      	ldrh	r1, [r7, #10]
 8006392:	2300      	movs	r3, #0
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 fd8e 	bl	8006ebc <I2C_TransferConfig>
 80063a0:	e00f      	b.n	80063c2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	8979      	ldrh	r1, [r7, #10]
 80063b4:	2300      	movs	r3, #0
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 fd7d 	bl	8006ebc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d19d      	bne.n	8006308 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063cc:	697a      	ldr	r2, [r7, #20]
 80063ce:	6a39      	ldr	r1, [r7, #32]
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 fbc3 	bl	8006b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d001      	beq.n	80063e0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e01a      	b.n	8006416 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2220      	movs	r2, #32
 80063e6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	4b0c      	ldr	r3, [pc, #48]	; (8006424 <HAL_I2C_Master_Receive+0x1e8>)
 80063f4:	400b      	ands	r3, r1
 80063f6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006410:	2300      	movs	r3, #0
 8006412:	e000      	b.n	8006416 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006414:	2302      	movs	r3, #2
  }
}
 8006416:	4618      	mov	r0, r3
 8006418:	3718      	adds	r7, #24
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	80002400 	.word	0x80002400
 8006424:	fe00e800 	.word	0xfe00e800

08006428 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af02      	add	r7, sp, #8
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	4608      	mov	r0, r1
 8006432:	4611      	mov	r1, r2
 8006434:	461a      	mov	r2, r3
 8006436:	4603      	mov	r3, r0
 8006438:	817b      	strh	r3, [r7, #10]
 800643a:	460b      	mov	r3, r1
 800643c:	813b      	strh	r3, [r7, #8]
 800643e:	4613      	mov	r3, r2
 8006440:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b20      	cmp	r3, #32
 800644c:	f040 80f9 	bne.w	8006642 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <HAL_I2C_Mem_Write+0x34>
 8006456:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006458:	2b00      	cmp	r3, #0
 800645a:	d105      	bne.n	8006468 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006462:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e0ed      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800646e:	2b01      	cmp	r3, #1
 8006470:	d101      	bne.n	8006476 <HAL_I2C_Mem_Write+0x4e>
 8006472:	2302      	movs	r3, #2
 8006474:	e0e6      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800647e:	f7fd fbef 	bl	8003c60 <HAL_GetTick>
 8006482:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	2319      	movs	r3, #25
 800648a:	2201      	movs	r2, #1
 800648c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 fac3 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d001      	beq.n	80064a0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e0d1      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2221      	movs	r2, #33	; 0x21
 80064a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2240      	movs	r2, #64	; 0x40
 80064ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a3a      	ldr	r2, [r7, #32]
 80064ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80064c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80064c8:	88f8      	ldrh	r0, [r7, #6]
 80064ca:	893a      	ldrh	r2, [r7, #8]
 80064cc:	8979      	ldrh	r1, [r7, #10]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	9301      	str	r3, [sp, #4]
 80064d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	4603      	mov	r3, r0
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f000 f9d3 	bl	8006884 <I2C_RequestMemoryWrite>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e0a9      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2bff      	cmp	r3, #255	; 0xff
 80064f8:	d90e      	bls.n	8006518 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	22ff      	movs	r2, #255	; 0xff
 80064fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006504:	b2da      	uxtb	r2, r3
 8006506:	8979      	ldrh	r1, [r7, #10]
 8006508:	2300      	movs	r3, #0
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f000 fcd3 	bl	8006ebc <I2C_TransferConfig>
 8006516:	e00f      	b.n	8006538 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006526:	b2da      	uxtb	r2, r3
 8006528:	8979      	ldrh	r1, [r7, #10]
 800652a:	2300      	movs	r3, #0
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f000 fcc2 	bl	8006ebc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 fac6 	bl	8006ace <I2C_WaitOnTXISFlagUntilTimeout>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d001      	beq.n	800654c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e07b      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006550:	781a      	ldrb	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655c:	1c5a      	adds	r2, r3, #1
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006566:	b29b      	uxth	r3, r3
 8006568:	3b01      	subs	r3, #1
 800656a:	b29a      	uxth	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006574:	3b01      	subs	r3, #1
 8006576:	b29a      	uxth	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d034      	beq.n	80065f0 <HAL_I2C_Mem_Write+0x1c8>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800658a:	2b00      	cmp	r3, #0
 800658c:	d130      	bne.n	80065f0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006594:	2200      	movs	r2, #0
 8006596:	2180      	movs	r1, #128	; 0x80
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fa3f 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e04d      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	2bff      	cmp	r3, #255	; 0xff
 80065b0:	d90e      	bls.n	80065d0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	22ff      	movs	r2, #255	; 0xff
 80065b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	8979      	ldrh	r1, [r7, #10]
 80065c0:	2300      	movs	r3, #0
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f000 fc77 	bl	8006ebc <I2C_TransferConfig>
 80065ce:	e00f      	b.n	80065f0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	8979      	ldrh	r1, [r7, #10]
 80065e2:	2300      	movs	r3, #0
 80065e4:	9300      	str	r3, [sp, #0]
 80065e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f000 fc66 	bl	8006ebc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d19e      	bne.n	8006538 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f000 faac 	bl	8006b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e01a      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2220      	movs	r2, #32
 8006614:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6859      	ldr	r1, [r3, #4]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	4b0a      	ldr	r3, [pc, #40]	; (800664c <HAL_I2C_Mem_Write+0x224>)
 8006622:	400b      	ands	r3, r1
 8006624:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2220      	movs	r2, #32
 800662a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800663e:	2300      	movs	r3, #0
 8006640:	e000      	b.n	8006644 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006642:	2302      	movs	r3, #2
  }
}
 8006644:	4618      	mov	r0, r3
 8006646:	3718      	adds	r7, #24
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	fe00e800 	.word	0xfe00e800

08006650 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b088      	sub	sp, #32
 8006654:	af02      	add	r7, sp, #8
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	4608      	mov	r0, r1
 800665a:	4611      	mov	r1, r2
 800665c:	461a      	mov	r2, r3
 800665e:	4603      	mov	r3, r0
 8006660:	817b      	strh	r3, [r7, #10]
 8006662:	460b      	mov	r3, r1
 8006664:	813b      	strh	r3, [r7, #8]
 8006666:	4613      	mov	r3, r2
 8006668:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b20      	cmp	r3, #32
 8006674:	f040 80fd 	bne.w	8006872 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006678:	6a3b      	ldr	r3, [r7, #32]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d002      	beq.n	8006684 <HAL_I2C_Mem_Read+0x34>
 800667e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006680:	2b00      	cmp	r3, #0
 8006682:	d105      	bne.n	8006690 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f44f 7200 	mov.w	r2, #512	; 0x200
 800668a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e0f1      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006696:	2b01      	cmp	r3, #1
 8006698:	d101      	bne.n	800669e <HAL_I2C_Mem_Read+0x4e>
 800669a:	2302      	movs	r3, #2
 800669c:	e0ea      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2201      	movs	r2, #1
 80066a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066a6:	f7fd fadb 	bl	8003c60 <HAL_GetTick>
 80066aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	9300      	str	r3, [sp, #0]
 80066b0:	2319      	movs	r3, #25
 80066b2:	2201      	movs	r2, #1
 80066b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 f9af 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d001      	beq.n	80066c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e0d5      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2222      	movs	r2, #34	; 0x22
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2240      	movs	r2, #64	; 0x40
 80066d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6a3a      	ldr	r2, [r7, #32]
 80066e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80066e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066f0:	88f8      	ldrh	r0, [r7, #6]
 80066f2:	893a      	ldrh	r2, [r7, #8]
 80066f4:	8979      	ldrh	r1, [r7, #10]
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	9301      	str	r3, [sp, #4]
 80066fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	4603      	mov	r3, r0
 8006700:	68f8      	ldr	r0, [r7, #12]
 8006702:	f000 f913 	bl	800692c <I2C_RequestMemoryRead>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d005      	beq.n	8006718 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e0ad      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800671c:	b29b      	uxth	r3, r3
 800671e:	2bff      	cmp	r3, #255	; 0xff
 8006720:	d90e      	bls.n	8006740 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2201      	movs	r2, #1
 8006726:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800672c:	b2da      	uxtb	r2, r3
 800672e:	8979      	ldrh	r1, [r7, #10]
 8006730:	4b52      	ldr	r3, [pc, #328]	; (800687c <HAL_I2C_Mem_Read+0x22c>)
 8006732:	9300      	str	r3, [sp, #0]
 8006734:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 fbbf 	bl	8006ebc <I2C_TransferConfig>
 800673e:	e00f      	b.n	8006760 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006744:	b29a      	uxth	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800674e:	b2da      	uxtb	r2, r3
 8006750:	8979      	ldrh	r1, [r7, #10]
 8006752:	4b4a      	ldr	r3, [pc, #296]	; (800687c <HAL_I2C_Mem_Read+0x22c>)
 8006754:	9300      	str	r3, [sp, #0]
 8006756:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f000 fbae 	bl	8006ebc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	9300      	str	r3, [sp, #0]
 8006764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006766:	2200      	movs	r2, #0
 8006768:	2104      	movs	r1, #4
 800676a:	68f8      	ldr	r0, [r7, #12]
 800676c:	f000 f956 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e07c      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006784:	b2d2      	uxtb	r2, r2
 8006786:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678c:	1c5a      	adds	r2, r3, #1
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006796:	3b01      	subs	r3, #1
 8006798:	b29a      	uxth	r2, r3
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	3b01      	subs	r3, #1
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d034      	beq.n	8006820 <HAL_I2C_Mem_Read+0x1d0>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d130      	bne.n	8006820 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c4:	2200      	movs	r2, #0
 80067c6:	2180      	movs	r1, #128	; 0x80
 80067c8:	68f8      	ldr	r0, [r7, #12]
 80067ca:	f000 f927 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d001      	beq.n	80067d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e04d      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2bff      	cmp	r3, #255	; 0xff
 80067e0:	d90e      	bls.n	8006800 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2201      	movs	r2, #1
 80067e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ec:	b2da      	uxtb	r2, r3
 80067ee:	8979      	ldrh	r1, [r7, #10]
 80067f0:	2300      	movs	r3, #0
 80067f2:	9300      	str	r3, [sp, #0]
 80067f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f000 fb5f 	bl	8006ebc <I2C_TransferConfig>
 80067fe:	e00f      	b.n	8006820 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006804:	b29a      	uxth	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800680e:	b2da      	uxtb	r2, r3
 8006810:	8979      	ldrh	r1, [r7, #10]
 8006812:	2300      	movs	r3, #0
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f000 fb4e 	bl	8006ebc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d19a      	bne.n	8006760 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 f994 	bl	8006b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e01a      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2220      	movs	r2, #32
 8006844:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6859      	ldr	r1, [r3, #4]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	4b0b      	ldr	r3, [pc, #44]	; (8006880 <HAL_I2C_Mem_Read+0x230>)
 8006852:	400b      	ands	r3, r1
 8006854:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2220      	movs	r2, #32
 800685a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800686e:	2300      	movs	r3, #0
 8006870:	e000      	b.n	8006874 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006872:	2302      	movs	r3, #2
  }
}
 8006874:	4618      	mov	r0, r3
 8006876:	3718      	adds	r7, #24
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	80002400 	.word	0x80002400
 8006880:	fe00e800 	.word	0xfe00e800

08006884 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b086      	sub	sp, #24
 8006888:	af02      	add	r7, sp, #8
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	4608      	mov	r0, r1
 800688e:	4611      	mov	r1, r2
 8006890:	461a      	mov	r2, r3
 8006892:	4603      	mov	r3, r0
 8006894:	817b      	strh	r3, [r7, #10]
 8006896:	460b      	mov	r3, r1
 8006898:	813b      	strh	r3, [r7, #8]
 800689a:	4613      	mov	r3, r2
 800689c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	b2da      	uxtb	r2, r3
 80068a2:	8979      	ldrh	r1, [r7, #10]
 80068a4:	4b20      	ldr	r3, [pc, #128]	; (8006928 <I2C_RequestMemoryWrite+0xa4>)
 80068a6:	9300      	str	r3, [sp, #0]
 80068a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f000 fb05 	bl	8006ebc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068b2:	69fa      	ldr	r2, [r7, #28]
 80068b4:	69b9      	ldr	r1, [r7, #24]
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f000 f909 	bl	8006ace <I2C_WaitOnTXISFlagUntilTimeout>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d001      	beq.n	80068c6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e02c      	b.n	8006920 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80068c6:	88fb      	ldrh	r3, [r7, #6]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d105      	bne.n	80068d8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068cc:	893b      	ldrh	r3, [r7, #8]
 80068ce:	b2da      	uxtb	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	629a      	str	r2, [r3, #40]	; 0x28
 80068d6:	e015      	b.n	8006904 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80068d8:	893b      	ldrh	r3, [r7, #8]
 80068da:	0a1b      	lsrs	r3, r3, #8
 80068dc:	b29b      	uxth	r3, r3
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068e6:	69fa      	ldr	r2, [r7, #28]
 80068e8:	69b9      	ldr	r1, [r7, #24]
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f000 f8ef 	bl	8006ace <I2C_WaitOnTXISFlagUntilTimeout>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d001      	beq.n	80068fa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e012      	b.n	8006920 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068fa:	893b      	ldrh	r3, [r7, #8]
 80068fc:	b2da      	uxtb	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	2200      	movs	r2, #0
 800690c:	2180      	movs	r1, #128	; 0x80
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f000 f884 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d001      	beq.n	800691e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e000      	b.n	8006920 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	80002000 	.word	0x80002000

0800692c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af02      	add	r7, sp, #8
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	4608      	mov	r0, r1
 8006936:	4611      	mov	r1, r2
 8006938:	461a      	mov	r2, r3
 800693a:	4603      	mov	r3, r0
 800693c:	817b      	strh	r3, [r7, #10]
 800693e:	460b      	mov	r3, r1
 8006940:	813b      	strh	r3, [r7, #8]
 8006942:	4613      	mov	r3, r2
 8006944:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006946:	88fb      	ldrh	r3, [r7, #6]
 8006948:	b2da      	uxtb	r2, r3
 800694a:	8979      	ldrh	r1, [r7, #10]
 800694c:	4b20      	ldr	r3, [pc, #128]	; (80069d0 <I2C_RequestMemoryRead+0xa4>)
 800694e:	9300      	str	r3, [sp, #0]
 8006950:	2300      	movs	r3, #0
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 fab2 	bl	8006ebc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006958:	69fa      	ldr	r2, [r7, #28]
 800695a:	69b9      	ldr	r1, [r7, #24]
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f8b6 	bl	8006ace <I2C_WaitOnTXISFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e02c      	b.n	80069c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800696c:	88fb      	ldrh	r3, [r7, #6]
 800696e:	2b01      	cmp	r3, #1
 8006970:	d105      	bne.n	800697e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006972:	893b      	ldrh	r3, [r7, #8]
 8006974:	b2da      	uxtb	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	629a      	str	r2, [r3, #40]	; 0x28
 800697c:	e015      	b.n	80069aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800697e:	893b      	ldrh	r3, [r7, #8]
 8006980:	0a1b      	lsrs	r3, r3, #8
 8006982:	b29b      	uxth	r3, r3
 8006984:	b2da      	uxtb	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800698c:	69fa      	ldr	r2, [r7, #28]
 800698e:	69b9      	ldr	r1, [r7, #24]
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 f89c 	bl	8006ace <I2C_WaitOnTXISFlagUntilTimeout>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d001      	beq.n	80069a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e012      	b.n	80069c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80069a0:	893b      	ldrh	r3, [r7, #8]
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	2200      	movs	r2, #0
 80069b2:	2140      	movs	r1, #64	; 0x40
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f000 f831 	bl	8006a1c <I2C_WaitOnFlagUntilTimeout>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d001      	beq.n	80069c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e000      	b.n	80069c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3710      	adds	r7, #16
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	80002000 	.word	0x80002000

080069d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d103      	bne.n	80069f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2200      	movs	r2, #0
 80069f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d007      	beq.n	8006a10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	699a      	ldr	r2, [r3, #24]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f042 0201 	orr.w	r2, r2, #1
 8006a0e:	619a      	str	r2, [r3, #24]
  }
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	60f8      	str	r0, [r7, #12]
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	603b      	str	r3, [r7, #0]
 8006a28:	4613      	mov	r3, r2
 8006a2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a2c:	e03b      	b.n	8006aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	6839      	ldr	r1, [r7, #0]
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f000 f962 	bl	8006cfc <I2C_IsErrorOccurred>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d001      	beq.n	8006a42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e041      	b.n	8006ac6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a48:	d02d      	beq.n	8006aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a4a:	f7fd f909 	bl	8003c60 <HAL_GetTick>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d302      	bcc.n	8006a60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d122      	bne.n	8006aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	699a      	ldr	r2, [r3, #24]
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	4013      	ands	r3, r2
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	bf0c      	ite	eq
 8006a70:	2301      	moveq	r3, #1
 8006a72:	2300      	movne	r3, #0
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	461a      	mov	r2, r3
 8006a78:	79fb      	ldrb	r3, [r7, #7]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d113      	bne.n	8006aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a82:	f043 0220 	orr.w	r2, r3, #32
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e00f      	b.n	8006ac6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	699a      	ldr	r2, [r3, #24]
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	4013      	ands	r3, r2
 8006ab0:	68ba      	ldr	r2, [r7, #8]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	bf0c      	ite	eq
 8006ab6:	2301      	moveq	r3, #1
 8006ab8:	2300      	movne	r3, #0
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	461a      	mov	r2, r3
 8006abe:	79fb      	ldrb	r3, [r7, #7]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d0b4      	beq.n	8006a2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b084      	sub	sp, #16
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	60f8      	str	r0, [r7, #12]
 8006ad6:	60b9      	str	r1, [r7, #8]
 8006ad8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ada:	e033      	b.n	8006b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	68b9      	ldr	r1, [r7, #8]
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 f90b 	bl	8006cfc <I2C_IsErrorOccurred>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e031      	b.n	8006b54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af6:	d025      	beq.n	8006b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af8:	f7fd f8b2 	bl	8003c60 <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	68ba      	ldr	r2, [r7, #8]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d302      	bcc.n	8006b0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d11a      	bne.n	8006b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d013      	beq.n	8006b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b20:	f043 0220 	orr.w	r2, r3, #32
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2220      	movs	r2, #32
 8006b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e007      	b.n	8006b54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d1c4      	bne.n	8006adc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b68:	e02f      	b.n	8006bca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	68b9      	ldr	r1, [r7, #8]
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f000 f8c4 	bl	8006cfc <I2C_IsErrorOccurred>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d001      	beq.n	8006b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e02d      	b.n	8006bda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b7e:	f7fd f86f 	bl	8003c60 <HAL_GetTick>
 8006b82:	4602      	mov	r2, r0
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	68ba      	ldr	r2, [r7, #8]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d302      	bcc.n	8006b94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d11a      	bne.n	8006bca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b20      	cmp	r3, #32
 8006ba0:	d013      	beq.n	8006bca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba6:	f043 0220 	orr.w	r2, r3, #32
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e007      	b.n	8006bda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	f003 0320 	and.w	r3, r3, #32
 8006bd4:	2b20      	cmp	r3, #32
 8006bd6:	d1c8      	bne.n	8006b6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
	...

08006be4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b086      	sub	sp, #24
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006bf4:	e071      	b.n	8006cda <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	68b9      	ldr	r1, [r7, #8]
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f000 f87e 	bl	8006cfc <I2C_IsErrorOccurred>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	699b      	ldr	r3, [r3, #24]
 8006c10:	f003 0320 	and.w	r3, r3, #32
 8006c14:	2b20      	cmp	r3, #32
 8006c16:	d13b      	bne.n	8006c90 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d138      	bne.n	8006c90 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	699b      	ldr	r3, [r3, #24]
 8006c24:	f003 0304 	and.w	r3, r3, #4
 8006c28:	2b04      	cmp	r3, #4
 8006c2a:	d105      	bne.n	8006c38 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d001      	beq.n	8006c38 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006c34:	2300      	movs	r3, #0
 8006c36:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	f003 0310 	and.w	r3, r3, #16
 8006c42:	2b10      	cmp	r3, #16
 8006c44:	d121      	bne.n	8006c8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2210      	movs	r2, #16
 8006c4c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2204      	movs	r2, #4
 8006c52:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	6859      	ldr	r1, [r3, #4]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	4b24      	ldr	r3, [pc, #144]	; (8006cf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006c68:	400b      	ands	r3, r1
 8006c6a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	75fb      	strb	r3, [r7, #23]
 8006c88:	e002      	b.n	8006c90 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006c90:	f7fc ffe6 	bl	8003c60 <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	68ba      	ldr	r2, [r7, #8]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d302      	bcc.n	8006ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d119      	bne.n	8006cda <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8006ca6:	7dfb      	ldrb	r3, [r7, #23]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d116      	bne.n	8006cda <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	f003 0304 	and.w	r3, r3, #4
 8006cb6:	2b04      	cmp	r3, #4
 8006cb8:	d00f      	beq.n	8006cda <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cbe:	f043 0220 	orr.w	r2, r3, #32
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2220      	movs	r2, #32
 8006cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	f003 0304 	and.w	r3, r3, #4
 8006ce4:	2b04      	cmp	r3, #4
 8006ce6:	d002      	beq.n	8006cee <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006ce8:	7dfb      	ldrb	r3, [r7, #23]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d083      	beq.n	8006bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8006cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3718      	adds	r7, #24
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	fe00e800 	.word	0xfe00e800

08006cfc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08a      	sub	sp, #40	; 0x28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006d16:	2300      	movs	r3, #0
 8006d18:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	f003 0310 	and.w	r3, r3, #16
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d068      	beq.n	8006dfa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2210      	movs	r2, #16
 8006d2e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006d30:	e049      	b.n	8006dc6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d38:	d045      	beq.n	8006dc6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d3a:	f7fc ff91 	bl	8003c60 <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d302      	bcc.n	8006d50 <I2C_IsErrorOccurred+0x54>
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d13a      	bne.n	8006dc6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d5a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d62:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d72:	d121      	bne.n	8006db8 <I2C_IsErrorOccurred+0xbc>
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d7a:	d01d      	beq.n	8006db8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006d7c:	7cfb      	ldrb	r3, [r7, #19]
 8006d7e:	2b20      	cmp	r3, #32
 8006d80:	d01a      	beq.n	8006db8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d90:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006d92:	f7fc ff65 	bl	8003c60 <HAL_GetTick>
 8006d96:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d98:	e00e      	b.n	8006db8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006d9a:	f7fc ff61 	bl	8003c60 <HAL_GetTick>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b19      	cmp	r3, #25
 8006da6:	d907      	bls.n	8006db8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	f043 0320 	orr.w	r3, r3, #32
 8006dae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8006db6:	e006      	b.n	8006dc6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	f003 0320 	and.w	r3, r3, #32
 8006dc2:	2b20      	cmp	r3, #32
 8006dc4:	d1e9      	bne.n	8006d9a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	f003 0320 	and.w	r3, r3, #32
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	d003      	beq.n	8006ddc <I2C_IsErrorOccurred+0xe0>
 8006dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d0aa      	beq.n	8006d32 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d103      	bne.n	8006dec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2220      	movs	r2, #32
 8006dea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	f043 0304 	orr.w	r3, r3, #4
 8006df2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d00b      	beq.n	8006e24 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00b      	beq.n	8006e46 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006e2e:	6a3b      	ldr	r3, [r7, #32]
 8006e30:	f043 0308 	orr.w	r3, r3, #8
 8006e34:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006e3e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00b      	beq.n	8006e68 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	f043 0302 	orr.w	r3, r3, #2
 8006e56:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006e68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d01c      	beq.n	8006eaa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f7ff fdaf 	bl	80069d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	6859      	ldr	r1, [r3, #4]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	4b0d      	ldr	r3, [pc, #52]	; (8006eb8 <I2C_IsErrorOccurred+0x1bc>)
 8006e82:	400b      	ands	r3, r1
 8006e84:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	431a      	orrs	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2220      	movs	r2, #32
 8006e96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006eaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3728      	adds	r7, #40	; 0x28
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	fe00e800 	.word	0xfe00e800

08006ebc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b087      	sub	sp, #28
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	607b      	str	r3, [r7, #4]
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	817b      	strh	r3, [r7, #10]
 8006eca:	4613      	mov	r3, r2
 8006ecc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ece:	897b      	ldrh	r3, [r7, #10]
 8006ed0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ed4:	7a7b      	ldrb	r3, [r7, #9]
 8006ed6:	041b      	lsls	r3, r3, #16
 8006ed8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006edc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ee2:	6a3b      	ldr	r3, [r7, #32]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006eea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	6a3b      	ldr	r3, [r7, #32]
 8006ef4:	0d5b      	lsrs	r3, r3, #21
 8006ef6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006efa:	4b08      	ldr	r3, [pc, #32]	; (8006f1c <I2C_TransferConfig+0x60>)
 8006efc:	430b      	orrs	r3, r1
 8006efe:	43db      	mvns	r3, r3
 8006f00:	ea02 0103 	and.w	r1, r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006f0e:	bf00      	nop
 8006f10:	371c      	adds	r7, #28
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	03ff63ff 	.word	0x03ff63ff

08006f20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b20      	cmp	r3, #32
 8006f34:	d138      	bne.n	8006fa8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006f40:	2302      	movs	r3, #2
 8006f42:	e032      	b.n	8006faa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2224      	movs	r2, #36	; 0x24
 8006f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 0201 	bic.w	r2, r2, #1
 8006f62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f72:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	6819      	ldr	r1, [r3, #0]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	430a      	orrs	r2, r1
 8006f82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f042 0201 	orr.w	r2, r2, #1
 8006f92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2220      	movs	r2, #32
 8006f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	e000      	b.n	8006faa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fa8:	2302      	movs	r3, #2
  }
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	370c      	adds	r7, #12
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr

08006fb6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b085      	sub	sp, #20
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
 8006fbe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b20      	cmp	r3, #32
 8006fca:	d139      	bne.n	8007040 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d101      	bne.n	8006fda <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006fd6:	2302      	movs	r3, #2
 8006fd8:	e033      	b.n	8007042 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2224      	movs	r2, #36	; 0x24
 8006fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0201 	bic.w	r2, r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007008:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	021b      	lsls	r3, r3, #8
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	4313      	orrs	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f042 0201 	orr.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2220      	movs	r2, #32
 8007030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800703c:	2300      	movs	r3, #0
 800703e:	e000      	b.n	8007042 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007040:	2302      	movs	r3, #2
  }
}
 8007042:	4618      	mov	r0, r3
 8007044:	3714      	adds	r7, #20
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
	...

08007050 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007050:	b480      	push	{r7}
 8007052:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007054:	4b04      	ldr	r3, [pc, #16]	; (8007068 <HAL_PWREx_GetVoltageRange+0x18>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800705c:	4618      	mov	r0, r3
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	40007000 	.word	0x40007000

0800706c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800707a:	d130      	bne.n	80070de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800707c:	4b23      	ldr	r3, [pc, #140]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007088:	d038      	beq.n	80070fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800708a:	4b20      	ldr	r3, [pc, #128]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007092:	4a1e      	ldr	r2, [pc, #120]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007094:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007098:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800709a:	4b1d      	ldr	r3, [pc, #116]	; (8007110 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2232      	movs	r2, #50	; 0x32
 80070a0:	fb02 f303 	mul.w	r3, r2, r3
 80070a4:	4a1b      	ldr	r2, [pc, #108]	; (8007114 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80070a6:	fba2 2303 	umull	r2, r3, r2, r3
 80070aa:	0c9b      	lsrs	r3, r3, #18
 80070ac:	3301      	adds	r3, #1
 80070ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070b0:	e002      	b.n	80070b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	3b01      	subs	r3, #1
 80070b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070b8:	4b14      	ldr	r3, [pc, #80]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070c4:	d102      	bne.n	80070cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1f2      	bne.n	80070b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070cc:	4b0f      	ldr	r3, [pc, #60]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070d8:	d110      	bne.n	80070fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e00f      	b.n	80070fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80070de:	4b0b      	ldr	r3, [pc, #44]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80070e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070ea:	d007      	beq.n	80070fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80070ec:	4b07      	ldr	r3, [pc, #28]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070f4:	4a05      	ldr	r2, [pc, #20]	; (800710c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80070fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3714      	adds	r7, #20
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	40007000 	.word	0x40007000
 8007110:	200000c8 	.word	0x200000c8
 8007114:	431bde83 	.word	0x431bde83

08007118 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b088      	sub	sp, #32
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d101      	bne.n	800712a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e3ca      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800712a:	4b97      	ldr	r3, [pc, #604]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 030c 	and.w	r3, r3, #12
 8007132:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007134:	4b94      	ldr	r3, [pc, #592]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	f003 0303 	and.w	r3, r3, #3
 800713c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 0310 	and.w	r3, r3, #16
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 80e4 	beq.w	8007314 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d007      	beq.n	8007162 <HAL_RCC_OscConfig+0x4a>
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	2b0c      	cmp	r3, #12
 8007156:	f040 808b 	bne.w	8007270 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2b01      	cmp	r3, #1
 800715e:	f040 8087 	bne.w	8007270 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007162:	4b89      	ldr	r3, [pc, #548]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d005      	beq.n	800717a <HAL_RCC_OscConfig+0x62>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d101      	bne.n	800717a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e3a2      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a1a      	ldr	r2, [r3, #32]
 800717e:	4b82      	ldr	r3, [pc, #520]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0308 	and.w	r3, r3, #8
 8007186:	2b00      	cmp	r3, #0
 8007188:	d004      	beq.n	8007194 <HAL_RCC_OscConfig+0x7c>
 800718a:	4b7f      	ldr	r3, [pc, #508]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007192:	e005      	b.n	80071a0 <HAL_RCC_OscConfig+0x88>
 8007194:	4b7c      	ldr	r3, [pc, #496]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007196:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800719a:	091b      	lsrs	r3, r3, #4
 800719c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d223      	bcs.n	80071ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6a1b      	ldr	r3, [r3, #32]
 80071a8:	4618      	mov	r0, r3
 80071aa:	f000 fd87 	bl	8007cbc <RCC_SetFlashLatencyFromMSIRange>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d001      	beq.n	80071b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e383      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071b8:	4b73      	ldr	r3, [pc, #460]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a72      	ldr	r2, [pc, #456]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071be:	f043 0308 	orr.w	r3, r3, #8
 80071c2:	6013      	str	r3, [r2, #0]
 80071c4:	4b70      	ldr	r3, [pc, #448]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a1b      	ldr	r3, [r3, #32]
 80071d0:	496d      	ldr	r1, [pc, #436]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071d2:	4313      	orrs	r3, r2
 80071d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80071d6:	4b6c      	ldr	r3, [pc, #432]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	69db      	ldr	r3, [r3, #28]
 80071e2:	021b      	lsls	r3, r3, #8
 80071e4:	4968      	ldr	r1, [pc, #416]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	604b      	str	r3, [r1, #4]
 80071ea:	e025      	b.n	8007238 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071ec:	4b66      	ldr	r3, [pc, #408]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a65      	ldr	r2, [pc, #404]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071f2:	f043 0308 	orr.w	r3, r3, #8
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	4b63      	ldr	r3, [pc, #396]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6a1b      	ldr	r3, [r3, #32]
 8007204:	4960      	ldr	r1, [pc, #384]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007206:	4313      	orrs	r3, r2
 8007208:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800720a:	4b5f      	ldr	r3, [pc, #380]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	021b      	lsls	r3, r3, #8
 8007218:	495b      	ldr	r1, [pc, #364]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800721a:	4313      	orrs	r3, r2
 800721c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d109      	bne.n	8007238 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a1b      	ldr	r3, [r3, #32]
 8007228:	4618      	mov	r0, r3
 800722a:	f000 fd47 	bl	8007cbc <RCC_SetFlashLatencyFromMSIRange>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d001      	beq.n	8007238 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e343      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007238:	f000 fc4a 	bl	8007ad0 <HAL_RCC_GetSysClockFreq>
 800723c:	4602      	mov	r2, r0
 800723e:	4b52      	ldr	r3, [pc, #328]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	091b      	lsrs	r3, r3, #4
 8007244:	f003 030f 	and.w	r3, r3, #15
 8007248:	4950      	ldr	r1, [pc, #320]	; (800738c <HAL_RCC_OscConfig+0x274>)
 800724a:	5ccb      	ldrb	r3, [r1, r3]
 800724c:	f003 031f 	and.w	r3, r3, #31
 8007250:	fa22 f303 	lsr.w	r3, r2, r3
 8007254:	4a4e      	ldr	r2, [pc, #312]	; (8007390 <HAL_RCC_OscConfig+0x278>)
 8007256:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007258:	4b4e      	ldr	r3, [pc, #312]	; (8007394 <HAL_RCC_OscConfig+0x27c>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4618      	mov	r0, r3
 800725e:	f7fc fb0b 	bl	8003878 <HAL_InitTick>
 8007262:	4603      	mov	r3, r0
 8007264:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007266:	7bfb      	ldrb	r3, [r7, #15]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d052      	beq.n	8007312 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	e327      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	699b      	ldr	r3, [r3, #24]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d032      	beq.n	80072de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007278:	4b43      	ldr	r3, [pc, #268]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a42      	ldr	r2, [pc, #264]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800727e:	f043 0301 	orr.w	r3, r3, #1
 8007282:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007284:	f7fc fcec 	bl	8003c60 <HAL_GetTick>
 8007288:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800728a:	e008      	b.n	800729e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800728c:	f7fc fce8 	bl	8003c60 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	2b02      	cmp	r3, #2
 8007298:	d901      	bls.n	800729e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800729a:	2303      	movs	r3, #3
 800729c:	e310      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800729e:	4b3a      	ldr	r3, [pc, #232]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0f0      	beq.n	800728c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072aa:	4b37      	ldr	r3, [pc, #220]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a36      	ldr	r2, [pc, #216]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072b0:	f043 0308 	orr.w	r3, r3, #8
 80072b4:	6013      	str	r3, [r2, #0]
 80072b6:	4b34      	ldr	r3, [pc, #208]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a1b      	ldr	r3, [r3, #32]
 80072c2:	4931      	ldr	r1, [pc, #196]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072c8:	4b2f      	ldr	r3, [pc, #188]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	69db      	ldr	r3, [r3, #28]
 80072d4:	021b      	lsls	r3, r3, #8
 80072d6:	492c      	ldr	r1, [pc, #176]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072d8:	4313      	orrs	r3, r2
 80072da:	604b      	str	r3, [r1, #4]
 80072dc:	e01a      	b.n	8007314 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80072de:	4b2a      	ldr	r3, [pc, #168]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a29      	ldr	r2, [pc, #164]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 80072e4:	f023 0301 	bic.w	r3, r3, #1
 80072e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80072ea:	f7fc fcb9 	bl	8003c60 <HAL_GetTick>
 80072ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80072f0:	e008      	b.n	8007304 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072f2:	f7fc fcb5 	bl	8003c60 <HAL_GetTick>
 80072f6:	4602      	mov	r2, r0
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	2b02      	cmp	r3, #2
 80072fe:	d901      	bls.n	8007304 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007300:	2303      	movs	r3, #3
 8007302:	e2dd      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007304:	4b20      	ldr	r3, [pc, #128]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0302 	and.w	r3, r3, #2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1f0      	bne.n	80072f2 <HAL_RCC_OscConfig+0x1da>
 8007310:	e000      	b.n	8007314 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007312:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d074      	beq.n	800740a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	2b08      	cmp	r3, #8
 8007324:	d005      	beq.n	8007332 <HAL_RCC_OscConfig+0x21a>
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	2b0c      	cmp	r3, #12
 800732a:	d10e      	bne.n	800734a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	2b03      	cmp	r3, #3
 8007330:	d10b      	bne.n	800734a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007332:	4b15      	ldr	r3, [pc, #84]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800733a:	2b00      	cmp	r3, #0
 800733c:	d064      	beq.n	8007408 <HAL_RCC_OscConfig+0x2f0>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d160      	bne.n	8007408 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e2ba      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007352:	d106      	bne.n	8007362 <HAL_RCC_OscConfig+0x24a>
 8007354:	4b0c      	ldr	r3, [pc, #48]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a0b      	ldr	r2, [pc, #44]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800735a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	e026      	b.n	80073b0 <HAL_RCC_OscConfig+0x298>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800736a:	d115      	bne.n	8007398 <HAL_RCC_OscConfig+0x280>
 800736c:	4b06      	ldr	r3, [pc, #24]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a05      	ldr	r2, [pc, #20]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 8007372:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007376:	6013      	str	r3, [r2, #0]
 8007378:	4b03      	ldr	r3, [pc, #12]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a02      	ldr	r2, [pc, #8]	; (8007388 <HAL_RCC_OscConfig+0x270>)
 800737e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007382:	6013      	str	r3, [r2, #0]
 8007384:	e014      	b.n	80073b0 <HAL_RCC_OscConfig+0x298>
 8007386:	bf00      	nop
 8007388:	40021000 	.word	0x40021000
 800738c:	08014034 	.word	0x08014034
 8007390:	200000c8 	.word	0x200000c8
 8007394:	200000cc 	.word	0x200000cc
 8007398:	4ba0      	ldr	r3, [pc, #640]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a9f      	ldr	r2, [pc, #636]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800739e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	4b9d      	ldr	r3, [pc, #628]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a9c      	ldr	r2, [pc, #624]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80073aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d013      	beq.n	80073e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b8:	f7fc fc52 	bl	8003c60 <HAL_GetTick>
 80073bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073be:	e008      	b.n	80073d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073c0:	f7fc fc4e 	bl	8003c60 <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	2b64      	cmp	r3, #100	; 0x64
 80073cc:	d901      	bls.n	80073d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e276      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073d2:	4b92      	ldr	r3, [pc, #584]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d0f0      	beq.n	80073c0 <HAL_RCC_OscConfig+0x2a8>
 80073de:	e014      	b.n	800740a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e0:	f7fc fc3e 	bl	8003c60 <HAL_GetTick>
 80073e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073e6:	e008      	b.n	80073fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073e8:	f7fc fc3a 	bl	8003c60 <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	2b64      	cmp	r3, #100	; 0x64
 80073f4:	d901      	bls.n	80073fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e262      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073fa:	4b88      	ldr	r3, [pc, #544]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1f0      	bne.n	80073e8 <HAL_RCC_OscConfig+0x2d0>
 8007406:	e000      	b.n	800740a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0302 	and.w	r3, r3, #2
 8007412:	2b00      	cmp	r3, #0
 8007414:	d060      	beq.n	80074d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	2b04      	cmp	r3, #4
 800741a:	d005      	beq.n	8007428 <HAL_RCC_OscConfig+0x310>
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	2b0c      	cmp	r3, #12
 8007420:	d119      	bne.n	8007456 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2b02      	cmp	r3, #2
 8007426:	d116      	bne.n	8007456 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007428:	4b7c      	ldr	r3, [pc, #496]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007430:	2b00      	cmp	r3, #0
 8007432:	d005      	beq.n	8007440 <HAL_RCC_OscConfig+0x328>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e23f      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007440:	4b76      	ldr	r3, [pc, #472]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	061b      	lsls	r3, r3, #24
 800744e:	4973      	ldr	r1, [pc, #460]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007450:	4313      	orrs	r3, r2
 8007452:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007454:	e040      	b.n	80074d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d023      	beq.n	80074a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800745e:	4b6f      	ldr	r3, [pc, #444]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a6e      	ldr	r2, [pc, #440]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800746a:	f7fc fbf9 	bl	8003c60 <HAL_GetTick>
 800746e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007470:	e008      	b.n	8007484 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007472:	f7fc fbf5 	bl	8003c60 <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	2b02      	cmp	r3, #2
 800747e:	d901      	bls.n	8007484 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	e21d      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007484:	4b65      	ldr	r3, [pc, #404]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0f0      	beq.n	8007472 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007490:	4b62      	ldr	r3, [pc, #392]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	691b      	ldr	r3, [r3, #16]
 800749c:	061b      	lsls	r3, r3, #24
 800749e:	495f      	ldr	r1, [pc, #380]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80074a0:	4313      	orrs	r3, r2
 80074a2:	604b      	str	r3, [r1, #4]
 80074a4:	e018      	b.n	80074d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074a6:	4b5d      	ldr	r3, [pc, #372]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a5c      	ldr	r2, [pc, #368]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80074ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074b2:	f7fc fbd5 	bl	8003c60 <HAL_GetTick>
 80074b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074b8:	e008      	b.n	80074cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074ba:	f7fc fbd1 	bl	8003c60 <HAL_GetTick>
 80074be:	4602      	mov	r2, r0
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	1ad3      	subs	r3, r2, r3
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d901      	bls.n	80074cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e1f9      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074cc:	4b53      	ldr	r3, [pc, #332]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1f0      	bne.n	80074ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d03c      	beq.n	800755e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	695b      	ldr	r3, [r3, #20]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d01c      	beq.n	8007526 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074ec:	4b4b      	ldr	r3, [pc, #300]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80074ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074f2:	4a4a      	ldr	r2, [pc, #296]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80074f4:	f043 0301 	orr.w	r3, r3, #1
 80074f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074fc:	f7fc fbb0 	bl	8003c60 <HAL_GetTick>
 8007500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007502:	e008      	b.n	8007516 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007504:	f7fc fbac 	bl	8003c60 <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	1ad3      	subs	r3, r2, r3
 800750e:	2b02      	cmp	r3, #2
 8007510:	d901      	bls.n	8007516 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e1d4      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007516:	4b41      	ldr	r3, [pc, #260]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007518:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800751c:	f003 0302 	and.w	r3, r3, #2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d0ef      	beq.n	8007504 <HAL_RCC_OscConfig+0x3ec>
 8007524:	e01b      	b.n	800755e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007526:	4b3d      	ldr	r3, [pc, #244]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007528:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800752c:	4a3b      	ldr	r2, [pc, #236]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800752e:	f023 0301 	bic.w	r3, r3, #1
 8007532:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007536:	f7fc fb93 	bl	8003c60 <HAL_GetTick>
 800753a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800753c:	e008      	b.n	8007550 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800753e:	f7fc fb8f 	bl	8003c60 <HAL_GetTick>
 8007542:	4602      	mov	r2, r0
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	2b02      	cmp	r3, #2
 800754a:	d901      	bls.n	8007550 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800754c:	2303      	movs	r3, #3
 800754e:	e1b7      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007550:	4b32      	ldr	r3, [pc, #200]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007552:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007556:	f003 0302 	and.w	r3, r3, #2
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1ef      	bne.n	800753e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0304 	and.w	r3, r3, #4
 8007566:	2b00      	cmp	r3, #0
 8007568:	f000 80a6 	beq.w	80076b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800756c:	2300      	movs	r3, #0
 800756e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007570:	4b2a      	ldr	r3, [pc, #168]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007578:	2b00      	cmp	r3, #0
 800757a:	d10d      	bne.n	8007598 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800757c:	4b27      	ldr	r3, [pc, #156]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800757e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007580:	4a26      	ldr	r2, [pc, #152]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007586:	6593      	str	r3, [r2, #88]	; 0x58
 8007588:	4b24      	ldr	r3, [pc, #144]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800758a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800758c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007590:	60bb      	str	r3, [r7, #8]
 8007592:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007594:	2301      	movs	r3, #1
 8007596:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007598:	4b21      	ldr	r3, [pc, #132]	; (8007620 <HAL_RCC_OscConfig+0x508>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d118      	bne.n	80075d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075a4:	4b1e      	ldr	r3, [pc, #120]	; (8007620 <HAL_RCC_OscConfig+0x508>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a1d      	ldr	r2, [pc, #116]	; (8007620 <HAL_RCC_OscConfig+0x508>)
 80075aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075b0:	f7fc fb56 	bl	8003c60 <HAL_GetTick>
 80075b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075b6:	e008      	b.n	80075ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075b8:	f7fc fb52 	bl	8003c60 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d901      	bls.n	80075ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e17a      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075ca:	4b15      	ldr	r3, [pc, #84]	; (8007620 <HAL_RCC_OscConfig+0x508>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0f0      	beq.n	80075b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d108      	bne.n	80075f0 <HAL_RCC_OscConfig+0x4d8>
 80075de:	4b0f      	ldr	r3, [pc, #60]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80075e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075e4:	4a0d      	ldr	r2, [pc, #52]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80075e6:	f043 0301 	orr.w	r3, r3, #1
 80075ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80075ee:	e029      	b.n	8007644 <HAL_RCC_OscConfig+0x52c>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	2b05      	cmp	r3, #5
 80075f6:	d115      	bne.n	8007624 <HAL_RCC_OscConfig+0x50c>
 80075f8:	4b08      	ldr	r3, [pc, #32]	; (800761c <HAL_RCC_OscConfig+0x504>)
 80075fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075fe:	4a07      	ldr	r2, [pc, #28]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007600:	f043 0304 	orr.w	r3, r3, #4
 8007604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007608:	4b04      	ldr	r3, [pc, #16]	; (800761c <HAL_RCC_OscConfig+0x504>)
 800760a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800760e:	4a03      	ldr	r2, [pc, #12]	; (800761c <HAL_RCC_OscConfig+0x504>)
 8007610:	f043 0301 	orr.w	r3, r3, #1
 8007614:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007618:	e014      	b.n	8007644 <HAL_RCC_OscConfig+0x52c>
 800761a:	bf00      	nop
 800761c:	40021000 	.word	0x40021000
 8007620:	40007000 	.word	0x40007000
 8007624:	4b9c      	ldr	r3, [pc, #624]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800762a:	4a9b      	ldr	r2, [pc, #620]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800762c:	f023 0301 	bic.w	r3, r3, #1
 8007630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007634:	4b98      	ldr	r3, [pc, #608]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800763a:	4a97      	ldr	r2, [pc, #604]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800763c:	f023 0304 	bic.w	r3, r3, #4
 8007640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d016      	beq.n	800767a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800764c:	f7fc fb08 	bl	8003c60 <HAL_GetTick>
 8007650:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007652:	e00a      	b.n	800766a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007654:	f7fc fb04 	bl	8003c60 <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007662:	4293      	cmp	r3, r2
 8007664:	d901      	bls.n	800766a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e12a      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800766a:	4b8b      	ldr	r3, [pc, #556]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800766c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007670:	f003 0302 	and.w	r3, r3, #2
 8007674:	2b00      	cmp	r3, #0
 8007676:	d0ed      	beq.n	8007654 <HAL_RCC_OscConfig+0x53c>
 8007678:	e015      	b.n	80076a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800767a:	f7fc faf1 	bl	8003c60 <HAL_GetTick>
 800767e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007680:	e00a      	b.n	8007698 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007682:	f7fc faed 	bl	8003c60 <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007690:	4293      	cmp	r3, r2
 8007692:	d901      	bls.n	8007698 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e113      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007698:	4b7f      	ldr	r3, [pc, #508]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800769a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800769e:	f003 0302 	and.w	r3, r3, #2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1ed      	bne.n	8007682 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076a6:	7ffb      	ldrb	r3, [r7, #31]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d105      	bne.n	80076b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076ac:	4b7a      	ldr	r3, [pc, #488]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80076ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076b0:	4a79      	ldr	r2, [pc, #484]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80076b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076b6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 80fe 	beq.w	80078be <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	f040 80d0 	bne.w	800786c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80076cc:	4b72      	ldr	r3, [pc, #456]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f003 0203 	and.w	r2, r3, #3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076dc:	429a      	cmp	r2, r3
 80076de:	d130      	bne.n	8007742 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ea:	3b01      	subs	r3, #1
 80076ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d127      	bne.n	8007742 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076fe:	429a      	cmp	r2, r3
 8007700:	d11f      	bne.n	8007742 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800770c:	2a07      	cmp	r2, #7
 800770e:	bf14      	ite	ne
 8007710:	2201      	movne	r2, #1
 8007712:	2200      	moveq	r2, #0
 8007714:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007716:	4293      	cmp	r3, r2
 8007718:	d113      	bne.n	8007742 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007724:	085b      	lsrs	r3, r3, #1
 8007726:	3b01      	subs	r3, #1
 8007728:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800772a:	429a      	cmp	r2, r3
 800772c:	d109      	bne.n	8007742 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007738:	085b      	lsrs	r3, r3, #1
 800773a:	3b01      	subs	r3, #1
 800773c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800773e:	429a      	cmp	r2, r3
 8007740:	d06e      	beq.n	8007820 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	2b0c      	cmp	r3, #12
 8007746:	d069      	beq.n	800781c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007748:	4b53      	ldr	r3, [pc, #332]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007750:	2b00      	cmp	r3, #0
 8007752:	d105      	bne.n	8007760 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007754:	4b50      	ldr	r3, [pc, #320]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d001      	beq.n	8007764 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007760:	2301      	movs	r3, #1
 8007762:	e0ad      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007764:	4b4c      	ldr	r3, [pc, #304]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a4b      	ldr	r2, [pc, #300]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800776a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800776e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007770:	f7fc fa76 	bl	8003c60 <HAL_GetTick>
 8007774:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007776:	e008      	b.n	800778a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007778:	f7fc fa72 	bl	8003c60 <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	2b02      	cmp	r3, #2
 8007784:	d901      	bls.n	800778a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e09a      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800778a:	4b43      	ldr	r3, [pc, #268]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1f0      	bne.n	8007778 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007796:	4b40      	ldr	r3, [pc, #256]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007798:	68da      	ldr	r2, [r3, #12]
 800779a:	4b40      	ldr	r3, [pc, #256]	; (800789c <HAL_RCC_OscConfig+0x784>)
 800779c:	4013      	ands	r3, r2
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80077a6:	3a01      	subs	r2, #1
 80077a8:	0112      	lsls	r2, r2, #4
 80077aa:	4311      	orrs	r1, r2
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80077b0:	0212      	lsls	r2, r2, #8
 80077b2:	4311      	orrs	r1, r2
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80077b8:	0852      	lsrs	r2, r2, #1
 80077ba:	3a01      	subs	r2, #1
 80077bc:	0552      	lsls	r2, r2, #21
 80077be:	4311      	orrs	r1, r2
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80077c4:	0852      	lsrs	r2, r2, #1
 80077c6:	3a01      	subs	r2, #1
 80077c8:	0652      	lsls	r2, r2, #25
 80077ca:	4311      	orrs	r1, r2
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077d0:	0912      	lsrs	r2, r2, #4
 80077d2:	0452      	lsls	r2, r2, #17
 80077d4:	430a      	orrs	r2, r1
 80077d6:	4930      	ldr	r1, [pc, #192]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80077d8:	4313      	orrs	r3, r2
 80077da:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80077dc:	4b2e      	ldr	r3, [pc, #184]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a2d      	ldr	r2, [pc, #180]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80077e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80077e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80077e8:	4b2b      	ldr	r3, [pc, #172]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	4a2a      	ldr	r2, [pc, #168]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 80077ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80077f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80077f4:	f7fc fa34 	bl	8003c60 <HAL_GetTick>
 80077f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077fa:	e008      	b.n	800780e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077fc:	f7fc fa30 	bl	8003c60 <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b02      	cmp	r3, #2
 8007808:	d901      	bls.n	800780e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e058      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800780e:	4b22      	ldr	r3, [pc, #136]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d0f0      	beq.n	80077fc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800781a:	e050      	b.n	80078be <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e04f      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007820:	4b1d      	ldr	r3, [pc, #116]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d148      	bne.n	80078be <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800782c:	4b1a      	ldr	r3, [pc, #104]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a19      	ldr	r2, [pc, #100]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007836:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007838:	4b17      	ldr	r3, [pc, #92]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	4a16      	ldr	r2, [pc, #88]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 800783e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007842:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007844:	f7fc fa0c 	bl	8003c60 <HAL_GetTick>
 8007848:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800784a:	e008      	b.n	800785e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800784c:	f7fc fa08 	bl	8003c60 <HAL_GetTick>
 8007850:	4602      	mov	r2, r0
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	1ad3      	subs	r3, r2, r3
 8007856:	2b02      	cmp	r3, #2
 8007858:	d901      	bls.n	800785e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e030      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800785e:	4b0e      	ldr	r3, [pc, #56]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d0f0      	beq.n	800784c <HAL_RCC_OscConfig+0x734>
 800786a:	e028      	b.n	80078be <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	2b0c      	cmp	r3, #12
 8007870:	d023      	beq.n	80078ba <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007872:	4b09      	ldr	r3, [pc, #36]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a08      	ldr	r2, [pc, #32]	; (8007898 <HAL_RCC_OscConfig+0x780>)
 8007878:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800787c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800787e:	f7fc f9ef 	bl	8003c60 <HAL_GetTick>
 8007882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007884:	e00c      	b.n	80078a0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007886:	f7fc f9eb 	bl	8003c60 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b02      	cmp	r3, #2
 8007892:	d905      	bls.n	80078a0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e013      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
 8007898:	40021000 	.word	0x40021000
 800789c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078a0:	4b09      	ldr	r3, [pc, #36]	; (80078c8 <HAL_RCC_OscConfig+0x7b0>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1ec      	bne.n	8007886 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80078ac:	4b06      	ldr	r3, [pc, #24]	; (80078c8 <HAL_RCC_OscConfig+0x7b0>)
 80078ae:	68da      	ldr	r2, [r3, #12]
 80078b0:	4905      	ldr	r1, [pc, #20]	; (80078c8 <HAL_RCC_OscConfig+0x7b0>)
 80078b2:	4b06      	ldr	r3, [pc, #24]	; (80078cc <HAL_RCC_OscConfig+0x7b4>)
 80078b4:	4013      	ands	r3, r2
 80078b6:	60cb      	str	r3, [r1, #12]
 80078b8:	e001      	b.n	80078be <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3720      	adds	r7, #32
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	40021000 	.word	0x40021000
 80078cc:	feeefffc 	.word	0xfeeefffc

080078d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d101      	bne.n	80078e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e0e7      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80078e4:	4b75      	ldr	r3, [pc, #468]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0307 	and.w	r3, r3, #7
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d910      	bls.n	8007914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078f2:	4b72      	ldr	r3, [pc, #456]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f023 0207 	bic.w	r2, r3, #7
 80078fa:	4970      	ldr	r1, [pc, #448]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	4313      	orrs	r3, r2
 8007900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007902:	4b6e      	ldr	r3, [pc, #440]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0307 	and.w	r3, r3, #7
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	429a      	cmp	r2, r3
 800790e:	d001      	beq.n	8007914 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e0cf      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d010      	beq.n	8007942 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	689a      	ldr	r2, [r3, #8]
 8007924:	4b66      	ldr	r3, [pc, #408]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800792c:	429a      	cmp	r2, r3
 800792e:	d908      	bls.n	8007942 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007930:	4b63      	ldr	r3, [pc, #396]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	4960      	ldr	r1, [pc, #384]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 800793e:	4313      	orrs	r3, r2
 8007940:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	2b00      	cmp	r3, #0
 800794c:	d04c      	beq.n	80079e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	2b03      	cmp	r3, #3
 8007954:	d107      	bne.n	8007966 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007956:	4b5a      	ldr	r3, [pc, #360]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800795e:	2b00      	cmp	r3, #0
 8007960:	d121      	bne.n	80079a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e0a6      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	2b02      	cmp	r3, #2
 800796c:	d107      	bne.n	800797e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800796e:	4b54      	ldr	r3, [pc, #336]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d115      	bne.n	80079a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e09a      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d107      	bne.n	8007996 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007986:	4b4e      	ldr	r3, [pc, #312]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0302 	and.w	r3, r3, #2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d109      	bne.n	80079a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e08e      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007996:	4b4a      	ldr	r3, [pc, #296]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e086      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80079a6:	4b46      	ldr	r3, [pc, #280]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	f023 0203 	bic.w	r2, r3, #3
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	4943      	ldr	r1, [pc, #268]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 80079b4:	4313      	orrs	r3, r2
 80079b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079b8:	f7fc f952 	bl	8003c60 <HAL_GetTick>
 80079bc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079be:	e00a      	b.n	80079d6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079c0:	f7fc f94e 	bl	8003c60 <HAL_GetTick>
 80079c4:	4602      	mov	r2, r0
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d901      	bls.n	80079d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e06e      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079d6:	4b3a      	ldr	r3, [pc, #232]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f003 020c 	and.w	r2, r3, #12
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d1eb      	bne.n	80079c0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0302 	and.w	r3, r3, #2
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d010      	beq.n	8007a16 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	689a      	ldr	r2, [r3, #8]
 80079f8:	4b31      	ldr	r3, [pc, #196]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d208      	bcs.n	8007a16 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a04:	4b2e      	ldr	r3, [pc, #184]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	492b      	ldr	r1, [pc, #172]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a16:	4b29      	ldr	r3, [pc, #164]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 0307 	and.w	r3, r3, #7
 8007a1e:	683a      	ldr	r2, [r7, #0]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d210      	bcs.n	8007a46 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a24:	4b25      	ldr	r3, [pc, #148]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f023 0207 	bic.w	r2, r3, #7
 8007a2c:	4923      	ldr	r1, [pc, #140]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a34:	4b21      	ldr	r3, [pc, #132]	; (8007abc <HAL_RCC_ClockConfig+0x1ec>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0307 	and.w	r3, r3, #7
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d001      	beq.n	8007a46 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e036      	b.n	8007ab4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 0304 	and.w	r3, r3, #4
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d008      	beq.n	8007a64 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a52:	4b1b      	ldr	r3, [pc, #108]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	4918      	ldr	r1, [pc, #96]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0308 	and.w	r3, r3, #8
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d009      	beq.n	8007a84 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a70:	4b13      	ldr	r3, [pc, #76]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	00db      	lsls	r3, r3, #3
 8007a7e:	4910      	ldr	r1, [pc, #64]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a80:	4313      	orrs	r3, r2
 8007a82:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a84:	f000 f824 	bl	8007ad0 <HAL_RCC_GetSysClockFreq>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	4b0d      	ldr	r3, [pc, #52]	; (8007ac0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	091b      	lsrs	r3, r3, #4
 8007a90:	f003 030f 	and.w	r3, r3, #15
 8007a94:	490b      	ldr	r1, [pc, #44]	; (8007ac4 <HAL_RCC_ClockConfig+0x1f4>)
 8007a96:	5ccb      	ldrb	r3, [r1, r3]
 8007a98:	f003 031f 	and.w	r3, r3, #31
 8007a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8007aa0:	4a09      	ldr	r2, [pc, #36]	; (8007ac8 <HAL_RCC_ClockConfig+0x1f8>)
 8007aa2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007aa4:	4b09      	ldr	r3, [pc, #36]	; (8007acc <HAL_RCC_ClockConfig+0x1fc>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7fb fee5 	bl	8003878 <HAL_InitTick>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	72fb      	strb	r3, [r7, #11]

  return status;
 8007ab2:	7afb      	ldrb	r3, [r7, #11]
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3710      	adds	r7, #16
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	40022000 	.word	0x40022000
 8007ac0:	40021000 	.word	0x40021000
 8007ac4:	08014034 	.word	0x08014034
 8007ac8:	200000c8 	.word	0x200000c8
 8007acc:	200000cc 	.word	0x200000cc

08007ad0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b089      	sub	sp, #36	; 0x24
 8007ad4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61fb      	str	r3, [r7, #28]
 8007ada:	2300      	movs	r3, #0
 8007adc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ade:	4b3e      	ldr	r3, [pc, #248]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 030c 	and.w	r3, r3, #12
 8007ae6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ae8:	4b3b      	ldr	r3, [pc, #236]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	f003 0303 	and.w	r3, r3, #3
 8007af0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d005      	beq.n	8007b04 <HAL_RCC_GetSysClockFreq+0x34>
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	2b0c      	cmp	r3, #12
 8007afc:	d121      	bne.n	8007b42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	d11e      	bne.n	8007b42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007b04:	4b34      	ldr	r3, [pc, #208]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 0308 	and.w	r3, r3, #8
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d107      	bne.n	8007b20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007b10:	4b31      	ldr	r3, [pc, #196]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b16:	0a1b      	lsrs	r3, r3, #8
 8007b18:	f003 030f 	and.w	r3, r3, #15
 8007b1c:	61fb      	str	r3, [r7, #28]
 8007b1e:	e005      	b.n	8007b2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007b20:	4b2d      	ldr	r3, [pc, #180]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	091b      	lsrs	r3, r3, #4
 8007b26:	f003 030f 	and.w	r3, r3, #15
 8007b2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007b2c:	4a2b      	ldr	r2, [pc, #172]	; (8007bdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d10d      	bne.n	8007b58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b40:	e00a      	b.n	8007b58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	2b04      	cmp	r3, #4
 8007b46:	d102      	bne.n	8007b4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007b48:	4b25      	ldr	r3, [pc, #148]	; (8007be0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b4a:	61bb      	str	r3, [r7, #24]
 8007b4c:	e004      	b.n	8007b58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	2b08      	cmp	r3, #8
 8007b52:	d101      	bne.n	8007b58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007b54:	4b23      	ldr	r3, [pc, #140]	; (8007be4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007b56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	2b0c      	cmp	r3, #12
 8007b5c:	d134      	bne.n	8007bc8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b5e:	4b1e      	ldr	r3, [pc, #120]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	f003 0303 	and.w	r3, r3, #3
 8007b66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d003      	beq.n	8007b76 <HAL_RCC_GetSysClockFreq+0xa6>
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	2b03      	cmp	r3, #3
 8007b72:	d003      	beq.n	8007b7c <HAL_RCC_GetSysClockFreq+0xac>
 8007b74:	e005      	b.n	8007b82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007b76:	4b1a      	ldr	r3, [pc, #104]	; (8007be0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007b78:	617b      	str	r3, [r7, #20]
      break;
 8007b7a:	e005      	b.n	8007b88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007b7c:	4b19      	ldr	r3, [pc, #100]	; (8007be4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007b7e:	617b      	str	r3, [r7, #20]
      break;
 8007b80:	e002      	b.n	8007b88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	617b      	str	r3, [r7, #20]
      break;
 8007b86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b88:	4b13      	ldr	r3, [pc, #76]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	091b      	lsrs	r3, r3, #4
 8007b8e:	f003 0307 	and.w	r3, r3, #7
 8007b92:	3301      	adds	r3, #1
 8007b94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007b96:	4b10      	ldr	r3, [pc, #64]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	0a1b      	lsrs	r3, r3, #8
 8007b9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	fb03 f202 	mul.w	r2, r3, r2
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007bae:	4b0a      	ldr	r3, [pc, #40]	; (8007bd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	0e5b      	lsrs	r3, r3, #25
 8007bb4:	f003 0303 	and.w	r3, r3, #3
 8007bb8:	3301      	adds	r3, #1
 8007bba:	005b      	lsls	r3, r3, #1
 8007bbc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007bbe:	697a      	ldr	r2, [r7, #20]
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bc6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007bc8:	69bb      	ldr	r3, [r7, #24]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3724      	adds	r7, #36	; 0x24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	40021000 	.word	0x40021000
 8007bdc:	0801404c 	.word	0x0801404c
 8007be0:	00f42400 	.word	0x00f42400
 8007be4:	007a1200 	.word	0x007a1200

08007be8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bec:	4b03      	ldr	r3, [pc, #12]	; (8007bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8007bee:	681b      	ldr	r3, [r3, #0]
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	200000c8 	.word	0x200000c8

08007c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007c04:	f7ff fff0 	bl	8007be8 <HAL_RCC_GetHCLKFreq>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	4b06      	ldr	r3, [pc, #24]	; (8007c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	0a1b      	lsrs	r3, r3, #8
 8007c10:	f003 0307 	and.w	r3, r3, #7
 8007c14:	4904      	ldr	r1, [pc, #16]	; (8007c28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c16:	5ccb      	ldrb	r3, [r1, r3]
 8007c18:	f003 031f 	and.w	r3, r3, #31
 8007c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	40021000 	.word	0x40021000
 8007c28:	08014044 	.word	0x08014044

08007c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007c30:	f7ff ffda 	bl	8007be8 <HAL_RCC_GetHCLKFreq>
 8007c34:	4602      	mov	r2, r0
 8007c36:	4b06      	ldr	r3, [pc, #24]	; (8007c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	0adb      	lsrs	r3, r3, #11
 8007c3c:	f003 0307 	and.w	r3, r3, #7
 8007c40:	4904      	ldr	r1, [pc, #16]	; (8007c54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007c42:	5ccb      	ldrb	r3, [r1, r3]
 8007c44:	f003 031f 	and.w	r3, r3, #31
 8007c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40021000 	.word	0x40021000
 8007c54:	08014044 	.word	0x08014044

08007c58 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	220f      	movs	r2, #15
 8007c66:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007c68:	4b12      	ldr	r3, [pc, #72]	; (8007cb4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	f003 0203 	and.w	r2, r3, #3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007c74:	4b0f      	ldr	r3, [pc, #60]	; (8007cb4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007c80:	4b0c      	ldr	r3, [pc, #48]	; (8007cb4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007c8c:	4b09      	ldr	r3, [pc, #36]	; (8007cb4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	08db      	lsrs	r3, r3, #3
 8007c92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007c9a:	4b07      	ldr	r3, [pc, #28]	; (8007cb8 <HAL_RCC_GetClockConfig+0x60>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 0207 	and.w	r2, r3, #7
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	601a      	str	r2, [r3, #0]
}
 8007ca6:	bf00      	nop
 8007ca8:	370c      	adds	r7, #12
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	40022000 	.word	0x40022000

08007cbc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007cc8:	4b2a      	ldr	r3, [pc, #168]	; (8007d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d003      	beq.n	8007cdc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007cd4:	f7ff f9bc 	bl	8007050 <HAL_PWREx_GetVoltageRange>
 8007cd8:	6178      	str	r0, [r7, #20]
 8007cda:	e014      	b.n	8007d06 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007cdc:	4b25      	ldr	r3, [pc, #148]	; (8007d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ce0:	4a24      	ldr	r2, [pc, #144]	; (8007d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ce2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ce6:	6593      	str	r3, [r2, #88]	; 0x58
 8007ce8:	4b22      	ldr	r3, [pc, #136]	; (8007d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cf0:	60fb      	str	r3, [r7, #12]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007cf4:	f7ff f9ac 	bl	8007050 <HAL_PWREx_GetVoltageRange>
 8007cf8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007cfa:	4b1e      	ldr	r3, [pc, #120]	; (8007d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cfe:	4a1d      	ldr	r2, [pc, #116]	; (8007d74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d04:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d0c:	d10b      	bne.n	8007d26 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b80      	cmp	r3, #128	; 0x80
 8007d12:	d919      	bls.n	8007d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2ba0      	cmp	r3, #160	; 0xa0
 8007d18:	d902      	bls.n	8007d20 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d1a:	2302      	movs	r3, #2
 8007d1c:	613b      	str	r3, [r7, #16]
 8007d1e:	e013      	b.n	8007d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d20:	2301      	movs	r3, #1
 8007d22:	613b      	str	r3, [r7, #16]
 8007d24:	e010      	b.n	8007d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2b80      	cmp	r3, #128	; 0x80
 8007d2a:	d902      	bls.n	8007d32 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	613b      	str	r3, [r7, #16]
 8007d30:	e00a      	b.n	8007d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2b80      	cmp	r3, #128	; 0x80
 8007d36:	d102      	bne.n	8007d3e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d38:	2302      	movs	r3, #2
 8007d3a:	613b      	str	r3, [r7, #16]
 8007d3c:	e004      	b.n	8007d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b70      	cmp	r3, #112	; 0x70
 8007d42:	d101      	bne.n	8007d48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d44:	2301      	movs	r3, #1
 8007d46:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007d48:	4b0b      	ldr	r3, [pc, #44]	; (8007d78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f023 0207 	bic.w	r2, r3, #7
 8007d50:	4909      	ldr	r1, [pc, #36]	; (8007d78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007d58:	4b07      	ldr	r3, [pc, #28]	; (8007d78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 0307 	and.w	r3, r3, #7
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d001      	beq.n	8007d6a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e000      	b.n	8007d6c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3718      	adds	r7, #24
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	40021000 	.word	0x40021000
 8007d78:	40022000 	.word	0x40022000

08007d7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b086      	sub	sp, #24
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d84:	2300      	movs	r3, #0
 8007d86:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d88:	2300      	movs	r3, #0
 8007d8a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d041      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d9c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007da0:	d02a      	beq.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007da2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007da6:	d824      	bhi.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007da8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007dac:	d008      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007dae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007db2:	d81e      	bhi.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d00a      	beq.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007db8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007dbc:	d010      	beq.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007dbe:	e018      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007dc0:	4b86      	ldr	r3, [pc, #536]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	4a85      	ldr	r2, [pc, #532]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007dc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007dca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007dcc:	e015      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	3304      	adds	r3, #4
 8007dd2:	2100      	movs	r1, #0
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 fabb 	bl	8008350 <RCCEx_PLLSAI1_Config>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007dde:	e00c      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	3320      	adds	r3, #32
 8007de4:	2100      	movs	r1, #0
 8007de6:	4618      	mov	r0, r3
 8007de8:	f000 fba6 	bl	8008538 <RCCEx_PLLSAI2_Config>
 8007dec:	4603      	mov	r3, r0
 8007dee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007df0:	e003      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	74fb      	strb	r3, [r7, #19]
      break;
 8007df6:	e000      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007df8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dfa:	7cfb      	ldrb	r3, [r7, #19]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10b      	bne.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e00:	4b76      	ldr	r3, [pc, #472]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e06:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e0e:	4973      	ldr	r1, [pc, #460]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e10:	4313      	orrs	r3, r2
 8007e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007e16:	e001      	b.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e18:	7cfb      	ldrb	r3, [r7, #19]
 8007e1a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d041      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e2c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007e30:	d02a      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007e32:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007e36:	d824      	bhi.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007e38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e3c:	d008      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007e3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e42:	d81e      	bhi.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00a      	beq.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007e48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007e4c:	d010      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007e4e:	e018      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007e50:	4b62      	ldr	r3, [pc, #392]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e52:	68db      	ldr	r3, [r3, #12]
 8007e54:	4a61      	ldr	r2, [pc, #388]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e5a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e5c:	e015      	b.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	3304      	adds	r3, #4
 8007e62:	2100      	movs	r1, #0
 8007e64:	4618      	mov	r0, r3
 8007e66:	f000 fa73 	bl	8008350 <RCCEx_PLLSAI1_Config>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e6e:	e00c      	b.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	3320      	adds	r3, #32
 8007e74:	2100      	movs	r1, #0
 8007e76:	4618      	mov	r0, r3
 8007e78:	f000 fb5e 	bl	8008538 <RCCEx_PLLSAI2_Config>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e80:	e003      	b.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	74fb      	strb	r3, [r7, #19]
      break;
 8007e86:	e000      	b.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007e88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e8a:	7cfb      	ldrb	r3, [r7, #19]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10b      	bne.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007e90:	4b52      	ldr	r3, [pc, #328]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e96:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e9e:	494f      	ldr	r1, [pc, #316]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007ea6:	e001      	b.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ea8:	7cfb      	ldrb	r3, [r7, #19]
 8007eaa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 80a0 	beq.w	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007ebe:	4b47      	ldr	r3, [pc, #284]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e000      	b.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007ece:	2300      	movs	r3, #0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00d      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ed4:	4b41      	ldr	r3, [pc, #260]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ed8:	4a40      	ldr	r2, [pc, #256]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007eda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ede:	6593      	str	r3, [r2, #88]	; 0x58
 8007ee0:	4b3e      	ldr	r3, [pc, #248]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ee8:	60bb      	str	r3, [r7, #8]
 8007eea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007eec:	2301      	movs	r3, #1
 8007eee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ef0:	4b3b      	ldr	r3, [pc, #236]	; (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a3a      	ldr	r2, [pc, #232]	; (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007efa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007efc:	f7fb feb0 	bl	8003c60 <HAL_GetTick>
 8007f00:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007f02:	e009      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f04:	f7fb feac 	bl	8003c60 <HAL_GetTick>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	1ad3      	subs	r3, r2, r3
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d902      	bls.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	74fb      	strb	r3, [r7, #19]
        break;
 8007f16:	e005      	b.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007f18:	4b31      	ldr	r3, [pc, #196]	; (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d0ef      	beq.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007f24:	7cfb      	ldrb	r3, [r7, #19]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d15c      	bne.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007f2a:	4b2c      	ldr	r3, [pc, #176]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f34:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d01f      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d019      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007f48:	4b24      	ldr	r3, [pc, #144]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007f54:	4b21      	ldr	r3, [pc, #132]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f5a:	4a20      	ldr	r2, [pc, #128]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007f64:	4b1d      	ldr	r3, [pc, #116]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f6a:	4a1c      	ldr	r2, [pc, #112]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007f74:	4a19      	ldr	r2, [pc, #100]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	f003 0301 	and.w	r3, r3, #1
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d016      	beq.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f86:	f7fb fe6b 	bl	8003c60 <HAL_GetTick>
 8007f8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f8c:	e00b      	b.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f8e:	f7fb fe67 	bl	8003c60 <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d902      	bls.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007fa0:	2303      	movs	r3, #3
 8007fa2:	74fb      	strb	r3, [r7, #19]
            break;
 8007fa4:	e006      	b.n	8007fb4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007fa6:	4b0d      	ldr	r3, [pc, #52]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fac:	f003 0302 	and.w	r3, r3, #2
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d0ec      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007fb4:	7cfb      	ldrb	r3, [r7, #19]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d10c      	bne.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fba:	4b08      	ldr	r3, [pc, #32]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fca:	4904      	ldr	r1, [pc, #16]	; (8007fdc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007fd2:	e009      	b.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007fd4:	7cfb      	ldrb	r3, [r7, #19]
 8007fd6:	74bb      	strb	r3, [r7, #18]
 8007fd8:	e006      	b.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007fda:	bf00      	nop
 8007fdc:	40021000 	.word	0x40021000
 8007fe0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fe4:	7cfb      	ldrb	r3, [r7, #19]
 8007fe6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007fe8:	7c7b      	ldrb	r3, [r7, #17]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d105      	bne.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fee:	4b9e      	ldr	r3, [pc, #632]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff2:	4a9d      	ldr	r2, [pc, #628]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ff4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ff8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00a      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008006:	4b98      	ldr	r3, [pc, #608]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800800c:	f023 0203 	bic.w	r2, r3, #3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008014:	4994      	ldr	r1, [pc, #592]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008016:	4313      	orrs	r3, r2
 8008018:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 0302 	and.w	r3, r3, #2
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00a      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008028:	4b8f      	ldr	r3, [pc, #572]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800802a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800802e:	f023 020c 	bic.w	r2, r3, #12
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008036:	498c      	ldr	r1, [pc, #560]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008038:	4313      	orrs	r3, r2
 800803a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f003 0304 	and.w	r3, r3, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00a      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800804a:	4b87      	ldr	r3, [pc, #540]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800804c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008050:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008058:	4983      	ldr	r1, [pc, #524]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800805a:	4313      	orrs	r3, r2
 800805c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0308 	and.w	r3, r3, #8
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00a      	beq.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800806c:	4b7e      	ldr	r3, [pc, #504]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800806e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008072:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800807a:	497b      	ldr	r1, [pc, #492]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800807c:	4313      	orrs	r3, r2
 800807e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f003 0310 	and.w	r3, r3, #16
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00a      	beq.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800808e:	4b76      	ldr	r3, [pc, #472]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008094:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800809c:	4972      	ldr	r1, [pc, #456]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800809e:	4313      	orrs	r3, r2
 80080a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f003 0320 	and.w	r3, r3, #32
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d00a      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80080b0:	4b6d      	ldr	r3, [pc, #436]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080be:	496a      	ldr	r1, [pc, #424]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00a      	beq.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80080d2:	4b65      	ldr	r3, [pc, #404]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080e0:	4961      	ldr	r1, [pc, #388]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080e2:	4313      	orrs	r3, r2
 80080e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00a      	beq.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80080f4:	4b5c      	ldr	r3, [pc, #368]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008102:	4959      	ldr	r1, [pc, #356]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008104:	4313      	orrs	r3, r2
 8008106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00a      	beq.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008116:	4b54      	ldr	r3, [pc, #336]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800811c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008124:	4950      	ldr	r1, [pc, #320]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008126:	4313      	orrs	r3, r2
 8008128:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00a      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008138:	4b4b      	ldr	r3, [pc, #300]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800813a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800813e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008146:	4948      	ldr	r1, [pc, #288]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008148:	4313      	orrs	r3, r2
 800814a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008156:	2b00      	cmp	r3, #0
 8008158:	d00a      	beq.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800815a:	4b43      	ldr	r3, [pc, #268]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800815c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008160:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008168:	493f      	ldr	r1, [pc, #252]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800816a:	4313      	orrs	r3, r2
 800816c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008178:	2b00      	cmp	r3, #0
 800817a:	d028      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800817c:	4b3a      	ldr	r3, [pc, #232]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800817e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008182:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800818a:	4937      	ldr	r1, [pc, #220]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800818c:	4313      	orrs	r3, r2
 800818e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800819a:	d106      	bne.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800819c:	4b32      	ldr	r3, [pc, #200]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	4a31      	ldr	r2, [pc, #196]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081a6:	60d3      	str	r3, [r2, #12]
 80081a8:	e011      	b.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80081b2:	d10c      	bne.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	3304      	adds	r3, #4
 80081b8:	2101      	movs	r1, #1
 80081ba:	4618      	mov	r0, r3
 80081bc:	f000 f8c8 	bl	8008350 <RCCEx_PLLSAI1_Config>
 80081c0:	4603      	mov	r3, r0
 80081c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80081c4:	7cfb      	ldrb	r3, [r7, #19]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d001      	beq.n	80081ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80081ca:	7cfb      	ldrb	r3, [r7, #19]
 80081cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d028      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80081da:	4b23      	ldr	r3, [pc, #140]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081e8:	491f      	ldr	r1, [pc, #124]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081ea:	4313      	orrs	r3, r2
 80081ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081f8:	d106      	bne.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081fa:	4b1b      	ldr	r3, [pc, #108]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081fc:	68db      	ldr	r3, [r3, #12]
 80081fe:	4a1a      	ldr	r2, [pc, #104]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008200:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008204:	60d3      	str	r3, [r2, #12]
 8008206:	e011      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800820c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008210:	d10c      	bne.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	3304      	adds	r3, #4
 8008216:	2101      	movs	r1, #1
 8008218:	4618      	mov	r0, r3
 800821a:	f000 f899 	bl	8008350 <RCCEx_PLLSAI1_Config>
 800821e:	4603      	mov	r3, r0
 8008220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008222:	7cfb      	ldrb	r3, [r7, #19]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d001      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8008228:	7cfb      	ldrb	r3, [r7, #19]
 800822a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008234:	2b00      	cmp	r3, #0
 8008236:	d02b      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008238:	4b0b      	ldr	r3, [pc, #44]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800823a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800823e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008246:	4908      	ldr	r1, [pc, #32]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008248:	4313      	orrs	r3, r2
 800824a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008252:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008256:	d109      	bne.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008258:	4b03      	ldr	r3, [pc, #12]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	4a02      	ldr	r2, [pc, #8]	; (8008268 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800825e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008262:	60d3      	str	r3, [r2, #12]
 8008264:	e014      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008266:	bf00      	nop
 8008268:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008270:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008274:	d10c      	bne.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	3304      	adds	r3, #4
 800827a:	2101      	movs	r1, #1
 800827c:	4618      	mov	r0, r3
 800827e:	f000 f867 	bl	8008350 <RCCEx_PLLSAI1_Config>
 8008282:	4603      	mov	r3, r0
 8008284:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008286:	7cfb      	ldrb	r3, [r7, #19]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800828c:	7cfb      	ldrb	r3, [r7, #19]
 800828e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d02f      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800829c:	4b2b      	ldr	r3, [pc, #172]	; (800834c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800829e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082a2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082aa:	4928      	ldr	r1, [pc, #160]	; (800834c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80082ac:	4313      	orrs	r3, r2
 80082ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80082ba:	d10d      	bne.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	3304      	adds	r3, #4
 80082c0:	2102      	movs	r1, #2
 80082c2:	4618      	mov	r0, r3
 80082c4:	f000 f844 	bl	8008350 <RCCEx_PLLSAI1_Config>
 80082c8:	4603      	mov	r3, r0
 80082ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082cc:	7cfb      	ldrb	r3, [r7, #19]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d014      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80082d2:	7cfb      	ldrb	r3, [r7, #19]
 80082d4:	74bb      	strb	r3, [r7, #18]
 80082d6:	e011      	b.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082e0:	d10c      	bne.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	3320      	adds	r3, #32
 80082e6:	2102      	movs	r1, #2
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 f925 	bl	8008538 <RCCEx_PLLSAI2_Config>
 80082ee:	4603      	mov	r3, r0
 80082f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082f2:	7cfb      	ldrb	r3, [r7, #19]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d001      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80082f8:	7cfb      	ldrb	r3, [r7, #19]
 80082fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00a      	beq.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008308:	4b10      	ldr	r3, [pc, #64]	; (800834c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800830a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800830e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008316:	490d      	ldr	r1, [pc, #52]	; (800834c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008318:	4313      	orrs	r3, r2
 800831a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d00b      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800832a:	4b08      	ldr	r3, [pc, #32]	; (800834c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800832c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008330:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800833a:	4904      	ldr	r1, [pc, #16]	; (800834c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800833c:	4313      	orrs	r3, r2
 800833e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008342:	7cbb      	ldrb	r3, [r7, #18]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3718      	adds	r7, #24
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	40021000 	.word	0x40021000

08008350 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800835e:	4b75      	ldr	r3, [pc, #468]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	f003 0303 	and.w	r3, r3, #3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d018      	beq.n	800839c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800836a:	4b72      	ldr	r3, [pc, #456]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	f003 0203 	and.w	r2, r3, #3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	429a      	cmp	r2, r3
 8008378:	d10d      	bne.n	8008396 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
       ||
 800837e:	2b00      	cmp	r3, #0
 8008380:	d009      	beq.n	8008396 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008382:	4b6c      	ldr	r3, [pc, #432]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	091b      	lsrs	r3, r3, #4
 8008388:	f003 0307 	and.w	r3, r3, #7
 800838c:	1c5a      	adds	r2, r3, #1
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
       ||
 8008392:	429a      	cmp	r2, r3
 8008394:	d047      	beq.n	8008426 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	73fb      	strb	r3, [r7, #15]
 800839a:	e044      	b.n	8008426 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2b03      	cmp	r3, #3
 80083a2:	d018      	beq.n	80083d6 <RCCEx_PLLSAI1_Config+0x86>
 80083a4:	2b03      	cmp	r3, #3
 80083a6:	d825      	bhi.n	80083f4 <RCCEx_PLLSAI1_Config+0xa4>
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d002      	beq.n	80083b2 <RCCEx_PLLSAI1_Config+0x62>
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d009      	beq.n	80083c4 <RCCEx_PLLSAI1_Config+0x74>
 80083b0:	e020      	b.n	80083f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80083b2:	4b60      	ldr	r3, [pc, #384]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f003 0302 	and.w	r3, r3, #2
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d11d      	bne.n	80083fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083c2:	e01a      	b.n	80083fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80083c4:	4b5b      	ldr	r3, [pc, #364]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d116      	bne.n	80083fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083d4:	e013      	b.n	80083fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80083d6:	4b57      	ldr	r3, [pc, #348]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10f      	bne.n	8008402 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80083e2:	4b54      	ldr	r3, [pc, #336]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d109      	bne.n	8008402 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80083f2:	e006      	b.n	8008402 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	73fb      	strb	r3, [r7, #15]
      break;
 80083f8:	e004      	b.n	8008404 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80083fa:	bf00      	nop
 80083fc:	e002      	b.n	8008404 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80083fe:	bf00      	nop
 8008400:	e000      	b.n	8008404 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008402:	bf00      	nop
    }

    if(status == HAL_OK)
 8008404:	7bfb      	ldrb	r3, [r7, #15]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10d      	bne.n	8008426 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800840a:	4b4a      	ldr	r3, [pc, #296]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6819      	ldr	r1, [r3, #0]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	3b01      	subs	r3, #1
 800841c:	011b      	lsls	r3, r3, #4
 800841e:	430b      	orrs	r3, r1
 8008420:	4944      	ldr	r1, [pc, #272]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008422:	4313      	orrs	r3, r2
 8008424:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008426:	7bfb      	ldrb	r3, [r7, #15]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d17d      	bne.n	8008528 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800842c:	4b41      	ldr	r3, [pc, #260]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a40      	ldr	r2, [pc, #256]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008432:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008438:	f7fb fc12 	bl	8003c60 <HAL_GetTick>
 800843c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800843e:	e009      	b.n	8008454 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008440:	f7fb fc0e 	bl	8003c60 <HAL_GetTick>
 8008444:	4602      	mov	r2, r0
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	1ad3      	subs	r3, r2, r3
 800844a:	2b02      	cmp	r3, #2
 800844c:	d902      	bls.n	8008454 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	73fb      	strb	r3, [r7, #15]
        break;
 8008452:	e005      	b.n	8008460 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008454:	4b37      	ldr	r3, [pc, #220]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1ef      	bne.n	8008440 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008460:	7bfb      	ldrb	r3, [r7, #15]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d160      	bne.n	8008528 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d111      	bne.n	8008490 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800846c:	4b31      	ldr	r3, [pc, #196]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008478:	687a      	ldr	r2, [r7, #4]
 800847a:	6892      	ldr	r2, [r2, #8]
 800847c:	0211      	lsls	r1, r2, #8
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	68d2      	ldr	r2, [r2, #12]
 8008482:	0912      	lsrs	r2, r2, #4
 8008484:	0452      	lsls	r2, r2, #17
 8008486:	430a      	orrs	r2, r1
 8008488:	492a      	ldr	r1, [pc, #168]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800848a:	4313      	orrs	r3, r2
 800848c:	610b      	str	r3, [r1, #16]
 800848e:	e027      	b.n	80084e0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d112      	bne.n	80084bc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008496:	4b27      	ldr	r3, [pc, #156]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800849e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	6892      	ldr	r2, [r2, #8]
 80084a6:	0211      	lsls	r1, r2, #8
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	6912      	ldr	r2, [r2, #16]
 80084ac:	0852      	lsrs	r2, r2, #1
 80084ae:	3a01      	subs	r2, #1
 80084b0:	0552      	lsls	r2, r2, #21
 80084b2:	430a      	orrs	r2, r1
 80084b4:	491f      	ldr	r1, [pc, #124]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80084b6:	4313      	orrs	r3, r2
 80084b8:	610b      	str	r3, [r1, #16]
 80084ba:	e011      	b.n	80084e0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80084bc:	4b1d      	ldr	r3, [pc, #116]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80084be:	691b      	ldr	r3, [r3, #16]
 80084c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80084c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	6892      	ldr	r2, [r2, #8]
 80084cc:	0211      	lsls	r1, r2, #8
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	6952      	ldr	r2, [r2, #20]
 80084d2:	0852      	lsrs	r2, r2, #1
 80084d4:	3a01      	subs	r2, #1
 80084d6:	0652      	lsls	r2, r2, #25
 80084d8:	430a      	orrs	r2, r1
 80084da:	4916      	ldr	r1, [pc, #88]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80084dc:	4313      	orrs	r3, r2
 80084de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80084e0:	4b14      	ldr	r3, [pc, #80]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a13      	ldr	r2, [pc, #76]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 80084e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80084ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084ec:	f7fb fbb8 	bl	8003c60 <HAL_GetTick>
 80084f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80084f2:	e009      	b.n	8008508 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80084f4:	f7fb fbb4 	bl	8003c60 <HAL_GetTick>
 80084f8:	4602      	mov	r2, r0
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	1ad3      	subs	r3, r2, r3
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d902      	bls.n	8008508 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8008502:	2303      	movs	r3, #3
 8008504:	73fb      	strb	r3, [r7, #15]
          break;
 8008506:	e005      	b.n	8008514 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008508:	4b0a      	ldr	r3, [pc, #40]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008510:	2b00      	cmp	r3, #0
 8008512:	d0ef      	beq.n	80084f4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008514:	7bfb      	ldrb	r3, [r7, #15]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d106      	bne.n	8008528 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800851a:	4b06      	ldr	r3, [pc, #24]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 800851c:	691a      	ldr	r2, [r3, #16]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	4904      	ldr	r1, [pc, #16]	; (8008534 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008524:	4313      	orrs	r3, r2
 8008526:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008528:	7bfb      	ldrb	r3, [r7, #15]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	40021000 	.word	0x40021000

08008538 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008542:	2300      	movs	r3, #0
 8008544:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008546:	4b6a      	ldr	r3, [pc, #424]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008548:	68db      	ldr	r3, [r3, #12]
 800854a:	f003 0303 	and.w	r3, r3, #3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d018      	beq.n	8008584 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008552:	4b67      	ldr	r3, [pc, #412]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	f003 0203 	and.w	r2, r3, #3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	429a      	cmp	r2, r3
 8008560:	d10d      	bne.n	800857e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
       ||
 8008566:	2b00      	cmp	r3, #0
 8008568:	d009      	beq.n	800857e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800856a:	4b61      	ldr	r3, [pc, #388]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	091b      	lsrs	r3, r3, #4
 8008570:	f003 0307 	and.w	r3, r3, #7
 8008574:	1c5a      	adds	r2, r3, #1
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	685b      	ldr	r3, [r3, #4]
       ||
 800857a:	429a      	cmp	r2, r3
 800857c:	d047      	beq.n	800860e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	73fb      	strb	r3, [r7, #15]
 8008582:	e044      	b.n	800860e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2b03      	cmp	r3, #3
 800858a:	d018      	beq.n	80085be <RCCEx_PLLSAI2_Config+0x86>
 800858c:	2b03      	cmp	r3, #3
 800858e:	d825      	bhi.n	80085dc <RCCEx_PLLSAI2_Config+0xa4>
 8008590:	2b01      	cmp	r3, #1
 8008592:	d002      	beq.n	800859a <RCCEx_PLLSAI2_Config+0x62>
 8008594:	2b02      	cmp	r3, #2
 8008596:	d009      	beq.n	80085ac <RCCEx_PLLSAI2_Config+0x74>
 8008598:	e020      	b.n	80085dc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800859a:	4b55      	ldr	r3, [pc, #340]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0302 	and.w	r3, r3, #2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d11d      	bne.n	80085e2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80085aa:	e01a      	b.n	80085e2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80085ac:	4b50      	ldr	r3, [pc, #320]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d116      	bne.n	80085e6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80085b8:	2301      	movs	r3, #1
 80085ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80085bc:	e013      	b.n	80085e6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80085be:	4b4c      	ldr	r3, [pc, #304]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d10f      	bne.n	80085ea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80085ca:	4b49      	ldr	r3, [pc, #292]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d109      	bne.n	80085ea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085da:	e006      	b.n	80085ea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80085dc:	2301      	movs	r3, #1
 80085de:	73fb      	strb	r3, [r7, #15]
      break;
 80085e0:	e004      	b.n	80085ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80085e2:	bf00      	nop
 80085e4:	e002      	b.n	80085ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80085e6:	bf00      	nop
 80085e8:	e000      	b.n	80085ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80085ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80085ec:	7bfb      	ldrb	r3, [r7, #15]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10d      	bne.n	800860e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80085f2:	4b3f      	ldr	r3, [pc, #252]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6819      	ldr	r1, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	3b01      	subs	r3, #1
 8008604:	011b      	lsls	r3, r3, #4
 8008606:	430b      	orrs	r3, r1
 8008608:	4939      	ldr	r1, [pc, #228]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800860a:	4313      	orrs	r3, r2
 800860c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800860e:	7bfb      	ldrb	r3, [r7, #15]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d167      	bne.n	80086e4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008614:	4b36      	ldr	r3, [pc, #216]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a35      	ldr	r2, [pc, #212]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800861a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800861e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008620:	f7fb fb1e 	bl	8003c60 <HAL_GetTick>
 8008624:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008626:	e009      	b.n	800863c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008628:	f7fb fb1a 	bl	8003c60 <HAL_GetTick>
 800862c:	4602      	mov	r2, r0
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	1ad3      	subs	r3, r2, r3
 8008632:	2b02      	cmp	r3, #2
 8008634:	d902      	bls.n	800863c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008636:	2303      	movs	r3, #3
 8008638:	73fb      	strb	r3, [r7, #15]
        break;
 800863a:	e005      	b.n	8008648 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800863c:	4b2c      	ldr	r3, [pc, #176]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1ef      	bne.n	8008628 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008648:	7bfb      	ldrb	r3, [r7, #15]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d14a      	bne.n	80086e4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d111      	bne.n	8008678 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008654:	4b26      	ldr	r3, [pc, #152]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008656:	695b      	ldr	r3, [r3, #20]
 8008658:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800865c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	6892      	ldr	r2, [r2, #8]
 8008664:	0211      	lsls	r1, r2, #8
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	68d2      	ldr	r2, [r2, #12]
 800866a:	0912      	lsrs	r2, r2, #4
 800866c:	0452      	lsls	r2, r2, #17
 800866e:	430a      	orrs	r2, r1
 8008670:	491f      	ldr	r1, [pc, #124]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008672:	4313      	orrs	r3, r2
 8008674:	614b      	str	r3, [r1, #20]
 8008676:	e011      	b.n	800869c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008678:	4b1d      	ldr	r3, [pc, #116]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008680:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	6892      	ldr	r2, [r2, #8]
 8008688:	0211      	lsls	r1, r2, #8
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	6912      	ldr	r2, [r2, #16]
 800868e:	0852      	lsrs	r2, r2, #1
 8008690:	3a01      	subs	r2, #1
 8008692:	0652      	lsls	r2, r2, #25
 8008694:	430a      	orrs	r2, r1
 8008696:	4916      	ldr	r1, [pc, #88]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008698:	4313      	orrs	r3, r2
 800869a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800869c:	4b14      	ldr	r3, [pc, #80]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a13      	ldr	r2, [pc, #76]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80086a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086a8:	f7fb fada 	bl	8003c60 <HAL_GetTick>
 80086ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80086ae:	e009      	b.n	80086c4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80086b0:	f7fb fad6 	bl	8003c60 <HAL_GetTick>
 80086b4:	4602      	mov	r2, r0
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	1ad3      	subs	r3, r2, r3
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d902      	bls.n	80086c4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80086be:	2303      	movs	r3, #3
 80086c0:	73fb      	strb	r3, [r7, #15]
          break;
 80086c2:	e005      	b.n	80086d0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80086c4:	4b0a      	ldr	r3, [pc, #40]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d0ef      	beq.n	80086b0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80086d0:	7bfb      	ldrb	r3, [r7, #15]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d106      	bne.n	80086e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80086d6:	4b06      	ldr	r3, [pc, #24]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80086d8:	695a      	ldr	r2, [r3, #20]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	4904      	ldr	r1, [pc, #16]	; (80086f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80086e0:	4313      	orrs	r3, r2
 80086e2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80086e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	40021000 	.word	0x40021000

080086f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	e049      	b.n	800879a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800870c:	b2db      	uxtb	r3, r3
 800870e:	2b00      	cmp	r3, #0
 8008710:	d106      	bne.n	8008720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f841 	bl	80087a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2202      	movs	r2, #2
 8008724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	3304      	adds	r3, #4
 8008730:	4619      	mov	r1, r3
 8008732:	4610      	mov	r0, r2
 8008734:	f000 fc52 	bl	8008fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008798:	2300      	movs	r3, #0
}
 800879a:	4618      	mov	r0, r3
 800879c:	3708      	adds	r7, #8
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80087a2:	b480      	push	{r7}
 80087a4:	b083      	sub	sp, #12
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80087aa:	bf00      	nop
 80087ac:	370c      	adds	r7, #12
 80087ae:	46bd      	mov	sp, r7
 80087b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b4:	4770      	bx	lr
	...

080087b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b085      	sub	sp, #20
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d001      	beq.n	80087d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	e04f      	b.n	8008870 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2202      	movs	r2, #2
 80087d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68da      	ldr	r2, [r3, #12]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f042 0201 	orr.w	r2, r2, #1
 80087e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a23      	ldr	r2, [pc, #140]	; (800887c <HAL_TIM_Base_Start_IT+0xc4>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d01d      	beq.n	800882e <HAL_TIM_Base_Start_IT+0x76>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087fa:	d018      	beq.n	800882e <HAL_TIM_Base_Start_IT+0x76>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a1f      	ldr	r2, [pc, #124]	; (8008880 <HAL_TIM_Base_Start_IT+0xc8>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d013      	beq.n	800882e <HAL_TIM_Base_Start_IT+0x76>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a1e      	ldr	r2, [pc, #120]	; (8008884 <HAL_TIM_Base_Start_IT+0xcc>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d00e      	beq.n	800882e <HAL_TIM_Base_Start_IT+0x76>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a1c      	ldr	r2, [pc, #112]	; (8008888 <HAL_TIM_Base_Start_IT+0xd0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d009      	beq.n	800882e <HAL_TIM_Base_Start_IT+0x76>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a1b      	ldr	r2, [pc, #108]	; (800888c <HAL_TIM_Base_Start_IT+0xd4>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d004      	beq.n	800882e <HAL_TIM_Base_Start_IT+0x76>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a19      	ldr	r2, [pc, #100]	; (8008890 <HAL_TIM_Base_Start_IT+0xd8>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d115      	bne.n	800885a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	689a      	ldr	r2, [r3, #8]
 8008834:	4b17      	ldr	r3, [pc, #92]	; (8008894 <HAL_TIM_Base_Start_IT+0xdc>)
 8008836:	4013      	ands	r3, r2
 8008838:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2b06      	cmp	r3, #6
 800883e:	d015      	beq.n	800886c <HAL_TIM_Base_Start_IT+0xb4>
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008846:	d011      	beq.n	800886c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f042 0201 	orr.w	r2, r2, #1
 8008856:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008858:	e008      	b.n	800886c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f042 0201 	orr.w	r2, r2, #1
 8008868:	601a      	str	r2, [r3, #0]
 800886a:	e000      	b.n	800886e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800886c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	3714      	adds	r7, #20
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr
 800887c:	40012c00 	.word	0x40012c00
 8008880:	40000400 	.word	0x40000400
 8008884:	40000800 	.word	0x40000800
 8008888:	40000c00 	.word	0x40000c00
 800888c:	40013400 	.word	0x40013400
 8008890:	40014000 	.word	0x40014000
 8008894:	00010007 	.word	0x00010007

08008898 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e049      	b.n	800893e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d106      	bne.n	80088c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7fa fdc4 	bl	800344c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2202      	movs	r2, #2
 80088c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	3304      	adds	r3, #4
 80088d4:	4619      	mov	r1, r3
 80088d6:	4610      	mov	r0, r2
 80088d8:	f000 fb80 	bl	8008fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
	...

08008948 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d109      	bne.n	800896c <HAL_TIM_PWM_Start+0x24>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800895e:	b2db      	uxtb	r3, r3
 8008960:	2b01      	cmp	r3, #1
 8008962:	bf14      	ite	ne
 8008964:	2301      	movne	r3, #1
 8008966:	2300      	moveq	r3, #0
 8008968:	b2db      	uxtb	r3, r3
 800896a:	e03c      	b.n	80089e6 <HAL_TIM_PWM_Start+0x9e>
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	2b04      	cmp	r3, #4
 8008970:	d109      	bne.n	8008986 <HAL_TIM_PWM_Start+0x3e>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b01      	cmp	r3, #1
 800897c:	bf14      	ite	ne
 800897e:	2301      	movne	r3, #1
 8008980:	2300      	moveq	r3, #0
 8008982:	b2db      	uxtb	r3, r3
 8008984:	e02f      	b.n	80089e6 <HAL_TIM_PWM_Start+0x9e>
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	2b08      	cmp	r3, #8
 800898a:	d109      	bne.n	80089a0 <HAL_TIM_PWM_Start+0x58>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008992:	b2db      	uxtb	r3, r3
 8008994:	2b01      	cmp	r3, #1
 8008996:	bf14      	ite	ne
 8008998:	2301      	movne	r3, #1
 800899a:	2300      	moveq	r3, #0
 800899c:	b2db      	uxtb	r3, r3
 800899e:	e022      	b.n	80089e6 <HAL_TIM_PWM_Start+0x9e>
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	2b0c      	cmp	r3, #12
 80089a4:	d109      	bne.n	80089ba <HAL_TIM_PWM_Start+0x72>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	bf14      	ite	ne
 80089b2:	2301      	movne	r3, #1
 80089b4:	2300      	moveq	r3, #0
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	e015      	b.n	80089e6 <HAL_TIM_PWM_Start+0x9e>
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	2b10      	cmp	r3, #16
 80089be:	d109      	bne.n	80089d4 <HAL_TIM_PWM_Start+0x8c>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	bf14      	ite	ne
 80089cc:	2301      	movne	r3, #1
 80089ce:	2300      	moveq	r3, #0
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	e008      	b.n	80089e6 <HAL_TIM_PWM_Start+0x9e>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	2b01      	cmp	r3, #1
 80089de:	bf14      	ite	ne
 80089e0:	2301      	movne	r3, #1
 80089e2:	2300      	moveq	r3, #0
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e09c      	b.n	8008b28 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d104      	bne.n	80089fe <HAL_TIM_PWM_Start+0xb6>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2202      	movs	r2, #2
 80089f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089fc:	e023      	b.n	8008a46 <HAL_TIM_PWM_Start+0xfe>
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	2b04      	cmp	r3, #4
 8008a02:	d104      	bne.n	8008a0e <HAL_TIM_PWM_Start+0xc6>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a0c:	e01b      	b.n	8008a46 <HAL_TIM_PWM_Start+0xfe>
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2b08      	cmp	r3, #8
 8008a12:	d104      	bne.n	8008a1e <HAL_TIM_PWM_Start+0xd6>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2202      	movs	r2, #2
 8008a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a1c:	e013      	b.n	8008a46 <HAL_TIM_PWM_Start+0xfe>
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	2b0c      	cmp	r3, #12
 8008a22:	d104      	bne.n	8008a2e <HAL_TIM_PWM_Start+0xe6>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2202      	movs	r2, #2
 8008a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a2c:	e00b      	b.n	8008a46 <HAL_TIM_PWM_Start+0xfe>
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	2b10      	cmp	r3, #16
 8008a32:	d104      	bne.n	8008a3e <HAL_TIM_PWM_Start+0xf6>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2202      	movs	r2, #2
 8008a38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a3c:	e003      	b.n	8008a46 <HAL_TIM_PWM_Start+0xfe>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2202      	movs	r2, #2
 8008a42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	6839      	ldr	r1, [r7, #0]
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f000 fe40 	bl	80096d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a35      	ldr	r2, [pc, #212]	; (8008b30 <HAL_TIM_PWM_Start+0x1e8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d013      	beq.n	8008a86 <HAL_TIM_PWM_Start+0x13e>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a34      	ldr	r2, [pc, #208]	; (8008b34 <HAL_TIM_PWM_Start+0x1ec>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d00e      	beq.n	8008a86 <HAL_TIM_PWM_Start+0x13e>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a32      	ldr	r2, [pc, #200]	; (8008b38 <HAL_TIM_PWM_Start+0x1f0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d009      	beq.n	8008a86 <HAL_TIM_PWM_Start+0x13e>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a31      	ldr	r2, [pc, #196]	; (8008b3c <HAL_TIM_PWM_Start+0x1f4>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d004      	beq.n	8008a86 <HAL_TIM_PWM_Start+0x13e>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a2f      	ldr	r2, [pc, #188]	; (8008b40 <HAL_TIM_PWM_Start+0x1f8>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d101      	bne.n	8008a8a <HAL_TIM_PWM_Start+0x142>
 8008a86:	2301      	movs	r3, #1
 8008a88:	e000      	b.n	8008a8c <HAL_TIM_PWM_Start+0x144>
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d007      	beq.n	8008aa0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a9e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a22      	ldr	r2, [pc, #136]	; (8008b30 <HAL_TIM_PWM_Start+0x1e8>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d01d      	beq.n	8008ae6 <HAL_TIM_PWM_Start+0x19e>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ab2:	d018      	beq.n	8008ae6 <HAL_TIM_PWM_Start+0x19e>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a22      	ldr	r2, [pc, #136]	; (8008b44 <HAL_TIM_PWM_Start+0x1fc>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d013      	beq.n	8008ae6 <HAL_TIM_PWM_Start+0x19e>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a21      	ldr	r2, [pc, #132]	; (8008b48 <HAL_TIM_PWM_Start+0x200>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d00e      	beq.n	8008ae6 <HAL_TIM_PWM_Start+0x19e>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a1f      	ldr	r2, [pc, #124]	; (8008b4c <HAL_TIM_PWM_Start+0x204>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d009      	beq.n	8008ae6 <HAL_TIM_PWM_Start+0x19e>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a17      	ldr	r2, [pc, #92]	; (8008b34 <HAL_TIM_PWM_Start+0x1ec>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d004      	beq.n	8008ae6 <HAL_TIM_PWM_Start+0x19e>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a15      	ldr	r2, [pc, #84]	; (8008b38 <HAL_TIM_PWM_Start+0x1f0>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d115      	bne.n	8008b12 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	689a      	ldr	r2, [r3, #8]
 8008aec:	4b18      	ldr	r3, [pc, #96]	; (8008b50 <HAL_TIM_PWM_Start+0x208>)
 8008aee:	4013      	ands	r3, r2
 8008af0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2b06      	cmp	r3, #6
 8008af6:	d015      	beq.n	8008b24 <HAL_TIM_PWM_Start+0x1dc>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008afe:	d011      	beq.n	8008b24 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f042 0201 	orr.w	r2, r2, #1
 8008b0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b10:	e008      	b.n	8008b24 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f042 0201 	orr.w	r2, r2, #1
 8008b20:	601a      	str	r2, [r3, #0]
 8008b22:	e000      	b.n	8008b26 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b24:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3710      	adds	r7, #16
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	40012c00 	.word	0x40012c00
 8008b34:	40013400 	.word	0x40013400
 8008b38:	40014000 	.word	0x40014000
 8008b3c:	40014400 	.word	0x40014400
 8008b40:	40014800 	.word	0x40014800
 8008b44:	40000400 	.word	0x40000400
 8008b48:	40000800 	.word	0x40000800
 8008b4c:	40000c00 	.word	0x40000c00
 8008b50:	00010007 	.word	0x00010007

08008b54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	f003 0302 	and.w	r3, r3, #2
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d020      	beq.n	8008bb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f003 0302 	and.w	r3, r3, #2
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d01b      	beq.n	8008bb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f06f 0202 	mvn.w	r2, #2
 8008b88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	f003 0303 	and.w	r3, r3, #3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d003      	beq.n	8008ba6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 f9fe 	bl	8008fa0 <HAL_TIM_IC_CaptureCallback>
 8008ba4:	e005      	b.n	8008bb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f9f0 	bl	8008f8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 fa01 	bl	8008fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	f003 0304 	and.w	r3, r3, #4
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d020      	beq.n	8008c04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f003 0304 	and.w	r3, r3, #4
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d01b      	beq.n	8008c04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f06f 0204 	mvn.w	r2, #4
 8008bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2202      	movs	r2, #2
 8008bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	699b      	ldr	r3, [r3, #24]
 8008be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d003      	beq.n	8008bf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 f9d8 	bl	8008fa0 <HAL_TIM_IC_CaptureCallback>
 8008bf0:	e005      	b.n	8008bfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f9ca 	bl	8008f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 f9db 	bl	8008fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	f003 0308 	and.w	r3, r3, #8
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d020      	beq.n	8008c50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f003 0308 	and.w	r3, r3, #8
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d01b      	beq.n	8008c50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f06f 0208 	mvn.w	r2, #8
 8008c20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2204      	movs	r2, #4
 8008c26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	69db      	ldr	r3, [r3, #28]
 8008c2e:	f003 0303 	and.w	r3, r3, #3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d003      	beq.n	8008c3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f9b2 	bl	8008fa0 <HAL_TIM_IC_CaptureCallback>
 8008c3c:	e005      	b.n	8008c4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 f9a4 	bl	8008f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 f9b5 	bl	8008fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	f003 0310 	and.w	r3, r3, #16
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d020      	beq.n	8008c9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f003 0310 	and.w	r3, r3, #16
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d01b      	beq.n	8008c9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f06f 0210 	mvn.w	r2, #16
 8008c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2208      	movs	r2, #8
 8008c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	69db      	ldr	r3, [r3, #28]
 8008c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f98c 	bl	8008fa0 <HAL_TIM_IC_CaptureCallback>
 8008c88:	e005      	b.n	8008c96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f97e 	bl	8008f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f98f 	bl	8008fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d00c      	beq.n	8008cc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f003 0301 	and.w	r3, r3, #1
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d007      	beq.n	8008cc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f06f 0201 	mvn.w	r2, #1
 8008cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f7f9 fdc4 	bl	8002848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d104      	bne.n	8008cd4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00c      	beq.n	8008cee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d007      	beq.n	8008cee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8008ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 fee3 	bl	8009ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d00c      	beq.n	8008d12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d007      	beq.n	8008d12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f000 fedb 	bl	8009ac8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00c      	beq.n	8008d36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d007      	beq.n	8008d36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008d2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 f949 	bl	8008fc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	f003 0320 	and.w	r3, r3, #32
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d00c      	beq.n	8008d5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f003 0320 	and.w	r3, r3, #32
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d007      	beq.n	8008d5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f06f 0220 	mvn.w	r2, #32
 8008d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 fea3 	bl	8009aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d5a:	bf00      	nop
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
	...

08008d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b086      	sub	sp, #24
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	60f8      	str	r0, [r7, #12]
 8008d6c:	60b9      	str	r1, [r7, #8]
 8008d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d70:	2300      	movs	r3, #0
 8008d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	d101      	bne.n	8008d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008d7e:	2302      	movs	r3, #2
 8008d80:	e0ff      	b.n	8008f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2b14      	cmp	r3, #20
 8008d8e:	f200 80f0 	bhi.w	8008f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008d92:	a201      	add	r2, pc, #4	; (adr r2, 8008d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d98:	08008ded 	.word	0x08008ded
 8008d9c:	08008f73 	.word	0x08008f73
 8008da0:	08008f73 	.word	0x08008f73
 8008da4:	08008f73 	.word	0x08008f73
 8008da8:	08008e2d 	.word	0x08008e2d
 8008dac:	08008f73 	.word	0x08008f73
 8008db0:	08008f73 	.word	0x08008f73
 8008db4:	08008f73 	.word	0x08008f73
 8008db8:	08008e6f 	.word	0x08008e6f
 8008dbc:	08008f73 	.word	0x08008f73
 8008dc0:	08008f73 	.word	0x08008f73
 8008dc4:	08008f73 	.word	0x08008f73
 8008dc8:	08008eaf 	.word	0x08008eaf
 8008dcc:	08008f73 	.word	0x08008f73
 8008dd0:	08008f73 	.word	0x08008f73
 8008dd4:	08008f73 	.word	0x08008f73
 8008dd8:	08008ef1 	.word	0x08008ef1
 8008ddc:	08008f73 	.word	0x08008f73
 8008de0:	08008f73 	.word	0x08008f73
 8008de4:	08008f73 	.word	0x08008f73
 8008de8:	08008f31 	.word	0x08008f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	68b9      	ldr	r1, [r7, #8]
 8008df2:	4618      	mov	r0, r3
 8008df4:	f000 f998 	bl	8009128 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	699a      	ldr	r2, [r3, #24]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f042 0208 	orr.w	r2, r2, #8
 8008e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	699a      	ldr	r2, [r3, #24]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f022 0204 	bic.w	r2, r2, #4
 8008e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	6999      	ldr	r1, [r3, #24]
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	691a      	ldr	r2, [r3, #16]
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	430a      	orrs	r2, r1
 8008e28:	619a      	str	r2, [r3, #24]
      break;
 8008e2a:	e0a5      	b.n	8008f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68b9      	ldr	r1, [r7, #8]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 fa08 	bl	8009248 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	699a      	ldr	r2, [r3, #24]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	699a      	ldr	r2, [r3, #24]
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	6999      	ldr	r1, [r3, #24]
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	021a      	lsls	r2, r3, #8
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	430a      	orrs	r2, r1
 8008e6a:	619a      	str	r2, [r3, #24]
      break;
 8008e6c:	e084      	b.n	8008f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68b9      	ldr	r1, [r7, #8]
 8008e74:	4618      	mov	r0, r3
 8008e76:	f000 fa71 	bl	800935c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	69da      	ldr	r2, [r3, #28]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f042 0208 	orr.w	r2, r2, #8
 8008e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	69da      	ldr	r2, [r3, #28]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f022 0204 	bic.w	r2, r2, #4
 8008e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	69d9      	ldr	r1, [r3, #28]
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	691a      	ldr	r2, [r3, #16]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	430a      	orrs	r2, r1
 8008eaa:	61da      	str	r2, [r3, #28]
      break;
 8008eac:	e064      	b.n	8008f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68b9      	ldr	r1, [r7, #8]
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	f000 fad9 	bl	800946c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	69da      	ldr	r2, [r3, #28]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	69da      	ldr	r2, [r3, #28]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	69d9      	ldr	r1, [r3, #28]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	021a      	lsls	r2, r3, #8
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	430a      	orrs	r2, r1
 8008eec:	61da      	str	r2, [r3, #28]
      break;
 8008eee:	e043      	b.n	8008f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68b9      	ldr	r1, [r7, #8]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 fb22 	bl	8009540 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f042 0208 	orr.w	r2, r2, #8
 8008f0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f022 0204 	bic.w	r2, r2, #4
 8008f1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	691a      	ldr	r2, [r3, #16]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	430a      	orrs	r2, r1
 8008f2c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008f2e:	e023      	b.n	8008f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	68b9      	ldr	r1, [r7, #8]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 fb66 	bl	8009608 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f4a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f5a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	021a      	lsls	r2, r3, #8
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	430a      	orrs	r2, r1
 8008f6e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008f70:	e002      	b.n	8008f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	75fb      	strb	r3, [r7, #23]
      break;
 8008f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3718      	adds	r7, #24
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop

08008f8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008fa8:	bf00      	nop
 8008faa:	370c      	adds	r7, #12
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b083      	sub	sp, #12
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008fbc:	bf00      	nop
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4a46      	ldr	r2, [pc, #280]	; (8009108 <TIM_Base_SetConfig+0x12c>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d013      	beq.n	800901c <TIM_Base_SetConfig+0x40>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ffa:	d00f      	beq.n	800901c <TIM_Base_SetConfig+0x40>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	4a43      	ldr	r2, [pc, #268]	; (800910c <TIM_Base_SetConfig+0x130>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d00b      	beq.n	800901c <TIM_Base_SetConfig+0x40>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a42      	ldr	r2, [pc, #264]	; (8009110 <TIM_Base_SetConfig+0x134>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d007      	beq.n	800901c <TIM_Base_SetConfig+0x40>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	4a41      	ldr	r2, [pc, #260]	; (8009114 <TIM_Base_SetConfig+0x138>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d003      	beq.n	800901c <TIM_Base_SetConfig+0x40>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	4a40      	ldr	r2, [pc, #256]	; (8009118 <TIM_Base_SetConfig+0x13c>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d108      	bne.n	800902e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009022:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	4313      	orrs	r3, r2
 800902c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4a35      	ldr	r2, [pc, #212]	; (8009108 <TIM_Base_SetConfig+0x12c>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d01f      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800903c:	d01b      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4a32      	ldr	r2, [pc, #200]	; (800910c <TIM_Base_SetConfig+0x130>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d017      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	4a31      	ldr	r2, [pc, #196]	; (8009110 <TIM_Base_SetConfig+0x134>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d013      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4a30      	ldr	r2, [pc, #192]	; (8009114 <TIM_Base_SetConfig+0x138>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d00f      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a2f      	ldr	r2, [pc, #188]	; (8009118 <TIM_Base_SetConfig+0x13c>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d00b      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a2e      	ldr	r2, [pc, #184]	; (800911c <TIM_Base_SetConfig+0x140>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d007      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a2d      	ldr	r2, [pc, #180]	; (8009120 <TIM_Base_SetConfig+0x144>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d003      	beq.n	8009076 <TIM_Base_SetConfig+0x9a>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a2c      	ldr	r2, [pc, #176]	; (8009124 <TIM_Base_SetConfig+0x148>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d108      	bne.n	8009088 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800907c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	4313      	orrs	r3, r2
 8009086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	695b      	ldr	r3, [r3, #20]
 8009092:	4313      	orrs	r3, r2
 8009094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	689a      	ldr	r2, [r3, #8]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	681a      	ldr	r2, [r3, #0]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a16      	ldr	r2, [pc, #88]	; (8009108 <TIM_Base_SetConfig+0x12c>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d00f      	beq.n	80090d4 <TIM_Base_SetConfig+0xf8>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a18      	ldr	r2, [pc, #96]	; (8009118 <TIM_Base_SetConfig+0x13c>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d00b      	beq.n	80090d4 <TIM_Base_SetConfig+0xf8>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a17      	ldr	r2, [pc, #92]	; (800911c <TIM_Base_SetConfig+0x140>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d007      	beq.n	80090d4 <TIM_Base_SetConfig+0xf8>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a16      	ldr	r2, [pc, #88]	; (8009120 <TIM_Base_SetConfig+0x144>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d003      	beq.n	80090d4 <TIM_Base_SetConfig+0xf8>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a15      	ldr	r2, [pc, #84]	; (8009124 <TIM_Base_SetConfig+0x148>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d103      	bne.n	80090dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	691a      	ldr	r2, [r3, #16]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2201      	movs	r2, #1
 80090e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	f003 0301 	and.w	r3, r3, #1
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d105      	bne.n	80090fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	f023 0201 	bic.w	r2, r3, #1
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	611a      	str	r2, [r3, #16]
  }
}
 80090fa:	bf00      	nop
 80090fc:	3714      	adds	r7, #20
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	40012c00 	.word	0x40012c00
 800910c:	40000400 	.word	0x40000400
 8009110:	40000800 	.word	0x40000800
 8009114:	40000c00 	.word	0x40000c00
 8009118:	40013400 	.word	0x40013400
 800911c:	40014000 	.word	0x40014000
 8009120:	40014400 	.word	0x40014400
 8009124:	40014800 	.word	0x40014800

08009128 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009128:	b480      	push	{r7}
 800912a:	b087      	sub	sp, #28
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a1b      	ldr	r3, [r3, #32]
 8009136:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a1b      	ldr	r3, [r3, #32]
 800913c:	f023 0201 	bic.w	r2, r3, #1
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	699b      	ldr	r3, [r3, #24]
 800914e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800915a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f023 0303 	bic.w	r3, r3, #3
 8009162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	4313      	orrs	r3, r2
 800916c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f023 0302 	bic.w	r3, r3, #2
 8009174:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	697a      	ldr	r2, [r7, #20]
 800917c:	4313      	orrs	r3, r2
 800917e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	4a2c      	ldr	r2, [pc, #176]	; (8009234 <TIM_OC1_SetConfig+0x10c>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d00f      	beq.n	80091a8 <TIM_OC1_SetConfig+0x80>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	4a2b      	ldr	r2, [pc, #172]	; (8009238 <TIM_OC1_SetConfig+0x110>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d00b      	beq.n	80091a8 <TIM_OC1_SetConfig+0x80>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4a2a      	ldr	r2, [pc, #168]	; (800923c <TIM_OC1_SetConfig+0x114>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d007      	beq.n	80091a8 <TIM_OC1_SetConfig+0x80>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a29      	ldr	r2, [pc, #164]	; (8009240 <TIM_OC1_SetConfig+0x118>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d003      	beq.n	80091a8 <TIM_OC1_SetConfig+0x80>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a28      	ldr	r2, [pc, #160]	; (8009244 <TIM_OC1_SetConfig+0x11c>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d10c      	bne.n	80091c2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f023 0308 	bic.w	r3, r3, #8
 80091ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	f023 0304 	bic.w	r3, r3, #4
 80091c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a1b      	ldr	r2, [pc, #108]	; (8009234 <TIM_OC1_SetConfig+0x10c>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d00f      	beq.n	80091ea <TIM_OC1_SetConfig+0xc2>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a1a      	ldr	r2, [pc, #104]	; (8009238 <TIM_OC1_SetConfig+0x110>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d00b      	beq.n	80091ea <TIM_OC1_SetConfig+0xc2>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a19      	ldr	r2, [pc, #100]	; (800923c <TIM_OC1_SetConfig+0x114>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d007      	beq.n	80091ea <TIM_OC1_SetConfig+0xc2>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a18      	ldr	r2, [pc, #96]	; (8009240 <TIM_OC1_SetConfig+0x118>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d003      	beq.n	80091ea <TIM_OC1_SetConfig+0xc2>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4a17      	ldr	r2, [pc, #92]	; (8009244 <TIM_OC1_SetConfig+0x11c>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d111      	bne.n	800920e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80091f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	695b      	ldr	r3, [r3, #20]
 80091fe:	693a      	ldr	r2, [r7, #16]
 8009200:	4313      	orrs	r3, r2
 8009202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	699b      	ldr	r3, [r3, #24]
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	4313      	orrs	r3, r2
 800920c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	693a      	ldr	r2, [r7, #16]
 8009212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	697a      	ldr	r2, [r7, #20]
 8009226:	621a      	str	r2, [r3, #32]
}
 8009228:	bf00      	nop
 800922a:	371c      	adds	r7, #28
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	40012c00 	.word	0x40012c00
 8009238:	40013400 	.word	0x40013400
 800923c:	40014000 	.word	0x40014000
 8009240:	40014400 	.word	0x40014400
 8009244:	40014800 	.word	0x40014800

08009248 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009248:	b480      	push	{r7}
 800924a:	b087      	sub	sp, #28
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a1b      	ldr	r3, [r3, #32]
 8009256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a1b      	ldr	r3, [r3, #32]
 800925c:	f023 0210 	bic.w	r2, r3, #16
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	699b      	ldr	r3, [r3, #24]
 800926e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800927a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	021b      	lsls	r3, r3, #8
 800928a:	68fa      	ldr	r2, [r7, #12]
 800928c:	4313      	orrs	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	f023 0320 	bic.w	r3, r3, #32
 8009296:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	011b      	lsls	r3, r3, #4
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a28      	ldr	r2, [pc, #160]	; (8009348 <TIM_OC2_SetConfig+0x100>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d003      	beq.n	80092b4 <TIM_OC2_SetConfig+0x6c>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a27      	ldr	r2, [pc, #156]	; (800934c <TIM_OC2_SetConfig+0x104>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d10d      	bne.n	80092d0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	011b      	lsls	r3, r3, #4
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4a1d      	ldr	r2, [pc, #116]	; (8009348 <TIM_OC2_SetConfig+0x100>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d00f      	beq.n	80092f8 <TIM_OC2_SetConfig+0xb0>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a1c      	ldr	r2, [pc, #112]	; (800934c <TIM_OC2_SetConfig+0x104>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d00b      	beq.n	80092f8 <TIM_OC2_SetConfig+0xb0>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a1b      	ldr	r2, [pc, #108]	; (8009350 <TIM_OC2_SetConfig+0x108>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d007      	beq.n	80092f8 <TIM_OC2_SetConfig+0xb0>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a1a      	ldr	r2, [pc, #104]	; (8009354 <TIM_OC2_SetConfig+0x10c>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d003      	beq.n	80092f8 <TIM_OC2_SetConfig+0xb0>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4a19      	ldr	r2, [pc, #100]	; (8009358 <TIM_OC2_SetConfig+0x110>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d113      	bne.n	8009320 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80092fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009306:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	693a      	ldr	r2, [r7, #16]
 8009310:	4313      	orrs	r3, r2
 8009312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	693a      	ldr	r2, [r7, #16]
 800931c:	4313      	orrs	r3, r2
 800931e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	693a      	ldr	r2, [r7, #16]
 8009324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	697a      	ldr	r2, [r7, #20]
 8009338:	621a      	str	r2, [r3, #32]
}
 800933a:	bf00      	nop
 800933c:	371c      	adds	r7, #28
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	40012c00 	.word	0x40012c00
 800934c:	40013400 	.word	0x40013400
 8009350:	40014000 	.word	0x40014000
 8009354:	40014400 	.word	0x40014400
 8009358:	40014800 	.word	0x40014800

0800935c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800935c:	b480      	push	{r7}
 800935e:	b087      	sub	sp, #28
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a1b      	ldr	r3, [r3, #32]
 8009370:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	69db      	ldr	r3, [r3, #28]
 8009382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800938a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800938e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f023 0303 	bic.w	r3, r3, #3
 8009396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68fa      	ldr	r2, [r7, #12]
 800939e:	4313      	orrs	r3, r2
 80093a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80093a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	021b      	lsls	r3, r3, #8
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a27      	ldr	r2, [pc, #156]	; (8009458 <TIM_OC3_SetConfig+0xfc>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d003      	beq.n	80093c6 <TIM_OC3_SetConfig+0x6a>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a26      	ldr	r2, [pc, #152]	; (800945c <TIM_OC3_SetConfig+0x100>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d10d      	bne.n	80093e2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	021b      	lsls	r3, r3, #8
 80093d4:	697a      	ldr	r2, [r7, #20]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a1c      	ldr	r2, [pc, #112]	; (8009458 <TIM_OC3_SetConfig+0xfc>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00f      	beq.n	800940a <TIM_OC3_SetConfig+0xae>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a1b      	ldr	r2, [pc, #108]	; (800945c <TIM_OC3_SetConfig+0x100>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d00b      	beq.n	800940a <TIM_OC3_SetConfig+0xae>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a1a      	ldr	r2, [pc, #104]	; (8009460 <TIM_OC3_SetConfig+0x104>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d007      	beq.n	800940a <TIM_OC3_SetConfig+0xae>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a19      	ldr	r2, [pc, #100]	; (8009464 <TIM_OC3_SetConfig+0x108>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d003      	beq.n	800940a <TIM_OC3_SetConfig+0xae>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a18      	ldr	r2, [pc, #96]	; (8009468 <TIM_OC3_SetConfig+0x10c>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d113      	bne.n	8009432 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	695b      	ldr	r3, [r3, #20]
 800941e:	011b      	lsls	r3, r3, #4
 8009420:	693a      	ldr	r2, [r7, #16]
 8009422:	4313      	orrs	r3, r2
 8009424:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	699b      	ldr	r3, [r3, #24]
 800942a:	011b      	lsls	r3, r3, #4
 800942c:	693a      	ldr	r2, [r7, #16]
 800942e:	4313      	orrs	r3, r2
 8009430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	693a      	ldr	r2, [r7, #16]
 8009436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	685a      	ldr	r2, [r3, #4]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	697a      	ldr	r2, [r7, #20]
 800944a:	621a      	str	r2, [r3, #32]
}
 800944c:	bf00      	nop
 800944e:	371c      	adds	r7, #28
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	40012c00 	.word	0x40012c00
 800945c:	40013400 	.word	0x40013400
 8009460:	40014000 	.word	0x40014000
 8009464:	40014400 	.word	0x40014400
 8009468:	40014800 	.word	0x40014800

0800946c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800946c:	b480      	push	{r7}
 800946e:	b087      	sub	sp, #28
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a1b      	ldr	r3, [r3, #32]
 8009480:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	69db      	ldr	r3, [r3, #28]
 8009492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800949a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800949e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	021b      	lsls	r3, r3, #8
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	4313      	orrs	r3, r2
 80094b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80094ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	031b      	lsls	r3, r3, #12
 80094c2:	693a      	ldr	r2, [r7, #16]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a18      	ldr	r2, [pc, #96]	; (800952c <TIM_OC4_SetConfig+0xc0>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d00f      	beq.n	80094f0 <TIM_OC4_SetConfig+0x84>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	4a17      	ldr	r2, [pc, #92]	; (8009530 <TIM_OC4_SetConfig+0xc4>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d00b      	beq.n	80094f0 <TIM_OC4_SetConfig+0x84>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a16      	ldr	r2, [pc, #88]	; (8009534 <TIM_OC4_SetConfig+0xc8>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d007      	beq.n	80094f0 <TIM_OC4_SetConfig+0x84>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a15      	ldr	r2, [pc, #84]	; (8009538 <TIM_OC4_SetConfig+0xcc>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d003      	beq.n	80094f0 <TIM_OC4_SetConfig+0x84>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	4a14      	ldr	r2, [pc, #80]	; (800953c <TIM_OC4_SetConfig+0xd0>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d109      	bne.n	8009504 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80094f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	695b      	ldr	r3, [r3, #20]
 80094fc:	019b      	lsls	r3, r3, #6
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	4313      	orrs	r3, r2
 8009502:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	697a      	ldr	r2, [r7, #20]
 8009508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	693a      	ldr	r2, [r7, #16]
 800951c:	621a      	str	r2, [r3, #32]
}
 800951e:	bf00      	nop
 8009520:	371c      	adds	r7, #28
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	40012c00 	.word	0x40012c00
 8009530:	40013400 	.word	0x40013400
 8009534:	40014000 	.word	0x40014000
 8009538:	40014400 	.word	0x40014400
 800953c:	40014800 	.word	0x40014800

08009540 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6a1b      	ldr	r3, [r3, #32]
 8009554:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800956e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	4313      	orrs	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009584:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	041b      	lsls	r3, r3, #16
 800958c:	693a      	ldr	r2, [r7, #16]
 800958e:	4313      	orrs	r3, r2
 8009590:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4a17      	ldr	r2, [pc, #92]	; (80095f4 <TIM_OC5_SetConfig+0xb4>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d00f      	beq.n	80095ba <TIM_OC5_SetConfig+0x7a>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4a16      	ldr	r2, [pc, #88]	; (80095f8 <TIM_OC5_SetConfig+0xb8>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d00b      	beq.n	80095ba <TIM_OC5_SetConfig+0x7a>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4a15      	ldr	r2, [pc, #84]	; (80095fc <TIM_OC5_SetConfig+0xbc>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d007      	beq.n	80095ba <TIM_OC5_SetConfig+0x7a>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	4a14      	ldr	r2, [pc, #80]	; (8009600 <TIM_OC5_SetConfig+0xc0>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d003      	beq.n	80095ba <TIM_OC5_SetConfig+0x7a>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	4a13      	ldr	r2, [pc, #76]	; (8009604 <TIM_OC5_SetConfig+0xc4>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d109      	bne.n	80095ce <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	021b      	lsls	r3, r3, #8
 80095c8:	697a      	ldr	r2, [r7, #20]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	697a      	ldr	r2, [r7, #20]
 80095d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	685a      	ldr	r2, [r3, #4]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	693a      	ldr	r2, [r7, #16]
 80095e6:	621a      	str	r2, [r3, #32]
}
 80095e8:	bf00      	nop
 80095ea:	371c      	adds	r7, #28
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr
 80095f4:	40012c00 	.word	0x40012c00
 80095f8:	40013400 	.word	0x40013400
 80095fc:	40014000 	.word	0x40014000
 8009600:	40014400 	.word	0x40014400
 8009604:	40014800 	.word	0x40014800

08009608 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009608:	b480      	push	{r7}
 800960a:	b087      	sub	sp, #28
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6a1b      	ldr	r3, [r3, #32]
 800961c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800962e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800963a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	021b      	lsls	r3, r3, #8
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	4313      	orrs	r3, r2
 8009646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800964e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	051b      	lsls	r3, r3, #20
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	4313      	orrs	r3, r2
 800965a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a18      	ldr	r2, [pc, #96]	; (80096c0 <TIM_OC6_SetConfig+0xb8>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d00f      	beq.n	8009684 <TIM_OC6_SetConfig+0x7c>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	4a17      	ldr	r2, [pc, #92]	; (80096c4 <TIM_OC6_SetConfig+0xbc>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d00b      	beq.n	8009684 <TIM_OC6_SetConfig+0x7c>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a16      	ldr	r2, [pc, #88]	; (80096c8 <TIM_OC6_SetConfig+0xc0>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d007      	beq.n	8009684 <TIM_OC6_SetConfig+0x7c>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a15      	ldr	r2, [pc, #84]	; (80096cc <TIM_OC6_SetConfig+0xc4>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d003      	beq.n	8009684 <TIM_OC6_SetConfig+0x7c>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a14      	ldr	r2, [pc, #80]	; (80096d0 <TIM_OC6_SetConfig+0xc8>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d109      	bne.n	8009698 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800968a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	695b      	ldr	r3, [r3, #20]
 8009690:	029b      	lsls	r3, r3, #10
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	4313      	orrs	r3, r2
 8009696:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	68fa      	ldr	r2, [r7, #12]
 80096a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	685a      	ldr	r2, [r3, #4]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	693a      	ldr	r2, [r7, #16]
 80096b0:	621a      	str	r2, [r3, #32]
}
 80096b2:	bf00      	nop
 80096b4:	371c      	adds	r7, #28
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr
 80096be:	bf00      	nop
 80096c0:	40012c00 	.word	0x40012c00
 80096c4:	40013400 	.word	0x40013400
 80096c8:	40014000 	.word	0x40014000
 80096cc:	40014400 	.word	0x40014400
 80096d0:	40014800 	.word	0x40014800

080096d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b087      	sub	sp, #28
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	f003 031f 	and.w	r3, r3, #31
 80096e6:	2201      	movs	r2, #1
 80096e8:	fa02 f303 	lsl.w	r3, r2, r3
 80096ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6a1a      	ldr	r2, [r3, #32]
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	43db      	mvns	r3, r3
 80096f6:	401a      	ands	r2, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6a1a      	ldr	r2, [r3, #32]
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	f003 031f 	and.w	r3, r3, #31
 8009706:	6879      	ldr	r1, [r7, #4]
 8009708:	fa01 f303 	lsl.w	r3, r1, r3
 800970c:	431a      	orrs	r2, r3
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	621a      	str	r2, [r3, #32]
}
 8009712:	bf00      	nop
 8009714:	371c      	adds	r7, #28
 8009716:	46bd      	mov	sp, r7
 8009718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971c:	4770      	bx	lr
	...

08009720 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d109      	bne.n	8009744 <HAL_TIMEx_PWMN_Start+0x24>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009736:	b2db      	uxtb	r3, r3
 8009738:	2b01      	cmp	r3, #1
 800973a:	bf14      	ite	ne
 800973c:	2301      	movne	r3, #1
 800973e:	2300      	moveq	r3, #0
 8009740:	b2db      	uxtb	r3, r3
 8009742:	e022      	b.n	800978a <HAL_TIMEx_PWMN_Start+0x6a>
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	2b04      	cmp	r3, #4
 8009748:	d109      	bne.n	800975e <HAL_TIMEx_PWMN_Start+0x3e>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009750:	b2db      	uxtb	r3, r3
 8009752:	2b01      	cmp	r3, #1
 8009754:	bf14      	ite	ne
 8009756:	2301      	movne	r3, #1
 8009758:	2300      	moveq	r3, #0
 800975a:	b2db      	uxtb	r3, r3
 800975c:	e015      	b.n	800978a <HAL_TIMEx_PWMN_Start+0x6a>
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	2b08      	cmp	r3, #8
 8009762:	d109      	bne.n	8009778 <HAL_TIMEx_PWMN_Start+0x58>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800976a:	b2db      	uxtb	r3, r3
 800976c:	2b01      	cmp	r3, #1
 800976e:	bf14      	ite	ne
 8009770:	2301      	movne	r3, #1
 8009772:	2300      	moveq	r3, #0
 8009774:	b2db      	uxtb	r3, r3
 8009776:	e008      	b.n	800978a <HAL_TIMEx_PWMN_Start+0x6a>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800977e:	b2db      	uxtb	r3, r3
 8009780:	2b01      	cmp	r3, #1
 8009782:	bf14      	ite	ne
 8009784:	2301      	movne	r3, #1
 8009786:	2300      	moveq	r3, #0
 8009788:	b2db      	uxtb	r3, r3
 800978a:	2b00      	cmp	r3, #0
 800978c:	d001      	beq.n	8009792 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800978e:	2301      	movs	r3, #1
 8009790:	e06e      	b.n	8009870 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d104      	bne.n	80097a2 <HAL_TIMEx_PWMN_Start+0x82>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097a0:	e013      	b.n	80097ca <HAL_TIMEx_PWMN_Start+0xaa>
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	2b04      	cmp	r3, #4
 80097a6:	d104      	bne.n	80097b2 <HAL_TIMEx_PWMN_Start+0x92>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2202      	movs	r2, #2
 80097ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097b0:	e00b      	b.n	80097ca <HAL_TIMEx_PWMN_Start+0xaa>
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	2b08      	cmp	r3, #8
 80097b6:	d104      	bne.n	80097c2 <HAL_TIMEx_PWMN_Start+0xa2>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2202      	movs	r2, #2
 80097bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80097c0:	e003      	b.n	80097ca <HAL_TIMEx_PWMN_Start+0xaa>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2202      	movs	r2, #2
 80097c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2204      	movs	r2, #4
 80097d0:	6839      	ldr	r1, [r7, #0]
 80097d2:	4618      	mov	r0, r3
 80097d4:	f000 f982 	bl	8009adc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80097e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a22      	ldr	r2, [pc, #136]	; (8009878 <HAL_TIMEx_PWMN_Start+0x158>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d01d      	beq.n	800982e <HAL_TIMEx_PWMN_Start+0x10e>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097fa:	d018      	beq.n	800982e <HAL_TIMEx_PWMN_Start+0x10e>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a1e      	ldr	r2, [pc, #120]	; (800987c <HAL_TIMEx_PWMN_Start+0x15c>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d013      	beq.n	800982e <HAL_TIMEx_PWMN_Start+0x10e>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a1d      	ldr	r2, [pc, #116]	; (8009880 <HAL_TIMEx_PWMN_Start+0x160>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d00e      	beq.n	800982e <HAL_TIMEx_PWMN_Start+0x10e>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a1b      	ldr	r2, [pc, #108]	; (8009884 <HAL_TIMEx_PWMN_Start+0x164>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d009      	beq.n	800982e <HAL_TIMEx_PWMN_Start+0x10e>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a1a      	ldr	r2, [pc, #104]	; (8009888 <HAL_TIMEx_PWMN_Start+0x168>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d004      	beq.n	800982e <HAL_TIMEx_PWMN_Start+0x10e>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a18      	ldr	r2, [pc, #96]	; (800988c <HAL_TIMEx_PWMN_Start+0x16c>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d115      	bne.n	800985a <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	689a      	ldr	r2, [r3, #8]
 8009834:	4b16      	ldr	r3, [pc, #88]	; (8009890 <HAL_TIMEx_PWMN_Start+0x170>)
 8009836:	4013      	ands	r3, r2
 8009838:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2b06      	cmp	r3, #6
 800983e:	d015      	beq.n	800986c <HAL_TIMEx_PWMN_Start+0x14c>
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009846:	d011      	beq.n	800986c <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f042 0201 	orr.w	r2, r2, #1
 8009856:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009858:	e008      	b.n	800986c <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f042 0201 	orr.w	r2, r2, #1
 8009868:	601a      	str	r2, [r3, #0]
 800986a:	e000      	b.n	800986e <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800986c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	40012c00 	.word	0x40012c00
 800987c:	40000400 	.word	0x40000400
 8009880:	40000800 	.word	0x40000800
 8009884:	40000c00 	.word	0x40000c00
 8009888:	40013400 	.word	0x40013400
 800988c:	40014000 	.word	0x40014000
 8009890:	00010007 	.word	0x00010007

08009894 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009894:	b480      	push	{r7}
 8009896:	b085      	sub	sp, #20
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d101      	bne.n	80098ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80098a8:	2302      	movs	r3, #2
 80098aa:	e068      	b.n	800997e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2202      	movs	r2, #2
 80098b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	689b      	ldr	r3, [r3, #8]
 80098ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a2e      	ldr	r2, [pc, #184]	; (800998c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d004      	beq.n	80098e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a2d      	ldr	r2, [pc, #180]	; (8009990 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d108      	bne.n	80098f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80098e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	4313      	orrs	r3, r2
 80098f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	4313      	orrs	r3, r2
 8009902:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68fa      	ldr	r2, [r7, #12]
 800990a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a1e      	ldr	r2, [pc, #120]	; (800998c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d01d      	beq.n	8009952 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800991e:	d018      	beq.n	8009952 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a1b      	ldr	r2, [pc, #108]	; (8009994 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d013      	beq.n	8009952 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a1a      	ldr	r2, [pc, #104]	; (8009998 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d00e      	beq.n	8009952 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a18      	ldr	r2, [pc, #96]	; (800999c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d009      	beq.n	8009952 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a13      	ldr	r2, [pc, #76]	; (8009990 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d004      	beq.n	8009952 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a14      	ldr	r2, [pc, #80]	; (80099a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d10c      	bne.n	800996c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009958:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	68ba      	ldr	r2, [r7, #8]
 8009960:	4313      	orrs	r3, r2
 8009962:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	68ba      	ldr	r2, [r7, #8]
 800996a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	40012c00 	.word	0x40012c00
 8009990:	40013400 	.word	0x40013400
 8009994:	40000400 	.word	0x40000400
 8009998:	40000800 	.word	0x40000800
 800999c:	40000c00 	.word	0x40000c00
 80099a0:	40014000 	.word	0x40014000

080099a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b085      	sub	sp, #20
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80099ae:	2300      	movs	r3, #0
 80099b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d101      	bne.n	80099c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80099bc:	2302      	movs	r3, #2
 80099be:	e065      	b.n	8009a8c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	68db      	ldr	r3, [r3, #12]
 80099d2:	4313      	orrs	r3, r2
 80099d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	689b      	ldr	r3, [r3, #8]
 80099e0:	4313      	orrs	r3, r2
 80099e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4313      	orrs	r3, r2
 80099fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	695b      	ldr	r3, [r3, #20]
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a26:	4313      	orrs	r3, r2
 8009a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	699b      	ldr	r3, [r3, #24]
 8009a34:	041b      	lsls	r3, r3, #16
 8009a36:	4313      	orrs	r3, r2
 8009a38:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a16      	ldr	r2, [pc, #88]	; (8009a98 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d004      	beq.n	8009a4e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a14      	ldr	r2, [pc, #80]	; (8009a9c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d115      	bne.n	8009a7a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a58:	051b      	lsls	r3, r3, #20
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	69db      	ldr	r3, [r3, #28]
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	6a1b      	ldr	r3, [r3, #32]
 8009a76:	4313      	orrs	r3, r2
 8009a78:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	68fa      	ldr	r2, [r7, #12]
 8009a80:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3714      	adds	r7, #20
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr
 8009a98:	40012c00 	.word	0x40012c00
 8009a9c:	40013400 	.word	0x40013400

08009aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009aa8:	bf00      	nop
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009abc:	bf00      	nop
 8009abe:	370c      	adds	r7, #12
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b087      	sub	sp, #28
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	60f8      	str	r0, [r7, #12]
 8009ae4:	60b9      	str	r1, [r7, #8]
 8009ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	f003 030f 	and.w	r3, r3, #15
 8009aee:	2204      	movs	r2, #4
 8009af0:	fa02 f303 	lsl.w	r3, r2, r3
 8009af4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6a1a      	ldr	r2, [r3, #32]
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	43db      	mvns	r3, r3
 8009afe:	401a      	ands	r2, r3
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	6a1a      	ldr	r2, [r3, #32]
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	f003 030f 	and.w	r3, r3, #15
 8009b0e:	6879      	ldr	r1, [r7, #4]
 8009b10:	fa01 f303 	lsl.w	r3, r1, r3
 8009b14:	431a      	orrs	r2, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	621a      	str	r2, [r3, #32]
}
 8009b1a:	bf00      	nop
 8009b1c:	371c      	adds	r7, #28
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr

08009b26 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b26:	b580      	push	{r7, lr}
 8009b28:	b082      	sub	sp, #8
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d101      	bne.n	8009b38 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b34:	2301      	movs	r3, #1
 8009b36:	e040      	b.n	8009bba <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d106      	bne.n	8009b4e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f7f9 fd11 	bl	8003570 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2224      	movs	r2, #36	; 0x24
 8009b52:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f022 0201 	bic.w	r2, r2, #1
 8009b62:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d002      	beq.n	8009b72 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f000 fee7 	bl	800a940 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fc2c 	bl	800a3d0 <UART_SetConfig>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d101      	bne.n	8009b82 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e01b      	b.n	8009bba <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	685a      	ldr	r2, [r3, #4]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009b90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	689a      	ldr	r2, [r3, #8]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009ba0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f042 0201 	orr.w	r2, r2, #1
 8009bb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 ff66 	bl	800aa84 <UART_CheckIdleState>
 8009bb8:	4603      	mov	r3, r0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3708      	adds	r7, #8
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b08a      	sub	sp, #40	; 0x28
 8009bc6:	af02      	add	r7, sp, #8
 8009bc8:	60f8      	str	r0, [r7, #12]
 8009bca:	60b9      	str	r1, [r7, #8]
 8009bcc:	603b      	str	r3, [r7, #0]
 8009bce:	4613      	mov	r3, r2
 8009bd0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009bd6:	2b20      	cmp	r3, #32
 8009bd8:	d178      	bne.n	8009ccc <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d002      	beq.n	8009be6 <HAL_UART_Transmit+0x24>
 8009be0:	88fb      	ldrh	r3, [r7, #6]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d101      	bne.n	8009bea <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009be6:	2301      	movs	r3, #1
 8009be8:	e071      	b.n	8009cce <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2221      	movs	r2, #33	; 0x21
 8009bf6:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009bf8:	f7fa f832 	bl	8003c60 <HAL_GetTick>
 8009bfc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	88fa      	ldrh	r2, [r7, #6]
 8009c02:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	88fa      	ldrh	r2, [r7, #6]
 8009c0a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c16:	d108      	bne.n	8009c2a <HAL_UART_Transmit+0x68>
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d104      	bne.n	8009c2a <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009c20:	2300      	movs	r3, #0
 8009c22:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	61bb      	str	r3, [r7, #24]
 8009c28:	e003      	b.n	8009c32 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009c32:	e030      	b.n	8009c96 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	9300      	str	r3, [sp, #0]
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	2180      	movs	r1, #128	; 0x80
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f000 ffc8 	bl	800abd4 <UART_WaitOnFlagUntilTimeout>
 8009c44:	4603      	mov	r3, r0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d004      	beq.n	8009c54 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009c50:	2303      	movs	r3, #3
 8009c52:	e03c      	b.n	8009cce <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8009c54:	69fb      	ldr	r3, [r7, #28]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10b      	bne.n	8009c72 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009c5a:	69bb      	ldr	r3, [r7, #24]
 8009c5c:	881a      	ldrh	r2, [r3, #0]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c66:	b292      	uxth	r2, r2
 8009c68:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009c6a:	69bb      	ldr	r3, [r7, #24]
 8009c6c:	3302      	adds	r3, #2
 8009c6e:	61bb      	str	r3, [r7, #24]
 8009c70:	e008      	b.n	8009c84 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	781a      	ldrb	r2, [r3, #0]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	b292      	uxth	r2, r2
 8009c7c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	3301      	adds	r3, #1
 8009c82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009c9c:	b29b      	uxth	r3, r3
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1c8      	bne.n	8009c34 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	2140      	movs	r1, #64	; 0x40
 8009cac:	68f8      	ldr	r0, [r7, #12]
 8009cae:	f000 ff91 	bl	800abd4 <UART_WaitOnFlagUntilTimeout>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d004      	beq.n	8009cc2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2220      	movs	r2, #32
 8009cbc:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8009cbe:	2303      	movs	r3, #3
 8009cc0:	e005      	b.n	8009cce <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2220      	movs	r2, #32
 8009cc6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	e000      	b.n	8009cce <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009ccc:	2302      	movs	r3, #2
  }
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3720      	adds	r7, #32
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
	...

08009cd8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b08a      	sub	sp, #40	; 0x28
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009cec:	2b20      	cmp	r3, #32
 8009cee:	d137      	bne.n	8009d60 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <HAL_UART_Receive_DMA+0x24>
 8009cf6:	88fb      	ldrh	r3, [r7, #6]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d101      	bne.n	8009d00 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e030      	b.n	8009d62 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2200      	movs	r2, #0
 8009d04:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a18      	ldr	r2, [pc, #96]	; (8009d6c <HAL_UART_Receive_DMA+0x94>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d01f      	beq.n	8009d50 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d018      	beq.n	8009d50 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	e853 3f00 	ldrex	r3, [r3]
 8009d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009d32:	627b      	str	r3, [r7, #36]	; 0x24
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	461a      	mov	r2, r3
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3c:	623b      	str	r3, [r7, #32]
 8009d3e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d40:	69f9      	ldr	r1, [r7, #28]
 8009d42:	6a3a      	ldr	r2, [r7, #32]
 8009d44:	e841 2300 	strex	r3, r2, [r1]
 8009d48:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d4a:	69bb      	ldr	r3, [r7, #24]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d1e6      	bne.n	8009d1e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009d50:	88fb      	ldrh	r3, [r7, #6]
 8009d52:	461a      	mov	r2, r3
 8009d54:	68b9      	ldr	r1, [r7, #8]
 8009d56:	68f8      	ldr	r0, [r7, #12]
 8009d58:	f000 ffaa 	bl	800acb0 <UART_Start_Receive_DMA>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	e000      	b.n	8009d62 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009d60:	2302      	movs	r3, #2
  }
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3728      	adds	r7, #40	; 0x28
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	40008000 	.word	0x40008000

08009d70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b0ba      	sub	sp, #232	; 0xe8
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	69db      	ldr	r3, [r3, #28]
 8009d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	689b      	ldr	r3, [r3, #8]
 8009d92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009d96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009d9a:	f640 030f 	movw	r3, #2063	; 0x80f
 8009d9e:	4013      	ands	r3, r2
 8009da0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009da4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d115      	bne.n	8009dd8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009db0:	f003 0320 	and.w	r3, r3, #32
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d00f      	beq.n	8009dd8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dbc:	f003 0320 	and.w	r3, r3, #32
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d009      	beq.n	8009dd8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	f000 82ca 	beq.w	800a362 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	4798      	blx	r3
      }
      return;
 8009dd6:	e2c4      	b.n	800a362 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009dd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	f000 8117 	beq.w	800a010 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009de2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d106      	bne.n	8009dfc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009dee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009df2:	4b85      	ldr	r3, [pc, #532]	; (800a008 <HAL_UART_IRQHandler+0x298>)
 8009df4:	4013      	ands	r3, r2
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f000 810a 	beq.w	800a010 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e00:	f003 0301 	and.w	r3, r3, #1
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d011      	beq.n	8009e2c <HAL_UART_IRQHandler+0xbc>
 8009e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00b      	beq.n	8009e2c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e22:	f043 0201 	orr.w	r2, r3, #1
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e30:	f003 0302 	and.w	r3, r3, #2
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d011      	beq.n	8009e5c <HAL_UART_IRQHandler+0xec>
 8009e38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e3c:	f003 0301 	and.w	r3, r3, #1
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d00b      	beq.n	8009e5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2202      	movs	r2, #2
 8009e4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e52:	f043 0204 	orr.w	r2, r3, #4
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e60:	f003 0304 	and.w	r3, r3, #4
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d011      	beq.n	8009e8c <HAL_UART_IRQHandler+0x11c>
 8009e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e6c:	f003 0301 	and.w	r3, r3, #1
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2204      	movs	r2, #4
 8009e7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e82:	f043 0202 	orr.w	r2, r3, #2
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e90:	f003 0308 	and.w	r3, r3, #8
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d017      	beq.n	8009ec8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e9c:	f003 0320 	and.w	r3, r3, #32
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d105      	bne.n	8009eb0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009ea4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ea8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d00b      	beq.n	8009ec8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2208      	movs	r2, #8
 8009eb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ebe:	f043 0208 	orr.w	r2, r3, #8
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009ec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ecc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d012      	beq.n	8009efa <HAL_UART_IRQHandler+0x18a>
 8009ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ed8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00c      	beq.n	8009efa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ee8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ef0:	f043 0220 	orr.w	r2, r3, #32
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	f000 8230 	beq.w	800a366 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f0a:	f003 0320 	and.w	r3, r3, #32
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00d      	beq.n	8009f2e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009f12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f16:	f003 0320 	and.w	r3, r3, #32
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d007      	beq.n	8009f2e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d003      	beq.n	8009f2e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f34:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f42:	2b40      	cmp	r3, #64	; 0x40
 8009f44:	d005      	beq.n	8009f52 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009f46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009f4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d04f      	beq.n	8009ff2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 ff72 	bl	800ae3c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	689b      	ldr	r3, [r3, #8]
 8009f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f62:	2b40      	cmp	r3, #64	; 0x40
 8009f64:	d141      	bne.n	8009fea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	3308      	adds	r3, #8
 8009f6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009f74:	e853 3f00 	ldrex	r3, [r3]
 8009f78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009f7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	3308      	adds	r3, #8
 8009f8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009f92:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009f96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009f9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009fa2:	e841 2300 	strex	r3, r2, [r1]
 8009fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009faa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1d9      	bne.n	8009f66 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d013      	beq.n	8009fe2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fbe:	4a13      	ldr	r2, [pc, #76]	; (800a00c <HAL_UART_IRQHandler+0x29c>)
 8009fc0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7fb fc72 	bl	80058b0 <HAL_DMA_Abort_IT>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d017      	beq.n	800a002 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fd8:	687a      	ldr	r2, [r7, #4]
 8009fda:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009fdc:	4610      	mov	r0, r2
 8009fde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fe0:	e00f      	b.n	800a002 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 f9de 	bl	800a3a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fe8:	e00b      	b.n	800a002 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 f9da 	bl	800a3a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ff0:	e007      	b.n	800a002 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 f9d6 	bl	800a3a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800a000:	e1b1      	b.n	800a366 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a002:	bf00      	nop
    return;
 800a004:	e1af      	b.n	800a366 <HAL_UART_IRQHandler+0x5f6>
 800a006:	bf00      	nop
 800a008:	04000120 	.word	0x04000120
 800a00c:	0800b0ed 	.word	0x0800b0ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a014:	2b01      	cmp	r3, #1
 800a016:	f040 816a 	bne.w	800a2ee <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a01a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a01e:	f003 0310 	and.w	r3, r3, #16
 800a022:	2b00      	cmp	r3, #0
 800a024:	f000 8163 	beq.w	800a2ee <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a02c:	f003 0310 	and.w	r3, r3, #16
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 815c 	beq.w	800a2ee <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2210      	movs	r2, #16
 800a03c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a048:	2b40      	cmp	r3, #64	; 0x40
 800a04a:	f040 80d4 	bne.w	800a1f6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a05a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f000 80ad 	beq.w	800a1be <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a06a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a06e:	429a      	cmp	r2, r3
 800a070:	f080 80a5 	bcs.w	800a1be <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a07a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f003 0320 	and.w	r3, r3, #32
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f040 8086 	bne.w	800a19c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a098:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a09c:	e853 3f00 	ldrex	r3, [r3]
 800a0a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a0a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a0a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a0ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a0be:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a0c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a0ca:	e841 2300 	strex	r3, r2, [r1]
 800a0ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a0d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d1da      	bne.n	800a090 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3308      	adds	r3, #8
 800a0e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0e4:	e853 3f00 	ldrex	r3, [r3]
 800a0e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a0ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a0ec:	f023 0301 	bic.w	r3, r3, #1
 800a0f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	3308      	adds	r3, #8
 800a0fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a0fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a102:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a104:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a106:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a10a:	e841 2300 	strex	r3, r2, [r1]
 800a10e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a110:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a112:	2b00      	cmp	r3, #0
 800a114:	d1e1      	bne.n	800a0da <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	3308      	adds	r3, #8
 800a11c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a120:	e853 3f00 	ldrex	r3, [r3]
 800a124:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a126:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a128:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a12c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	3308      	adds	r3, #8
 800a136:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a13a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a13c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a140:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a142:	e841 2300 	strex	r3, r2, [r1]
 800a146:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1e3      	bne.n	800a116 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2220      	movs	r2, #32
 800a152:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2200      	movs	r2, #0
 800a15a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a164:	e853 3f00 	ldrex	r3, [r3]
 800a168:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a16a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a16c:	f023 0310 	bic.w	r3, r3, #16
 800a170:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	461a      	mov	r2, r3
 800a17a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a17e:	65bb      	str	r3, [r7, #88]	; 0x58
 800a180:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a182:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a184:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a186:	e841 2300 	strex	r3, r2, [r1]
 800a18a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a18c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1e4      	bne.n	800a15c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a196:	4618      	mov	r0, r3
 800a198:	f7fb fb4c 	bl	8005834 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2202      	movs	r2, #2
 800a1a0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f000 f8fe 	bl	800a3b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a1bc:	e0d5      	b.n	800a36a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a1c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	f040 80ce 	bne.w	800a36a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 0320 	and.w	r3, r3, #32
 800a1da:	2b20      	cmp	r3, #32
 800a1dc:	f040 80c5 	bne.w	800a36a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2202      	movs	r2, #2
 800a1e4:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 f8e2 	bl	800a3b8 <HAL_UARTEx_RxEventCallback>
      return;
 800a1f4:	e0b9      	b.n	800a36a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a202:	b29b      	uxth	r3, r3
 800a204:	1ad3      	subs	r3, r2, r3
 800a206:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a210:	b29b      	uxth	r3, r3
 800a212:	2b00      	cmp	r3, #0
 800a214:	f000 80ab 	beq.w	800a36e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800a218:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	f000 80a6 	beq.w	800a36e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a22a:	e853 3f00 	ldrex	r3, [r3]
 800a22e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a232:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a236:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	461a      	mov	r2, r3
 800a240:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a244:	647b      	str	r3, [r7, #68]	; 0x44
 800a246:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a248:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a24a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a24c:	e841 2300 	strex	r3, r2, [r1]
 800a250:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1e4      	bne.n	800a222 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	3308      	adds	r3, #8
 800a25e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a262:	e853 3f00 	ldrex	r3, [r3]
 800a266:	623b      	str	r3, [r7, #32]
   return(result);
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	f023 0301 	bic.w	r3, r3, #1
 800a26e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	3308      	adds	r3, #8
 800a278:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a27c:	633a      	str	r2, [r7, #48]	; 0x30
 800a27e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a280:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a282:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a284:	e841 2300 	strex	r3, r2, [r1]
 800a288:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d1e3      	bne.n	800a258 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2220      	movs	r2, #32
 800a294:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2200      	movs	r2, #0
 800a29c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	e853 3f00 	ldrex	r3, [r3]
 800a2b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f023 0310 	bic.w	r3, r3, #16
 800a2b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a2c6:	61fb      	str	r3, [r7, #28]
 800a2c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ca:	69b9      	ldr	r1, [r7, #24]
 800a2cc:	69fa      	ldr	r2, [r7, #28]
 800a2ce:	e841 2300 	strex	r3, r2, [r1]
 800a2d2:	617b      	str	r3, [r7, #20]
   return(result);
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d1e4      	bne.n	800a2a4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2202      	movs	r2, #2
 800a2de:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a2e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 f866 	bl	800a3b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a2ec:	e03f      	b.n	800a36e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a2ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00e      	beq.n	800a318 <HAL_UART_IRQHandler+0x5a8>
 800a2fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a302:	2b00      	cmp	r3, #0
 800a304:	d008      	beq.n	800a318 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a30e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f000 ff2b 	bl	800b16c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a316:	e02d      	b.n	800a374 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a31c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a320:	2b00      	cmp	r3, #0
 800a322:	d00e      	beq.n	800a342 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d008      	beq.n	800a342 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a334:	2b00      	cmp	r3, #0
 800a336:	d01c      	beq.n	800a372 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	4798      	blx	r3
    }
    return;
 800a340:	e017      	b.n	800a372 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d012      	beq.n	800a374 <HAL_UART_IRQHandler+0x604>
 800a34e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00c      	beq.n	800a374 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f000 fedc 	bl	800b118 <UART_EndTransmit_IT>
    return;
 800a360:	e008      	b.n	800a374 <HAL_UART_IRQHandler+0x604>
      return;
 800a362:	bf00      	nop
 800a364:	e006      	b.n	800a374 <HAL_UART_IRQHandler+0x604>
    return;
 800a366:	bf00      	nop
 800a368:	e004      	b.n	800a374 <HAL_UART_IRQHandler+0x604>
      return;
 800a36a:	bf00      	nop
 800a36c:	e002      	b.n	800a374 <HAL_UART_IRQHandler+0x604>
      return;
 800a36e:	bf00      	nop
 800a370:	e000      	b.n	800a374 <HAL_UART_IRQHandler+0x604>
    return;
 800a372:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a374:	37e8      	adds	r7, #232	; 0xe8
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop

0800a37c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a398:	bf00      	nop
 800a39a:	370c      	adds	r7, #12
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr

0800a3a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a3ac:	bf00      	nop
 800a3ae:	370c      	adds	r7, #12
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b083      	sub	sp, #12
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a3c4:	bf00      	nop
 800a3c6:	370c      	adds	r7, #12
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3d4:	b08a      	sub	sp, #40	; 0x28
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	689a      	ldr	r2, [r3, #8]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	691b      	ldr	r3, [r3, #16]
 800a3e8:	431a      	orrs	r2, r3
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	431a      	orrs	r2, r3
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	69db      	ldr	r3, [r3, #28]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	4ba4      	ldr	r3, [pc, #656]	; (800a690 <UART_SetConfig+0x2c0>)
 800a400:	4013      	ands	r3, r2
 800a402:	68fa      	ldr	r2, [r7, #12]
 800a404:	6812      	ldr	r2, [r2, #0]
 800a406:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a408:	430b      	orrs	r3, r1
 800a40a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	68da      	ldr	r2, [r3, #12]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	430a      	orrs	r2, r1
 800a420:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a99      	ldr	r2, [pc, #612]	; (800a694 <UART_SetConfig+0x2c4>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d004      	beq.n	800a43c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6a1b      	ldr	r3, [r3, #32]
 800a436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a438:	4313      	orrs	r3, r2
 800a43a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a44c:	430a      	orrs	r2, r1
 800a44e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a90      	ldr	r2, [pc, #576]	; (800a698 <UART_SetConfig+0x2c8>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d126      	bne.n	800a4a8 <UART_SetConfig+0xd8>
 800a45a:	4b90      	ldr	r3, [pc, #576]	; (800a69c <UART_SetConfig+0x2cc>)
 800a45c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a460:	f003 0303 	and.w	r3, r3, #3
 800a464:	2b03      	cmp	r3, #3
 800a466:	d81b      	bhi.n	800a4a0 <UART_SetConfig+0xd0>
 800a468:	a201      	add	r2, pc, #4	; (adr r2, 800a470 <UART_SetConfig+0xa0>)
 800a46a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a46e:	bf00      	nop
 800a470:	0800a481 	.word	0x0800a481
 800a474:	0800a491 	.word	0x0800a491
 800a478:	0800a489 	.word	0x0800a489
 800a47c:	0800a499 	.word	0x0800a499
 800a480:	2301      	movs	r3, #1
 800a482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a486:	e116      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a488:	2302      	movs	r3, #2
 800a48a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a48e:	e112      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a490:	2304      	movs	r3, #4
 800a492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a496:	e10e      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a498:	2308      	movs	r3, #8
 800a49a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a49e:	e10a      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a4a0:	2310      	movs	r3, #16
 800a4a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a4a6:	e106      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a7c      	ldr	r2, [pc, #496]	; (800a6a0 <UART_SetConfig+0x2d0>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d138      	bne.n	800a524 <UART_SetConfig+0x154>
 800a4b2:	4b7a      	ldr	r3, [pc, #488]	; (800a69c <UART_SetConfig+0x2cc>)
 800a4b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4b8:	f003 030c 	and.w	r3, r3, #12
 800a4bc:	2b0c      	cmp	r3, #12
 800a4be:	d82d      	bhi.n	800a51c <UART_SetConfig+0x14c>
 800a4c0:	a201      	add	r2, pc, #4	; (adr r2, 800a4c8 <UART_SetConfig+0xf8>)
 800a4c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c6:	bf00      	nop
 800a4c8:	0800a4fd 	.word	0x0800a4fd
 800a4cc:	0800a51d 	.word	0x0800a51d
 800a4d0:	0800a51d 	.word	0x0800a51d
 800a4d4:	0800a51d 	.word	0x0800a51d
 800a4d8:	0800a50d 	.word	0x0800a50d
 800a4dc:	0800a51d 	.word	0x0800a51d
 800a4e0:	0800a51d 	.word	0x0800a51d
 800a4e4:	0800a51d 	.word	0x0800a51d
 800a4e8:	0800a505 	.word	0x0800a505
 800a4ec:	0800a51d 	.word	0x0800a51d
 800a4f0:	0800a51d 	.word	0x0800a51d
 800a4f4:	0800a51d 	.word	0x0800a51d
 800a4f8:	0800a515 	.word	0x0800a515
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a502:	e0d8      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a504:	2302      	movs	r3, #2
 800a506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a50a:	e0d4      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a50c:	2304      	movs	r3, #4
 800a50e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a512:	e0d0      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a514:	2308      	movs	r3, #8
 800a516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a51a:	e0cc      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a51c:	2310      	movs	r3, #16
 800a51e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a522:	e0c8      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	4a5e      	ldr	r2, [pc, #376]	; (800a6a4 <UART_SetConfig+0x2d4>)
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d125      	bne.n	800a57a <UART_SetConfig+0x1aa>
 800a52e:	4b5b      	ldr	r3, [pc, #364]	; (800a69c <UART_SetConfig+0x2cc>)
 800a530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a534:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a538:	2b30      	cmp	r3, #48	; 0x30
 800a53a:	d016      	beq.n	800a56a <UART_SetConfig+0x19a>
 800a53c:	2b30      	cmp	r3, #48	; 0x30
 800a53e:	d818      	bhi.n	800a572 <UART_SetConfig+0x1a2>
 800a540:	2b20      	cmp	r3, #32
 800a542:	d00a      	beq.n	800a55a <UART_SetConfig+0x18a>
 800a544:	2b20      	cmp	r3, #32
 800a546:	d814      	bhi.n	800a572 <UART_SetConfig+0x1a2>
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d002      	beq.n	800a552 <UART_SetConfig+0x182>
 800a54c:	2b10      	cmp	r3, #16
 800a54e:	d008      	beq.n	800a562 <UART_SetConfig+0x192>
 800a550:	e00f      	b.n	800a572 <UART_SetConfig+0x1a2>
 800a552:	2300      	movs	r3, #0
 800a554:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a558:	e0ad      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a55a:	2302      	movs	r3, #2
 800a55c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a560:	e0a9      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a562:	2304      	movs	r3, #4
 800a564:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a568:	e0a5      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a56a:	2308      	movs	r3, #8
 800a56c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a570:	e0a1      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a572:	2310      	movs	r3, #16
 800a574:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a578:	e09d      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	4a4a      	ldr	r2, [pc, #296]	; (800a6a8 <UART_SetConfig+0x2d8>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d125      	bne.n	800a5d0 <UART_SetConfig+0x200>
 800a584:	4b45      	ldr	r3, [pc, #276]	; (800a69c <UART_SetConfig+0x2cc>)
 800a586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a58a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a58e:	2bc0      	cmp	r3, #192	; 0xc0
 800a590:	d016      	beq.n	800a5c0 <UART_SetConfig+0x1f0>
 800a592:	2bc0      	cmp	r3, #192	; 0xc0
 800a594:	d818      	bhi.n	800a5c8 <UART_SetConfig+0x1f8>
 800a596:	2b80      	cmp	r3, #128	; 0x80
 800a598:	d00a      	beq.n	800a5b0 <UART_SetConfig+0x1e0>
 800a59a:	2b80      	cmp	r3, #128	; 0x80
 800a59c:	d814      	bhi.n	800a5c8 <UART_SetConfig+0x1f8>
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d002      	beq.n	800a5a8 <UART_SetConfig+0x1d8>
 800a5a2:	2b40      	cmp	r3, #64	; 0x40
 800a5a4:	d008      	beq.n	800a5b8 <UART_SetConfig+0x1e8>
 800a5a6:	e00f      	b.n	800a5c8 <UART_SetConfig+0x1f8>
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5ae:	e082      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a5b0:	2302      	movs	r3, #2
 800a5b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5b6:	e07e      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a5b8:	2304      	movs	r3, #4
 800a5ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5be:	e07a      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a5c0:	2308      	movs	r3, #8
 800a5c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5c6:	e076      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a5c8:	2310      	movs	r3, #16
 800a5ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a5ce:	e072      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a35      	ldr	r2, [pc, #212]	; (800a6ac <UART_SetConfig+0x2dc>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d12a      	bne.n	800a630 <UART_SetConfig+0x260>
 800a5da:	4b30      	ldr	r3, [pc, #192]	; (800a69c <UART_SetConfig+0x2cc>)
 800a5dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5e8:	d01a      	beq.n	800a620 <UART_SetConfig+0x250>
 800a5ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5ee:	d81b      	bhi.n	800a628 <UART_SetConfig+0x258>
 800a5f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5f4:	d00c      	beq.n	800a610 <UART_SetConfig+0x240>
 800a5f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5fa:	d815      	bhi.n	800a628 <UART_SetConfig+0x258>
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d003      	beq.n	800a608 <UART_SetConfig+0x238>
 800a600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a604:	d008      	beq.n	800a618 <UART_SetConfig+0x248>
 800a606:	e00f      	b.n	800a628 <UART_SetConfig+0x258>
 800a608:	2300      	movs	r3, #0
 800a60a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a60e:	e052      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a610:	2302      	movs	r3, #2
 800a612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a616:	e04e      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a618:	2304      	movs	r3, #4
 800a61a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a61e:	e04a      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a620:	2308      	movs	r3, #8
 800a622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a626:	e046      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a628:	2310      	movs	r3, #16
 800a62a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a62e:	e042      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	4a17      	ldr	r2, [pc, #92]	; (800a694 <UART_SetConfig+0x2c4>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d13a      	bne.n	800a6b0 <UART_SetConfig+0x2e0>
 800a63a:	4b18      	ldr	r3, [pc, #96]	; (800a69c <UART_SetConfig+0x2cc>)
 800a63c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a640:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a644:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a648:	d01a      	beq.n	800a680 <UART_SetConfig+0x2b0>
 800a64a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a64e:	d81b      	bhi.n	800a688 <UART_SetConfig+0x2b8>
 800a650:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a654:	d00c      	beq.n	800a670 <UART_SetConfig+0x2a0>
 800a656:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a65a:	d815      	bhi.n	800a688 <UART_SetConfig+0x2b8>
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d003      	beq.n	800a668 <UART_SetConfig+0x298>
 800a660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a664:	d008      	beq.n	800a678 <UART_SetConfig+0x2a8>
 800a666:	e00f      	b.n	800a688 <UART_SetConfig+0x2b8>
 800a668:	2300      	movs	r3, #0
 800a66a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a66e:	e022      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a670:	2302      	movs	r3, #2
 800a672:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a676:	e01e      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a678:	2304      	movs	r3, #4
 800a67a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a67e:	e01a      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a680:	2308      	movs	r3, #8
 800a682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a686:	e016      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a688:	2310      	movs	r3, #16
 800a68a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a68e:	e012      	b.n	800a6b6 <UART_SetConfig+0x2e6>
 800a690:	efff69f3 	.word	0xefff69f3
 800a694:	40008000 	.word	0x40008000
 800a698:	40013800 	.word	0x40013800
 800a69c:	40021000 	.word	0x40021000
 800a6a0:	40004400 	.word	0x40004400
 800a6a4:	40004800 	.word	0x40004800
 800a6a8:	40004c00 	.word	0x40004c00
 800a6ac:	40005000 	.word	0x40005000
 800a6b0:	2310      	movs	r3, #16
 800a6b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a9f      	ldr	r2, [pc, #636]	; (800a938 <UART_SetConfig+0x568>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d17a      	bne.n	800a7b6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a6c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a6c4:	2b08      	cmp	r3, #8
 800a6c6:	d824      	bhi.n	800a712 <UART_SetConfig+0x342>
 800a6c8:	a201      	add	r2, pc, #4	; (adr r2, 800a6d0 <UART_SetConfig+0x300>)
 800a6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6ce:	bf00      	nop
 800a6d0:	0800a6f5 	.word	0x0800a6f5
 800a6d4:	0800a713 	.word	0x0800a713
 800a6d8:	0800a6fd 	.word	0x0800a6fd
 800a6dc:	0800a713 	.word	0x0800a713
 800a6e0:	0800a703 	.word	0x0800a703
 800a6e4:	0800a713 	.word	0x0800a713
 800a6e8:	0800a713 	.word	0x0800a713
 800a6ec:	0800a713 	.word	0x0800a713
 800a6f0:	0800a70b 	.word	0x0800a70b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6f4:	f7fd fa84 	bl	8007c00 <HAL_RCC_GetPCLK1Freq>
 800a6f8:	61f8      	str	r0, [r7, #28]
        break;
 800a6fa:	e010      	b.n	800a71e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6fc:	4b8f      	ldr	r3, [pc, #572]	; (800a93c <UART_SetConfig+0x56c>)
 800a6fe:	61fb      	str	r3, [r7, #28]
        break;
 800a700:	e00d      	b.n	800a71e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a702:	f7fd f9e5 	bl	8007ad0 <HAL_RCC_GetSysClockFreq>
 800a706:	61f8      	str	r0, [r7, #28]
        break;
 800a708:	e009      	b.n	800a71e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a70a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a70e:	61fb      	str	r3, [r7, #28]
        break;
 800a710:	e005      	b.n	800a71e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a712:	2300      	movs	r3, #0
 800a714:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a716:	2301      	movs	r3, #1
 800a718:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a71c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a71e:	69fb      	ldr	r3, [r7, #28]
 800a720:	2b00      	cmp	r3, #0
 800a722:	f000 80fb 	beq.w	800a91c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	685a      	ldr	r2, [r3, #4]
 800a72a:	4613      	mov	r3, r2
 800a72c:	005b      	lsls	r3, r3, #1
 800a72e:	4413      	add	r3, r2
 800a730:	69fa      	ldr	r2, [r7, #28]
 800a732:	429a      	cmp	r2, r3
 800a734:	d305      	bcc.n	800a742 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a73c:	69fa      	ldr	r2, [r7, #28]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d903      	bls.n	800a74a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a748:	e0e8      	b.n	800a91c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	2200      	movs	r2, #0
 800a74e:	461c      	mov	r4, r3
 800a750:	4615      	mov	r5, r2
 800a752:	f04f 0200 	mov.w	r2, #0
 800a756:	f04f 0300 	mov.w	r3, #0
 800a75a:	022b      	lsls	r3, r5, #8
 800a75c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a760:	0222      	lsls	r2, r4, #8
 800a762:	68f9      	ldr	r1, [r7, #12]
 800a764:	6849      	ldr	r1, [r1, #4]
 800a766:	0849      	lsrs	r1, r1, #1
 800a768:	2000      	movs	r0, #0
 800a76a:	4688      	mov	r8, r1
 800a76c:	4681      	mov	r9, r0
 800a76e:	eb12 0a08 	adds.w	sl, r2, r8
 800a772:	eb43 0b09 	adc.w	fp, r3, r9
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	603b      	str	r3, [r7, #0]
 800a77e:	607a      	str	r2, [r7, #4]
 800a780:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a784:	4650      	mov	r0, sl
 800a786:	4659      	mov	r1, fp
 800a788:	f7f6 fa7e 	bl	8000c88 <__aeabi_uldivmod>
 800a78c:	4602      	mov	r2, r0
 800a78e:	460b      	mov	r3, r1
 800a790:	4613      	mov	r3, r2
 800a792:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a79a:	d308      	bcc.n	800a7ae <UART_SetConfig+0x3de>
 800a79c:	69bb      	ldr	r3, [r7, #24]
 800a79e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a7a2:	d204      	bcs.n	800a7ae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	69ba      	ldr	r2, [r7, #24]
 800a7aa:	60da      	str	r2, [r3, #12]
 800a7ac:	e0b6      	b.n	800a91c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a7b4:	e0b2      	b.n	800a91c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	69db      	ldr	r3, [r3, #28]
 800a7ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7be:	d15e      	bne.n	800a87e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a7c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a7c4:	2b08      	cmp	r3, #8
 800a7c6:	d828      	bhi.n	800a81a <UART_SetConfig+0x44a>
 800a7c8:	a201      	add	r2, pc, #4	; (adr r2, 800a7d0 <UART_SetConfig+0x400>)
 800a7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ce:	bf00      	nop
 800a7d0:	0800a7f5 	.word	0x0800a7f5
 800a7d4:	0800a7fd 	.word	0x0800a7fd
 800a7d8:	0800a805 	.word	0x0800a805
 800a7dc:	0800a81b 	.word	0x0800a81b
 800a7e0:	0800a80b 	.word	0x0800a80b
 800a7e4:	0800a81b 	.word	0x0800a81b
 800a7e8:	0800a81b 	.word	0x0800a81b
 800a7ec:	0800a81b 	.word	0x0800a81b
 800a7f0:	0800a813 	.word	0x0800a813
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7f4:	f7fd fa04 	bl	8007c00 <HAL_RCC_GetPCLK1Freq>
 800a7f8:	61f8      	str	r0, [r7, #28]
        break;
 800a7fa:	e014      	b.n	800a826 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7fc:	f7fd fa16 	bl	8007c2c <HAL_RCC_GetPCLK2Freq>
 800a800:	61f8      	str	r0, [r7, #28]
        break;
 800a802:	e010      	b.n	800a826 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a804:	4b4d      	ldr	r3, [pc, #308]	; (800a93c <UART_SetConfig+0x56c>)
 800a806:	61fb      	str	r3, [r7, #28]
        break;
 800a808:	e00d      	b.n	800a826 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a80a:	f7fd f961 	bl	8007ad0 <HAL_RCC_GetSysClockFreq>
 800a80e:	61f8      	str	r0, [r7, #28]
        break;
 800a810:	e009      	b.n	800a826 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a816:	61fb      	str	r3, [r7, #28]
        break;
 800a818:	e005      	b.n	800a826 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a81a:	2300      	movs	r3, #0
 800a81c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a81e:	2301      	movs	r3, #1
 800a820:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a824:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a826:	69fb      	ldr	r3, [r7, #28]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d077      	beq.n	800a91c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	005a      	lsls	r2, r3, #1
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	085b      	lsrs	r3, r3, #1
 800a836:	441a      	add	r2, r3
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a840:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a842:	69bb      	ldr	r3, [r7, #24]
 800a844:	2b0f      	cmp	r3, #15
 800a846:	d916      	bls.n	800a876 <UART_SetConfig+0x4a6>
 800a848:	69bb      	ldr	r3, [r7, #24]
 800a84a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a84e:	d212      	bcs.n	800a876 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	b29b      	uxth	r3, r3
 800a854:	f023 030f 	bic.w	r3, r3, #15
 800a858:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	085b      	lsrs	r3, r3, #1
 800a85e:	b29b      	uxth	r3, r3
 800a860:	f003 0307 	and.w	r3, r3, #7
 800a864:	b29a      	uxth	r2, r3
 800a866:	8afb      	ldrh	r3, [r7, #22]
 800a868:	4313      	orrs	r3, r2
 800a86a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	8afa      	ldrh	r2, [r7, #22]
 800a872:	60da      	str	r2, [r3, #12]
 800a874:	e052      	b.n	800a91c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a87c:	e04e      	b.n	800a91c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a87e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a882:	2b08      	cmp	r3, #8
 800a884:	d827      	bhi.n	800a8d6 <UART_SetConfig+0x506>
 800a886:	a201      	add	r2, pc, #4	; (adr r2, 800a88c <UART_SetConfig+0x4bc>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8b1 	.word	0x0800a8b1
 800a890:	0800a8b9 	.word	0x0800a8b9
 800a894:	0800a8c1 	.word	0x0800a8c1
 800a898:	0800a8d7 	.word	0x0800a8d7
 800a89c:	0800a8c7 	.word	0x0800a8c7
 800a8a0:	0800a8d7 	.word	0x0800a8d7
 800a8a4:	0800a8d7 	.word	0x0800a8d7
 800a8a8:	0800a8d7 	.word	0x0800a8d7
 800a8ac:	0800a8cf 	.word	0x0800a8cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8b0:	f7fd f9a6 	bl	8007c00 <HAL_RCC_GetPCLK1Freq>
 800a8b4:	61f8      	str	r0, [r7, #28]
        break;
 800a8b6:	e014      	b.n	800a8e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8b8:	f7fd f9b8 	bl	8007c2c <HAL_RCC_GetPCLK2Freq>
 800a8bc:	61f8      	str	r0, [r7, #28]
        break;
 800a8be:	e010      	b.n	800a8e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8c0:	4b1e      	ldr	r3, [pc, #120]	; (800a93c <UART_SetConfig+0x56c>)
 800a8c2:	61fb      	str	r3, [r7, #28]
        break;
 800a8c4:	e00d      	b.n	800a8e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8c6:	f7fd f903 	bl	8007ad0 <HAL_RCC_GetSysClockFreq>
 800a8ca:	61f8      	str	r0, [r7, #28]
        break;
 800a8cc:	e009      	b.n	800a8e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a8d2:	61fb      	str	r3, [r7, #28]
        break;
 800a8d4:	e005      	b.n	800a8e2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a8e0:	bf00      	nop
    }

    if (pclk != 0U)
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d019      	beq.n	800a91c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	085a      	lsrs	r2, r3, #1
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	441a      	add	r2, r3
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8fa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8fc:	69bb      	ldr	r3, [r7, #24]
 800a8fe:	2b0f      	cmp	r3, #15
 800a900:	d909      	bls.n	800a916 <UART_SetConfig+0x546>
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a908:	d205      	bcs.n	800a916 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	60da      	str	r2, [r3, #12]
 800a914:	e002      	b.n	800a91c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a916:	2301      	movs	r3, #1
 800a918:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	2200      	movs	r2, #0
 800a920:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a928:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3728      	adds	r7, #40	; 0x28
 800a930:	46bd      	mov	sp, r7
 800a932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a936:	bf00      	nop
 800a938:	40008000 	.word	0x40008000
 800a93c:	00f42400 	.word	0x00f42400

0800a940 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a940:	b480      	push	{r7}
 800a942:	b083      	sub	sp, #12
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a94c:	f003 0308 	and.w	r3, r3, #8
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00a      	beq.n	800a96a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	430a      	orrs	r2, r1
 800a968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a96e:	f003 0301 	and.w	r3, r3, #1
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00a      	beq.n	800a98c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	430a      	orrs	r2, r1
 800a98a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a990:	f003 0302 	and.w	r3, r3, #2
 800a994:	2b00      	cmp	r3, #0
 800a996:	d00a      	beq.n	800a9ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	430a      	orrs	r2, r1
 800a9ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b2:	f003 0304 	and.w	r3, r3, #4
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00a      	beq.n	800a9d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	430a      	orrs	r2, r1
 800a9ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d4:	f003 0310 	and.w	r3, r3, #16
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00a      	beq.n	800a9f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	430a      	orrs	r2, r1
 800a9f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f6:	f003 0320 	and.w	r3, r3, #32
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00a      	beq.n	800aa14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	430a      	orrs	r2, r1
 800aa12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01a      	beq.n	800aa56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa3e:	d10a      	bne.n	800aa56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	430a      	orrs	r2, r1
 800aa54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d00a      	beq.n	800aa78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	685b      	ldr	r3, [r3, #4]
 800aa68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	430a      	orrs	r2, r1
 800aa76:	605a      	str	r2, [r3, #4]
  }
}
 800aa78:	bf00      	nop
 800aa7a:	370c      	adds	r7, #12
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr

0800aa84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b098      	sub	sp, #96	; 0x60
 800aa88:	af02      	add	r7, sp, #8
 800aa8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aa94:	f7f9 f8e4 	bl	8003c60 <HAL_GetTick>
 800aa98:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f003 0308 	and.w	r3, r3, #8
 800aaa4:	2b08      	cmp	r3, #8
 800aaa6:	d12e      	bne.n	800ab06 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aaa8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aaac:	9300      	str	r3, [sp, #0]
 800aaae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aab0:	2200      	movs	r2, #0
 800aab2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 f88c 	bl	800abd4 <UART_WaitOnFlagUntilTimeout>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d021      	beq.n	800ab06 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaca:	e853 3f00 	ldrex	r3, [r3]
 800aace:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800aad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aad6:	653b      	str	r3, [r7, #80]	; 0x50
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	461a      	mov	r2, r3
 800aade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aae0:	647b      	str	r3, [r7, #68]	; 0x44
 800aae2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aae6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aae8:	e841 2300 	strex	r3, r2, [r1]
 800aaec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aaee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d1e6      	bne.n	800aac2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2220      	movs	r2, #32
 800aaf8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab02:	2303      	movs	r3, #3
 800ab04:	e062      	b.n	800abcc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f003 0304 	and.w	r3, r3, #4
 800ab10:	2b04      	cmp	r3, #4
 800ab12:	d149      	bne.n	800aba8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab18:	9300      	str	r3, [sp, #0]
 800ab1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f856 	bl	800abd4 <UART_WaitOnFlagUntilTimeout>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d03c      	beq.n	800aba8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab36:	e853 3f00 	ldrex	r3, [r3]
 800ab3a:	623b      	str	r3, [r7, #32]
   return(result);
 800ab3c:	6a3b      	ldr	r3, [r7, #32]
 800ab3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab42:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	461a      	mov	r2, r3
 800ab4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab4c:	633b      	str	r3, [r7, #48]	; 0x30
 800ab4e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab54:	e841 2300 	strex	r3, r2, [r1]
 800ab58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ab5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d1e6      	bne.n	800ab2e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	3308      	adds	r3, #8
 800ab66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	e853 3f00 	ldrex	r3, [r3]
 800ab6e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f023 0301 	bic.w	r3, r3, #1
 800ab76:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	3308      	adds	r3, #8
 800ab7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab80:	61fa      	str	r2, [r7, #28]
 800ab82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab84:	69b9      	ldr	r1, [r7, #24]
 800ab86:	69fa      	ldr	r2, [r7, #28]
 800ab88:	e841 2300 	strex	r3, r2, [r1]
 800ab8c:	617b      	str	r3, [r7, #20]
   return(result);
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d1e5      	bne.n	800ab60 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2220      	movs	r2, #32
 800ab98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aba4:	2303      	movs	r3, #3
 800aba6:	e011      	b.n	800abcc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2220      	movs	r2, #32
 800abac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2220      	movs	r2, #32
 800abb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800abca:	2300      	movs	r3, #0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3758      	adds	r7, #88	; 0x58
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b084      	sub	sp, #16
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	603b      	str	r3, [r7, #0]
 800abe0:	4613      	mov	r3, r2
 800abe2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800abe4:	e04f      	b.n	800ac86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abec:	d04b      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abee:	f7f9 f837 	bl	8003c60 <HAL_GetTick>
 800abf2:	4602      	mov	r2, r0
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	69ba      	ldr	r2, [r7, #24]
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d302      	bcc.n	800ac04 <UART_WaitOnFlagUntilTimeout+0x30>
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d101      	bne.n	800ac08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ac04:	2303      	movs	r3, #3
 800ac06:	e04e      	b.n	800aca6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f003 0304 	and.w	r3, r3, #4
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d037      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	2b80      	cmp	r3, #128	; 0x80
 800ac1a:	d034      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	2b40      	cmp	r3, #64	; 0x40
 800ac20:	d031      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	69db      	ldr	r3, [r3, #28]
 800ac28:	f003 0308 	and.w	r3, r3, #8
 800ac2c:	2b08      	cmp	r3, #8
 800ac2e:	d110      	bne.n	800ac52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	2208      	movs	r2, #8
 800ac36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac38:	68f8      	ldr	r0, [r7, #12]
 800ac3a:	f000 f8ff 	bl	800ae3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2208      	movs	r2, #8
 800ac42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	e029      	b.n	800aca6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	69db      	ldr	r3, [r3, #28]
 800ac58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac60:	d111      	bne.n	800ac86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac6c:	68f8      	ldr	r0, [r7, #12]
 800ac6e:	f000 f8e5 	bl	800ae3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2220      	movs	r2, #32
 800ac76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800ac82:	2303      	movs	r3, #3
 800ac84:	e00f      	b.n	800aca6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	69da      	ldr	r2, [r3, #28]
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	4013      	ands	r3, r2
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	bf0c      	ite	eq
 800ac96:	2301      	moveq	r3, #1
 800ac98:	2300      	movne	r3, #0
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	79fb      	ldrb	r3, [r7, #7]
 800aca0:	429a      	cmp	r2, r3
 800aca2:	d0a0      	beq.n	800abe6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3710      	adds	r7, #16
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
	...

0800acb0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b096      	sub	sp, #88	; 0x58
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	4613      	mov	r3, r2
 800acbc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	68ba      	ldr	r2, [r7, #8]
 800acc2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	88fa      	ldrh	r2, [r7, #6]
 800acc8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	2200      	movs	r2, #0
 800acd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2222      	movs	r2, #34	; 0x22
 800acd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d028      	beq.n	800ad36 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ace8:	4a3e      	ldr	r2, [pc, #248]	; (800ade4 <UART_Start_Receive_DMA+0x134>)
 800acea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800acf0:	4a3d      	ldr	r2, [pc, #244]	; (800ade8 <UART_Start_Receive_DMA+0x138>)
 800acf2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800acf8:	4a3c      	ldr	r2, [pc, #240]	; (800adec <UART_Start_Receive_DMA+0x13c>)
 800acfa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad00:	2200      	movs	r2, #0
 800ad02:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	3324      	adds	r3, #36	; 0x24
 800ad0e:	4619      	mov	r1, r3
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad14:	461a      	mov	r2, r3
 800ad16:	88fb      	ldrh	r3, [r7, #6]
 800ad18:	f7fa fd2c 	bl	8005774 <HAL_DMA_Start_IT>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d009      	beq.n	800ad36 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2210      	movs	r2, #16
 800ad26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2220      	movs	r2, #32
 800ad2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800ad32:	2301      	movs	r3, #1
 800ad34:	e051      	b.n	800adda <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d018      	beq.n	800ad70 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad46:	e853 3f00 	ldrex	r3, [r3]
 800ad4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad52:	657b      	str	r3, [r7, #84]	; 0x54
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	461a      	mov	r2, r3
 800ad5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad5c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad5e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad60:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ad62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad64:	e841 2300 	strex	r3, r2, [r1]
 800ad68:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ad6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d1e6      	bne.n	800ad3e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	3308      	adds	r3, #8
 800ad76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7a:	e853 3f00 	ldrex	r3, [r3]
 800ad7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ad80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad82:	f043 0301 	orr.w	r3, r3, #1
 800ad86:	653b      	str	r3, [r7, #80]	; 0x50
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	3308      	adds	r3, #8
 800ad8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ad90:	637a      	str	r2, [r7, #52]	; 0x34
 800ad92:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad94:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ad96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ad98:	e841 2300 	strex	r3, r2, [r1]
 800ad9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ad9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1e5      	bne.n	800ad70 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	3308      	adds	r3, #8
 800adaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	e853 3f00 	ldrex	r3, [r3]
 800adb2:	613b      	str	r3, [r7, #16]
   return(result);
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	3308      	adds	r3, #8
 800adc2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800adc4:	623a      	str	r2, [r7, #32]
 800adc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc8:	69f9      	ldr	r1, [r7, #28]
 800adca:	6a3a      	ldr	r2, [r7, #32]
 800adcc:	e841 2300 	strex	r3, r2, [r1]
 800add0:	61bb      	str	r3, [r7, #24]
   return(result);
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d1e5      	bne.n	800ada4 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800add8:	2300      	movs	r3, #0
}
 800adda:	4618      	mov	r0, r3
 800addc:	3758      	adds	r7, #88	; 0x58
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	0800af05 	.word	0x0800af05
 800ade8:	0800b031 	.word	0x0800b031
 800adec:	0800b06f 	.word	0x0800b06f

0800adf0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800adf0:	b480      	push	{r7}
 800adf2:	b089      	sub	sp, #36	; 0x24
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	e853 3f00 	ldrex	r3, [r3]
 800ae04:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ae0c:	61fb      	str	r3, [r7, #28]
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	461a      	mov	r2, r3
 800ae14:	69fb      	ldr	r3, [r7, #28]
 800ae16:	61bb      	str	r3, [r7, #24]
 800ae18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1a:	6979      	ldr	r1, [r7, #20]
 800ae1c:	69ba      	ldr	r2, [r7, #24]
 800ae1e:	e841 2300 	strex	r3, r2, [r1]
 800ae22:	613b      	str	r3, [r7, #16]
   return(result);
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d1e6      	bne.n	800adf8 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2220      	movs	r2, #32
 800ae2e:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800ae30:	bf00      	nop
 800ae32:	3724      	adds	r7, #36	; 0x24
 800ae34:	46bd      	mov	sp, r7
 800ae36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3a:	4770      	bx	lr

0800ae3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b095      	sub	sp, #84	; 0x54
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae4c:	e853 3f00 	ldrex	r3, [r3]
 800ae50:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ae52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ae58:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae62:	643b      	str	r3, [r7, #64]	; 0x40
 800ae64:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ae68:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ae6a:	e841 2300 	strex	r3, r2, [r1]
 800ae6e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ae70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d1e6      	bne.n	800ae44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	3308      	adds	r3, #8
 800ae7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7e:	6a3b      	ldr	r3, [r7, #32]
 800ae80:	e853 3f00 	ldrex	r3, [r3]
 800ae84:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae86:	69fb      	ldr	r3, [r7, #28]
 800ae88:	f023 0301 	bic.w	r3, r3, #1
 800ae8c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	3308      	adds	r3, #8
 800ae94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ae96:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ae98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ae9e:	e841 2300 	strex	r3, r2, [r1]
 800aea2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d1e5      	bne.n	800ae76 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d118      	bne.n	800aee4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	e853 3f00 	ldrex	r3, [r3]
 800aebe:	60bb      	str	r3, [r7, #8]
   return(result);
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	f023 0310 	bic.w	r3, r3, #16
 800aec6:	647b      	str	r3, [r7, #68]	; 0x44
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	461a      	mov	r2, r3
 800aece:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aed0:	61bb      	str	r3, [r7, #24]
 800aed2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed4:	6979      	ldr	r1, [r7, #20]
 800aed6:	69ba      	ldr	r2, [r7, #24]
 800aed8:	e841 2300 	strex	r3, r2, [r1]
 800aedc:	613b      	str	r3, [r7, #16]
   return(result);
 800aede:	693b      	ldr	r3, [r7, #16]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d1e6      	bne.n	800aeb2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2220      	movs	r2, #32
 800aee8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2200      	movs	r2, #0
 800aef0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2200      	movs	r2, #0
 800aef6:	669a      	str	r2, [r3, #104]	; 0x68
}
 800aef8:	bf00      	nop
 800aefa:	3754      	adds	r7, #84	; 0x54
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b09c      	sub	sp, #112	; 0x70
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af10:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f003 0320 	and.w	r3, r3, #32
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d171      	bne.n	800b004 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800af20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af22:	2200      	movs	r2, #0
 800af24:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af30:	e853 3f00 	ldrex	r3, [r3]
 800af34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800af36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af3c:	66bb      	str	r3, [r7, #104]	; 0x68
 800af3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af46:	65bb      	str	r3, [r7, #88]	; 0x58
 800af48:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800af4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af4e:	e841 2300 	strex	r3, r2, [r1]
 800af52:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800af54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1e6      	bne.n	800af28 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	3308      	adds	r3, #8
 800af60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af64:	e853 3f00 	ldrex	r3, [r3]
 800af68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af6c:	f023 0301 	bic.w	r3, r3, #1
 800af70:	667b      	str	r3, [r7, #100]	; 0x64
 800af72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	3308      	adds	r3, #8
 800af78:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800af7a:	647a      	str	r2, [r7, #68]	; 0x44
 800af7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af82:	e841 2300 	strex	r3, r2, [r1]
 800af86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800af88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d1e5      	bne.n	800af5a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	3308      	adds	r3, #8
 800af94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af98:	e853 3f00 	ldrex	r3, [r3]
 800af9c:	623b      	str	r3, [r7, #32]
   return(result);
 800af9e:	6a3b      	ldr	r3, [r7, #32]
 800afa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afa4:	663b      	str	r3, [r7, #96]	; 0x60
 800afa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	3308      	adds	r3, #8
 800afac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800afae:	633a      	str	r2, [r7, #48]	; 0x30
 800afb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800afb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afb6:	e841 2300 	strex	r3, r2, [r1]
 800afba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800afbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1e5      	bne.n	800af8e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800afc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afc4:	2220      	movs	r2, #32
 800afc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d118      	bne.n	800b004 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	e853 3f00 	ldrex	r3, [r3]
 800afde:	60fb      	str	r3, [r7, #12]
   return(result);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f023 0310 	bic.w	r3, r3, #16
 800afe6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800afe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	461a      	mov	r2, r3
 800afee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aff0:	61fb      	str	r3, [r7, #28]
 800aff2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff4:	69b9      	ldr	r1, [r7, #24]
 800aff6:	69fa      	ldr	r2, [r7, #28]
 800aff8:	e841 2300 	strex	r3, r2, [r1]
 800affc:	617b      	str	r3, [r7, #20]
   return(result);
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d1e6      	bne.n	800afd2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b004:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b006:	2200      	movs	r2, #0
 800b008:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b00a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b00c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d107      	bne.n	800b022 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b014:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b018:	4619      	mov	r1, r3
 800b01a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b01c:	f7ff f9cc 	bl	800a3b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b020:	e002      	b.n	800b028 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b022:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b024:	f7f6 f9d0 	bl	80013c8 <HAL_UART_RxCpltCallback>
}
 800b028:	bf00      	nop
 800b02a:	3770      	adds	r7, #112	; 0x70
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b084      	sub	sp, #16
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b03c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2201      	movs	r2, #1
 800b042:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d109      	bne.n	800b060 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b052:	085b      	lsrs	r3, r3, #1
 800b054:	b29b      	uxth	r3, r3
 800b056:	4619      	mov	r1, r3
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f7ff f9ad 	bl	800a3b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b05e:	e002      	b.n	800b066 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b060:	68f8      	ldr	r0, [r7, #12]
 800b062:	f7ff f995 	bl	800a390 <HAL_UART_RxHalfCpltCallback>
}
 800b066:	bf00      	nop
 800b068:	3710      	adds	r7, #16
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b086      	sub	sp, #24
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b07a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b080:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b088:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b094:	2b80      	cmp	r3, #128	; 0x80
 800b096:	d109      	bne.n	800b0ac <UART_DMAError+0x3e>
 800b098:	693b      	ldr	r3, [r7, #16]
 800b09a:	2b21      	cmp	r3, #33	; 0x21
 800b09c:	d106      	bne.n	800b0ac <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800b0a6:	6978      	ldr	r0, [r7, #20]
 800b0a8:	f7ff fea2 	bl	800adf0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	689b      	ldr	r3, [r3, #8]
 800b0b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0b6:	2b40      	cmp	r3, #64	; 0x40
 800b0b8:	d109      	bne.n	800b0ce <UART_DMAError+0x60>
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2b22      	cmp	r3, #34	; 0x22
 800b0be:	d106      	bne.n	800b0ce <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800b0c8:	6978      	ldr	r0, [r7, #20]
 800b0ca:	f7ff feb7 	bl	800ae3c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b0d4:	f043 0210 	orr.w	r2, r3, #16
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b0de:	6978      	ldr	r0, [r7, #20]
 800b0e0:	f7ff f960 	bl	800a3a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0e4:	bf00      	nop
 800b0e6:	3718      	adds	r7, #24
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2200      	movs	r2, #0
 800b106:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b10a:	68f8      	ldr	r0, [r7, #12]
 800b10c:	f7ff f94a 	bl	800a3a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b110:	bf00      	nop
 800b112:	3710      	adds	r7, #16
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b088      	sub	sp, #32
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	e853 3f00 	ldrex	r3, [r3]
 800b12c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b134:	61fb      	str	r3, [r7, #28]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	461a      	mov	r2, r3
 800b13c:	69fb      	ldr	r3, [r7, #28]
 800b13e:	61bb      	str	r3, [r7, #24]
 800b140:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b142:	6979      	ldr	r1, [r7, #20]
 800b144:	69ba      	ldr	r2, [r7, #24]
 800b146:	e841 2300 	strex	r3, r2, [r1]
 800b14a:	613b      	str	r3, [r7, #16]
   return(result);
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d1e6      	bne.n	800b120 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2220      	movs	r2, #32
 800b156:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f7ff f90c 	bl	800a37c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b164:	bf00      	nop
 800b166:	3720      	adds	r7, #32
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b083      	sub	sp, #12
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b174:	bf00      	nop
 800b176:	370c      	adds	r7, #12
 800b178:	46bd      	mov	sp, r7
 800b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17e:	4770      	bx	lr

0800b180 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b180:	b480      	push	{r7}
 800b182:	b083      	sub	sp, #12
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f103 0208 	add.w	r2, r3, #8
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f04f 32ff 	mov.w	r2, #4294967295
 800b198:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f103 0208 	add.w	r2, r3, #8
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f103 0208 	add.w	r2, r3, #8
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b1b4:	bf00      	nop
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b083      	sub	sp, #12
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b1ce:	bf00      	nop
 800b1d0:	370c      	adds	r7, #12
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d8:	4770      	bx	lr

0800b1da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b1da:	b480      	push	{r7}
 800b1dc:	b085      	sub	sp, #20
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	6078      	str	r0, [r7, #4]
 800b1e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	68fa      	ldr	r2, [r7, #12]
 800b1ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	689a      	ldr	r2, [r3, #8]
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	689b      	ldr	r3, [r3, #8]
 800b1fc:	683a      	ldr	r2, [r7, #0]
 800b1fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	683a      	ldr	r2, [r7, #0]
 800b204:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	1c5a      	adds	r2, r3, #1
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	601a      	str	r2, [r3, #0]
}
 800b216:	bf00      	nop
 800b218:	3714      	adds	r7, #20
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr

0800b222 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b222:	b480      	push	{r7}
 800b224:	b085      	sub	sp, #20
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
 800b22a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b238:	d103      	bne.n	800b242 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	691b      	ldr	r3, [r3, #16]
 800b23e:	60fb      	str	r3, [r7, #12]
 800b240:	e00c      	b.n	800b25c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	3308      	adds	r3, #8
 800b246:	60fb      	str	r3, [r7, #12]
 800b248:	e002      	b.n	800b250 <vListInsert+0x2e>
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	685b      	ldr	r3, [r3, #4]
 800b24e:	60fb      	str	r3, [r7, #12]
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	685b      	ldr	r3, [r3, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	68ba      	ldr	r2, [r7, #8]
 800b258:	429a      	cmp	r2, r3
 800b25a:	d2f6      	bcs.n	800b24a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	683a      	ldr	r2, [r7, #0]
 800b26a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	68fa      	ldr	r2, [r7, #12]
 800b270:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	683a      	ldr	r2, [r7, #0]
 800b276:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	1c5a      	adds	r2, r3, #1
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	601a      	str	r2, [r3, #0]
}
 800b288:	bf00      	nop
 800b28a:	3714      	adds	r7, #20
 800b28c:	46bd      	mov	sp, r7
 800b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b292:	4770      	bx	lr

0800b294 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	691b      	ldr	r3, [r3, #16]
 800b2a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	685b      	ldr	r3, [r3, #4]
 800b2a6:	687a      	ldr	r2, [r7, #4]
 800b2a8:	6892      	ldr	r2, [r2, #8]
 800b2aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	689b      	ldr	r3, [r3, #8]
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	6852      	ldr	r2, [r2, #4]
 800b2b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	d103      	bne.n	800b2c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	689a      	ldr	r2, [r3, #8]
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	1e5a      	subs	r2, r3, #1
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3714      	adds	r7, #20
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d10a      	bne.n	800b312 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b2fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b300:	f383 8811 	msr	BASEPRI, r3
 800b304:	f3bf 8f6f 	isb	sy
 800b308:	f3bf 8f4f 	dsb	sy
 800b30c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b30e:	bf00      	nop
 800b310:	e7fe      	b.n	800b310 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b312:	f001 fed7 	bl	800d0c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681a      	ldr	r2, [r3, #0]
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b31e:	68f9      	ldr	r1, [r7, #12]
 800b320:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b322:	fb01 f303 	mul.w	r3, r1, r3
 800b326:	441a      	add	r2, r3
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2200      	movs	r2, #0
 800b330:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b342:	3b01      	subs	r3, #1
 800b344:	68f9      	ldr	r1, [r7, #12]
 800b346:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b348:	fb01 f303 	mul.w	r3, r1, r3
 800b34c:	441a      	add	r2, r3
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	22ff      	movs	r2, #255	; 0xff
 800b356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	22ff      	movs	r2, #255	; 0xff
 800b35e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d114      	bne.n	800b392 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	691b      	ldr	r3, [r3, #16]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d01a      	beq.n	800b3a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	3310      	adds	r3, #16
 800b374:	4618      	mov	r0, r3
 800b376:	f001 f961 	bl	800c63c <xTaskRemoveFromEventList>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d012      	beq.n	800b3a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b380:	4b0c      	ldr	r3, [pc, #48]	; (800b3b4 <xQueueGenericReset+0xcc>)
 800b382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b386:	601a      	str	r2, [r3, #0]
 800b388:	f3bf 8f4f 	dsb	sy
 800b38c:	f3bf 8f6f 	isb	sy
 800b390:	e009      	b.n	800b3a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	3310      	adds	r3, #16
 800b396:	4618      	mov	r0, r3
 800b398:	f7ff fef2 	bl	800b180 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	3324      	adds	r3, #36	; 0x24
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	f7ff feed 	bl	800b180 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b3a6:	f001 febd 	bl	800d124 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b3aa:	2301      	movs	r3, #1
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3710      	adds	r7, #16
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	e000ed04 	.word	0xe000ed04

0800b3b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b08a      	sub	sp, #40	; 0x28
 800b3bc:	af02      	add	r7, sp, #8
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	4613      	mov	r3, r2
 800b3c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10a      	bne.n	800b3e2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	613b      	str	r3, [r7, #16]
}
 800b3de:	bf00      	nop
 800b3e0:	e7fe      	b.n	800b3e0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	68ba      	ldr	r2, [r7, #8]
 800b3e6:	fb02 f303 	mul.w	r3, r2, r3
 800b3ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b3ec:	69fb      	ldr	r3, [r7, #28]
 800b3ee:	3348      	adds	r3, #72	; 0x48
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f001 ff89 	bl	800d308 <pvPortMalloc>
 800b3f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d011      	beq.n	800b422 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	3348      	adds	r3, #72	; 0x48
 800b406:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	2200      	movs	r2, #0
 800b40c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b410:	79fa      	ldrb	r2, [r7, #7]
 800b412:	69bb      	ldr	r3, [r7, #24]
 800b414:	9300      	str	r3, [sp, #0]
 800b416:	4613      	mov	r3, r2
 800b418:	697a      	ldr	r2, [r7, #20]
 800b41a:	68b9      	ldr	r1, [r7, #8]
 800b41c:	68f8      	ldr	r0, [r7, #12]
 800b41e:	f000 f805 	bl	800b42c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b422:	69bb      	ldr	r3, [r7, #24]
	}
 800b424:	4618      	mov	r0, r3
 800b426:	3720      	adds	r7, #32
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	607a      	str	r2, [r7, #4]
 800b438:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d103      	bne.n	800b448 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b440:	69bb      	ldr	r3, [r7, #24]
 800b442:	69ba      	ldr	r2, [r7, #24]
 800b444:	601a      	str	r2, [r3, #0]
 800b446:	e002      	b.n	800b44e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b448:	69bb      	ldr	r3, [r7, #24]
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b454:	69bb      	ldr	r3, [r7, #24]
 800b456:	68ba      	ldr	r2, [r7, #8]
 800b458:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b45a:	2101      	movs	r1, #1
 800b45c:	69b8      	ldr	r0, [r7, #24]
 800b45e:	f7ff ff43 	bl	800b2e8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b462:	bf00      	nop
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
	...

0800b46c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b08e      	sub	sp, #56	; 0x38
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]
 800b478:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b47a:	2300      	movs	r3, #0
 800b47c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10a      	bne.n	800b49e <xQueueGenericSend+0x32>
	__asm volatile
 800b488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b48c:	f383 8811 	msr	BASEPRI, r3
 800b490:	f3bf 8f6f 	isb	sy
 800b494:	f3bf 8f4f 	dsb	sy
 800b498:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b49a:	bf00      	nop
 800b49c:	e7fe      	b.n	800b49c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d103      	bne.n	800b4ac <xQueueGenericSend+0x40>
 800b4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d101      	bne.n	800b4b0 <xQueueGenericSend+0x44>
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	e000      	b.n	800b4b2 <xQueueGenericSend+0x46>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d10a      	bne.n	800b4cc <xQueueGenericSend+0x60>
	__asm volatile
 800b4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ba:	f383 8811 	msr	BASEPRI, r3
 800b4be:	f3bf 8f6f 	isb	sy
 800b4c2:	f3bf 8f4f 	dsb	sy
 800b4c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b4c8:	bf00      	nop
 800b4ca:	e7fe      	b.n	800b4ca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	2b02      	cmp	r3, #2
 800b4d0:	d103      	bne.n	800b4da <xQueueGenericSend+0x6e>
 800b4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d101      	bne.n	800b4de <xQueueGenericSend+0x72>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e000      	b.n	800b4e0 <xQueueGenericSend+0x74>
 800b4de:	2300      	movs	r3, #0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d10a      	bne.n	800b4fa <xQueueGenericSend+0x8e>
	__asm volatile
 800b4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e8:	f383 8811 	msr	BASEPRI, r3
 800b4ec:	f3bf 8f6f 	isb	sy
 800b4f0:	f3bf 8f4f 	dsb	sy
 800b4f4:	623b      	str	r3, [r7, #32]
}
 800b4f6:	bf00      	nop
 800b4f8:	e7fe      	b.n	800b4f8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b4fa:	f001 fa97 	bl	800ca2c <xTaskGetSchedulerState>
 800b4fe:	4603      	mov	r3, r0
 800b500:	2b00      	cmp	r3, #0
 800b502:	d102      	bne.n	800b50a <xQueueGenericSend+0x9e>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d101      	bne.n	800b50e <xQueueGenericSend+0xa2>
 800b50a:	2301      	movs	r3, #1
 800b50c:	e000      	b.n	800b510 <xQueueGenericSend+0xa4>
 800b50e:	2300      	movs	r3, #0
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10a      	bne.n	800b52a <xQueueGenericSend+0xbe>
	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	61fb      	str	r3, [r7, #28]
}
 800b526:	bf00      	nop
 800b528:	e7fe      	b.n	800b528 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b52a:	f001 fdcb 	bl	800d0c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b530:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b536:	429a      	cmp	r2, r3
 800b538:	d302      	bcc.n	800b540 <xQueueGenericSend+0xd4>
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	2b02      	cmp	r3, #2
 800b53e:	d129      	bne.n	800b594 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b540:	683a      	ldr	r2, [r7, #0]
 800b542:	68b9      	ldr	r1, [r7, #8]
 800b544:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b546:	f000 fb21 	bl	800bb8c <prvCopyDataToQueue>
 800b54a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b550:	2b00      	cmp	r3, #0
 800b552:	d010      	beq.n	800b576 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b556:	3324      	adds	r3, #36	; 0x24
 800b558:	4618      	mov	r0, r3
 800b55a:	f001 f86f 	bl	800c63c <xTaskRemoveFromEventList>
 800b55e:	4603      	mov	r3, r0
 800b560:	2b00      	cmp	r3, #0
 800b562:	d013      	beq.n	800b58c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b564:	4b3f      	ldr	r3, [pc, #252]	; (800b664 <xQueueGenericSend+0x1f8>)
 800b566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b56a:	601a      	str	r2, [r3, #0]
 800b56c:	f3bf 8f4f 	dsb	sy
 800b570:	f3bf 8f6f 	isb	sy
 800b574:	e00a      	b.n	800b58c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d007      	beq.n	800b58c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b57c:	4b39      	ldr	r3, [pc, #228]	; (800b664 <xQueueGenericSend+0x1f8>)
 800b57e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b582:	601a      	str	r2, [r3, #0]
 800b584:	f3bf 8f4f 	dsb	sy
 800b588:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b58c:	f001 fdca 	bl	800d124 <vPortExitCritical>
				return pdPASS;
 800b590:	2301      	movs	r3, #1
 800b592:	e063      	b.n	800b65c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d103      	bne.n	800b5a2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b59a:	f001 fdc3 	bl	800d124 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	e05c      	b.n	800b65c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d106      	bne.n	800b5b6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5a8:	f107 0314 	add.w	r3, r7, #20
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	f001 f8a7 	bl	800c700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5b6:	f001 fdb5 	bl	800d124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5ba:	f000 fe47 	bl	800c24c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5be:	f001 fd81 	bl	800d0c4 <vPortEnterCritical>
 800b5c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5c8:	b25b      	sxtb	r3, r3
 800b5ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5ce:	d103      	bne.n	800b5d8 <xQueueGenericSend+0x16c>
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5de:	b25b      	sxtb	r3, r3
 800b5e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5e4:	d103      	bne.n	800b5ee <xQueueGenericSend+0x182>
 800b5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5ee:	f001 fd99 	bl	800d124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5f2:	1d3a      	adds	r2, r7, #4
 800b5f4:	f107 0314 	add.w	r3, r7, #20
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f001 f896 	bl	800c72c <xTaskCheckForTimeOut>
 800b600:	4603      	mov	r3, r0
 800b602:	2b00      	cmp	r3, #0
 800b604:	d124      	bne.n	800b650 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b606:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b608:	f000 fbb8 	bl	800bd7c <prvIsQueueFull>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d018      	beq.n	800b644 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b614:	3310      	adds	r3, #16
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	4611      	mov	r1, r2
 800b61a:	4618      	mov	r0, r3
 800b61c:	f000 ffea 	bl	800c5f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b620:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b622:	f000 fb43 	bl	800bcac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b626:	f000 fe1f 	bl	800c268 <xTaskResumeAll>
 800b62a:	4603      	mov	r3, r0
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f47f af7c 	bne.w	800b52a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b632:	4b0c      	ldr	r3, [pc, #48]	; (800b664 <xQueueGenericSend+0x1f8>)
 800b634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b638:	601a      	str	r2, [r3, #0]
 800b63a:	f3bf 8f4f 	dsb	sy
 800b63e:	f3bf 8f6f 	isb	sy
 800b642:	e772      	b.n	800b52a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b644:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b646:	f000 fb31 	bl	800bcac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b64a:	f000 fe0d 	bl	800c268 <xTaskResumeAll>
 800b64e:	e76c      	b.n	800b52a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b650:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b652:	f000 fb2b 	bl	800bcac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b656:	f000 fe07 	bl	800c268 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b65a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3738      	adds	r7, #56	; 0x38
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}
 800b664:	e000ed04 	.word	0xe000ed04

0800b668 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b08e      	sub	sp, #56	; 0x38
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d10a      	bne.n	800b692 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b680:	f383 8811 	msr	BASEPRI, r3
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	623b      	str	r3, [r7, #32]
}
 800b68e:	bf00      	nop
 800b690:	e7fe      	b.n	800b690 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b696:	2b00      	cmp	r3, #0
 800b698:	d00a      	beq.n	800b6b0 <xQueueGiveFromISR+0x48>
	__asm volatile
 800b69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	61fb      	str	r3, [r7, #28]
}
 800b6ac:	bf00      	nop
 800b6ae:	e7fe      	b.n	800b6ae <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d103      	bne.n	800b6c0 <xQueueGiveFromISR+0x58>
 800b6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <xQueueGiveFromISR+0x5c>
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e000      	b.n	800b6c6 <xQueueGiveFromISR+0x5e>
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d10a      	bne.n	800b6e0 <xQueueGiveFromISR+0x78>
	__asm volatile
 800b6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	61bb      	str	r3, [r7, #24]
}
 800b6dc:	bf00      	nop
 800b6de:	e7fe      	b.n	800b6de <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6e0:	f001 fdd2 	bl	800d288 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b6e4:	f3ef 8211 	mrs	r2, BASEPRI
 800b6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ec:	f383 8811 	msr	BASEPRI, r3
 800b6f0:	f3bf 8f6f 	isb	sy
 800b6f4:	f3bf 8f4f 	dsb	sy
 800b6f8:	617a      	str	r2, [r7, #20]
 800b6fa:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b6fc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b704:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b70a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d22b      	bcs.n	800b768 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b712:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b71c:	1c5a      	adds	r2, r3, #1
 800b71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b720:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b722:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b72a:	d112      	bne.n	800b752 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b72c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b72e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b730:	2b00      	cmp	r3, #0
 800b732:	d016      	beq.n	800b762 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b736:	3324      	adds	r3, #36	; 0x24
 800b738:	4618      	mov	r0, r3
 800b73a:	f000 ff7f 	bl	800c63c <xTaskRemoveFromEventList>
 800b73e:	4603      	mov	r3, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d00e      	beq.n	800b762 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d00b      	beq.n	800b762 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	2201      	movs	r2, #1
 800b74e:	601a      	str	r2, [r3, #0]
 800b750:	e007      	b.n	800b762 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b752:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b756:	3301      	adds	r3, #1
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	b25a      	sxtb	r2, r3
 800b75c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b75e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b762:	2301      	movs	r3, #1
 800b764:	637b      	str	r3, [r7, #52]	; 0x34
 800b766:	e001      	b.n	800b76c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b768:	2300      	movs	r3, #0
 800b76a:	637b      	str	r3, [r7, #52]	; 0x34
 800b76c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b76e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b776:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3738      	adds	r7, #56	; 0x38
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}
	...

0800b784 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b08c      	sub	sp, #48	; 0x30
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b790:	2300      	movs	r3, #0
 800b792:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10a      	bne.n	800b7b4 <xQueueReceive+0x30>
	__asm volatile
 800b79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a2:	f383 8811 	msr	BASEPRI, r3
 800b7a6:	f3bf 8f6f 	isb	sy
 800b7aa:	f3bf 8f4f 	dsb	sy
 800b7ae:	623b      	str	r3, [r7, #32]
}
 800b7b0:	bf00      	nop
 800b7b2:	e7fe      	b.n	800b7b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d103      	bne.n	800b7c2 <xQueueReceive+0x3e>
 800b7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d101      	bne.n	800b7c6 <xQueueReceive+0x42>
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	e000      	b.n	800b7c8 <xQueueReceive+0x44>
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d10a      	bne.n	800b7e2 <xQueueReceive+0x5e>
	__asm volatile
 800b7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d0:	f383 8811 	msr	BASEPRI, r3
 800b7d4:	f3bf 8f6f 	isb	sy
 800b7d8:	f3bf 8f4f 	dsb	sy
 800b7dc:	61fb      	str	r3, [r7, #28]
}
 800b7de:	bf00      	nop
 800b7e0:	e7fe      	b.n	800b7e0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b7e2:	f001 f923 	bl	800ca2c <xTaskGetSchedulerState>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d102      	bne.n	800b7f2 <xQueueReceive+0x6e>
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d101      	bne.n	800b7f6 <xQueueReceive+0x72>
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	e000      	b.n	800b7f8 <xQueueReceive+0x74>
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d10a      	bne.n	800b812 <xQueueReceive+0x8e>
	__asm volatile
 800b7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b800:	f383 8811 	msr	BASEPRI, r3
 800b804:	f3bf 8f6f 	isb	sy
 800b808:	f3bf 8f4f 	dsb	sy
 800b80c:	61bb      	str	r3, [r7, #24]
}
 800b80e:	bf00      	nop
 800b810:	e7fe      	b.n	800b810 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b812:	f001 fc57 	bl	800d0c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b81a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b81c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d01f      	beq.n	800b862 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b822:	68b9      	ldr	r1, [r7, #8]
 800b824:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b826:	f000 fa1b 	bl	800bc60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b82c:	1e5a      	subs	r2, r3, #1
 800b82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b830:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b834:	691b      	ldr	r3, [r3, #16]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00f      	beq.n	800b85a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b83c:	3310      	adds	r3, #16
 800b83e:	4618      	mov	r0, r3
 800b840:	f000 fefc 	bl	800c63c <xTaskRemoveFromEventList>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	d007      	beq.n	800b85a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b84a:	4b3d      	ldr	r3, [pc, #244]	; (800b940 <xQueueReceive+0x1bc>)
 800b84c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b850:	601a      	str	r2, [r3, #0]
 800b852:	f3bf 8f4f 	dsb	sy
 800b856:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b85a:	f001 fc63 	bl	800d124 <vPortExitCritical>
				return pdPASS;
 800b85e:	2301      	movs	r3, #1
 800b860:	e069      	b.n	800b936 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d103      	bne.n	800b870 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b868:	f001 fc5c 	bl	800d124 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b86c:	2300      	movs	r3, #0
 800b86e:	e062      	b.n	800b936 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b872:	2b00      	cmp	r3, #0
 800b874:	d106      	bne.n	800b884 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b876:	f107 0310 	add.w	r3, r7, #16
 800b87a:	4618      	mov	r0, r3
 800b87c:	f000 ff40 	bl	800c700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b880:	2301      	movs	r3, #1
 800b882:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b884:	f001 fc4e 	bl	800d124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b888:	f000 fce0 	bl	800c24c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b88c:	f001 fc1a 	bl	800d0c4 <vPortEnterCritical>
 800b890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b892:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b896:	b25b      	sxtb	r3, r3
 800b898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b89c:	d103      	bne.n	800b8a6 <xQueueReceive+0x122>
 800b89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b8ac:	b25b      	sxtb	r3, r3
 800b8ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8b2:	d103      	bne.n	800b8bc <xQueueReceive+0x138>
 800b8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8bc:	f001 fc32 	bl	800d124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8c0:	1d3a      	adds	r2, r7, #4
 800b8c2:	f107 0310 	add.w	r3, r7, #16
 800b8c6:	4611      	mov	r1, r2
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f000 ff2f 	bl	800c72c <xTaskCheckForTimeOut>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d123      	bne.n	800b91c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8d6:	f000 fa3b 	bl	800bd50 <prvIsQueueEmpty>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d017      	beq.n	800b910 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8e2:	3324      	adds	r3, #36	; 0x24
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	4611      	mov	r1, r2
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f000 fe83 	bl	800c5f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b8ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8f0:	f000 f9dc 	bl	800bcac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b8f4:	f000 fcb8 	bl	800c268 <xTaskResumeAll>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d189      	bne.n	800b812 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b8fe:	4b10      	ldr	r3, [pc, #64]	; (800b940 <xQueueReceive+0x1bc>)
 800b900:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b904:	601a      	str	r2, [r3, #0]
 800b906:	f3bf 8f4f 	dsb	sy
 800b90a:	f3bf 8f6f 	isb	sy
 800b90e:	e780      	b.n	800b812 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b912:	f000 f9cb 	bl	800bcac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b916:	f000 fca7 	bl	800c268 <xTaskResumeAll>
 800b91a:	e77a      	b.n	800b812 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b91c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b91e:	f000 f9c5 	bl	800bcac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b922:	f000 fca1 	bl	800c268 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b926:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b928:	f000 fa12 	bl	800bd50 <prvIsQueueEmpty>
 800b92c:	4603      	mov	r3, r0
 800b92e:	2b00      	cmp	r3, #0
 800b930:	f43f af6f 	beq.w	800b812 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b934:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b936:	4618      	mov	r0, r3
 800b938:	3730      	adds	r7, #48	; 0x30
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}
 800b93e:	bf00      	nop
 800b940:	e000ed04 	.word	0xe000ed04

0800b944 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b08e      	sub	sp, #56	; 0x38
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b94e:	2300      	movs	r3, #0
 800b950:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b956:	2300      	movs	r3, #0
 800b958:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b95a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d10a      	bne.n	800b976 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b960:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b964:	f383 8811 	msr	BASEPRI, r3
 800b968:	f3bf 8f6f 	isb	sy
 800b96c:	f3bf 8f4f 	dsb	sy
 800b970:	623b      	str	r3, [r7, #32]
}
 800b972:	bf00      	nop
 800b974:	e7fe      	b.n	800b974 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d00a      	beq.n	800b994 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b982:	f383 8811 	msr	BASEPRI, r3
 800b986:	f3bf 8f6f 	isb	sy
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	61fb      	str	r3, [r7, #28]
}
 800b990:	bf00      	nop
 800b992:	e7fe      	b.n	800b992 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b994:	f001 f84a 	bl	800ca2c <xTaskGetSchedulerState>
 800b998:	4603      	mov	r3, r0
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d102      	bne.n	800b9a4 <xQueueSemaphoreTake+0x60>
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <xQueueSemaphoreTake+0x64>
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e000      	b.n	800b9aa <xQueueSemaphoreTake+0x66>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d10a      	bne.n	800b9c4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b2:	f383 8811 	msr	BASEPRI, r3
 800b9b6:	f3bf 8f6f 	isb	sy
 800b9ba:	f3bf 8f4f 	dsb	sy
 800b9be:	61bb      	str	r3, [r7, #24]
}
 800b9c0:	bf00      	nop
 800b9c2:	e7fe      	b.n	800b9c2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9c4:	f001 fb7e 	bl	800d0c4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9cc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b9ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d024      	beq.n	800ba1e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d6:	1e5a      	subs	r2, r3, #1
 800b9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9da:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b9dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d104      	bne.n	800b9ee <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b9e4:	f001 f9ca 	bl	800cd7c <pvTaskIncrementMutexHeldCount>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9ec:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9f0:	691b      	ldr	r3, [r3, #16]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d00f      	beq.n	800ba16 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9f8:	3310      	adds	r3, #16
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f000 fe1e 	bl	800c63c <xTaskRemoveFromEventList>
 800ba00:	4603      	mov	r3, r0
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d007      	beq.n	800ba16 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ba06:	4b54      	ldr	r3, [pc, #336]	; (800bb58 <xQueueSemaphoreTake+0x214>)
 800ba08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba0c:	601a      	str	r2, [r3, #0]
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ba16:	f001 fb85 	bl	800d124 <vPortExitCritical>
				return pdPASS;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e097      	b.n	800bb4e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d111      	bne.n	800ba48 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ba24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d00a      	beq.n	800ba40 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800ba2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2e:	f383 8811 	msr	BASEPRI, r3
 800ba32:	f3bf 8f6f 	isb	sy
 800ba36:	f3bf 8f4f 	dsb	sy
 800ba3a:	617b      	str	r3, [r7, #20]
}
 800ba3c:	bf00      	nop
 800ba3e:	e7fe      	b.n	800ba3e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ba40:	f001 fb70 	bl	800d124 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ba44:	2300      	movs	r3, #0
 800ba46:	e082      	b.n	800bb4e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d106      	bne.n	800ba5c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba4e:	f107 030c 	add.w	r3, r7, #12
 800ba52:	4618      	mov	r0, r3
 800ba54:	f000 fe54 	bl	800c700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba5c:	f001 fb62 	bl	800d124 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba60:	f000 fbf4 	bl	800c24c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba64:	f001 fb2e 	bl	800d0c4 <vPortEnterCritical>
 800ba68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba6e:	b25b      	sxtb	r3, r3
 800ba70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba74:	d103      	bne.n	800ba7e <xQueueSemaphoreTake+0x13a>
 800ba76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba84:	b25b      	sxtb	r3, r3
 800ba86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba8a:	d103      	bne.n	800ba94 <xQueueSemaphoreTake+0x150>
 800ba8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8e:	2200      	movs	r2, #0
 800ba90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba94:	f001 fb46 	bl	800d124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba98:	463a      	mov	r2, r7
 800ba9a:	f107 030c 	add.w	r3, r7, #12
 800ba9e:	4611      	mov	r1, r2
 800baa0:	4618      	mov	r0, r3
 800baa2:	f000 fe43 	bl	800c72c <xTaskCheckForTimeOut>
 800baa6:	4603      	mov	r3, r0
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d132      	bne.n	800bb12 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800baac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800baae:	f000 f94f 	bl	800bd50 <prvIsQueueEmpty>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d026      	beq.n	800bb06 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d109      	bne.n	800bad4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800bac0:	f001 fb00 	bl	800d0c4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac6:	689b      	ldr	r3, [r3, #8]
 800bac8:	4618      	mov	r0, r3
 800baca:	f000 ffcd 	bl	800ca68 <xTaskPriorityInherit>
 800bace:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bad0:	f001 fb28 	bl	800d124 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bad6:	3324      	adds	r3, #36	; 0x24
 800bad8:	683a      	ldr	r2, [r7, #0]
 800bada:	4611      	mov	r1, r2
 800badc:	4618      	mov	r0, r3
 800bade:	f000 fd89 	bl	800c5f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bae2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bae4:	f000 f8e2 	bl	800bcac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bae8:	f000 fbbe 	bl	800c268 <xTaskResumeAll>
 800baec:	4603      	mov	r3, r0
 800baee:	2b00      	cmp	r3, #0
 800baf0:	f47f af68 	bne.w	800b9c4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800baf4:	4b18      	ldr	r3, [pc, #96]	; (800bb58 <xQueueSemaphoreTake+0x214>)
 800baf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bafa:	601a      	str	r2, [r3, #0]
 800bafc:	f3bf 8f4f 	dsb	sy
 800bb00:	f3bf 8f6f 	isb	sy
 800bb04:	e75e      	b.n	800b9c4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bb06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb08:	f000 f8d0 	bl	800bcac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb0c:	f000 fbac 	bl	800c268 <xTaskResumeAll>
 800bb10:	e758      	b.n	800b9c4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bb12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb14:	f000 f8ca 	bl	800bcac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb18:	f000 fba6 	bl	800c268 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb1c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb1e:	f000 f917 	bl	800bd50 <prvIsQueueEmpty>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	f43f af4d 	beq.w	800b9c4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bb2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d00d      	beq.n	800bb4c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800bb30:	f001 fac8 	bl	800d0c4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bb34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb36:	f000 f811 	bl	800bb5c <prvGetDisinheritPriorityAfterTimeout>
 800bb3a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bb3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bb42:	4618      	mov	r0, r3
 800bb44:	f001 f88c 	bl	800cc60 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bb48:	f001 faec 	bl	800d124 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bb4c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3738      	adds	r7, #56	; 0x38
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
 800bb56:	bf00      	nop
 800bb58:	e000ed04 	.word	0xe000ed04

0800bb5c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b085      	sub	sp, #20
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d006      	beq.n	800bb7a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f1c3 0307 	rsb	r3, r3, #7
 800bb76:	60fb      	str	r3, [r7, #12]
 800bb78:	e001      	b.n	800bb7e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
	}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3714      	adds	r7, #20
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b086      	sub	sp, #24
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	60f8      	str	r0, [r7, #12]
 800bb94:	60b9      	str	r1, [r7, #8]
 800bb96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bba0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d10d      	bne.n	800bbc6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d14d      	bne.n	800bc4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	689b      	ldr	r3, [r3, #8]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f000 ffcc 	bl	800cb54 <xTaskPriorityDisinherit>
 800bbbc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	609a      	str	r2, [r3, #8]
 800bbc4:	e043      	b.n	800bc4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d119      	bne.n	800bc00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	6858      	ldr	r0, [r3, #4]
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	68b9      	ldr	r1, [r7, #8]
 800bbd8:	f002 fe3d 	bl	800e856 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	685a      	ldr	r2, [r3, #4]
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe4:	441a      	add	r2, r3
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	689b      	ldr	r3, [r3, #8]
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	d32b      	bcc.n	800bc4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681a      	ldr	r2, [r3, #0]
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	605a      	str	r2, [r3, #4]
 800bbfe:	e026      	b.n	800bc4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	68d8      	ldr	r0, [r3, #12]
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc08:	461a      	mov	r2, r3
 800bc0a:	68b9      	ldr	r1, [r7, #8]
 800bc0c:	f002 fe23 	bl	800e856 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	68da      	ldr	r2, [r3, #12]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc18:	425b      	negs	r3, r3
 800bc1a:	441a      	add	r2, r3
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	68da      	ldr	r2, [r3, #12]
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d207      	bcs.n	800bc3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	689a      	ldr	r2, [r3, #8]
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc34:	425b      	negs	r3, r3
 800bc36:	441a      	add	r2, r3
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2b02      	cmp	r3, #2
 800bc40:	d105      	bne.n	800bc4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d002      	beq.n	800bc4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bc48:	693b      	ldr	r3, [r7, #16]
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	1c5a      	adds	r2, r3, #1
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bc56:	697b      	ldr	r3, [r7, #20]
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3718      	adds	r7, #24
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d018      	beq.n	800bca4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	68da      	ldr	r2, [r3, #12]
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc7a:	441a      	add	r2, r3
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	68da      	ldr	r2, [r3, #12]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d303      	bcc.n	800bc94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	68d9      	ldr	r1, [r3, #12]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	6838      	ldr	r0, [r7, #0]
 800bca0:	f002 fdd9 	bl	800e856 <memcpy>
	}
}
 800bca4:	bf00      	nop
 800bca6:	3708      	adds	r7, #8
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bcb4:	f001 fa06 	bl	800d0c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcbe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bcc0:	e011      	b.n	800bce6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d012      	beq.n	800bcf0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	3324      	adds	r3, #36	; 0x24
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f000 fcb4 	bl	800c63c <xTaskRemoveFromEventList>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d001      	beq.n	800bcde <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bcda:	f000 fd89 	bl	800c7f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bcde:	7bfb      	ldrb	r3, [r7, #15]
 800bce0:	3b01      	subs	r3, #1
 800bce2:	b2db      	uxtb	r3, r3
 800bce4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	dce9      	bgt.n	800bcc2 <prvUnlockQueue+0x16>
 800bcee:	e000      	b.n	800bcf2 <prvUnlockQueue+0x46>
					break;
 800bcf0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	22ff      	movs	r2, #255	; 0xff
 800bcf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bcfa:	f001 fa13 	bl	800d124 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bcfe:	f001 f9e1 	bl	800d0c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd0a:	e011      	b.n	800bd30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	691b      	ldr	r3, [r3, #16]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d012      	beq.n	800bd3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	3310      	adds	r3, #16
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f000 fc8f 	bl	800c63c <xTaskRemoveFromEventList>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d001      	beq.n	800bd28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bd24:	f000 fd64 	bl	800c7f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bd28:	7bbb      	ldrb	r3, [r7, #14]
 800bd2a:	3b01      	subs	r3, #1
 800bd2c:	b2db      	uxtb	r3, r3
 800bd2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	dce9      	bgt.n	800bd0c <prvUnlockQueue+0x60>
 800bd38:	e000      	b.n	800bd3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bd3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	22ff      	movs	r2, #255	; 0xff
 800bd40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bd44:	f001 f9ee 	bl	800d124 <vPortExitCritical>
}
 800bd48:	bf00      	nop
 800bd4a:	3710      	adds	r7, #16
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}

0800bd50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bd58:	f001 f9b4 	bl	800d0c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d102      	bne.n	800bd6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bd64:	2301      	movs	r3, #1
 800bd66:	60fb      	str	r3, [r7, #12]
 800bd68:	e001      	b.n	800bd6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bd6e:	f001 f9d9 	bl	800d124 <vPortExitCritical>

	return xReturn;
 800bd72:	68fb      	ldr	r3, [r7, #12]
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3710      	adds	r7, #16
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bd84:	f001 f99e 	bl	800d0c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d102      	bne.n	800bd9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bd94:	2301      	movs	r3, #1
 800bd96:	60fb      	str	r3, [r7, #12]
 800bd98:	e001      	b.n	800bd9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bd9e:	f001 f9c1 	bl	800d124 <vPortExitCritical>

	return xReturn;
 800bda2:	68fb      	ldr	r3, [r7, #12]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3710      	adds	r7, #16
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}

0800bdac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b08e      	sub	sp, #56	; 0x38
 800bdb0:	af04      	add	r7, sp, #16
 800bdb2:	60f8      	str	r0, [r7, #12]
 800bdb4:	60b9      	str	r1, [r7, #8]
 800bdb6:	607a      	str	r2, [r7, #4]
 800bdb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bdba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d10a      	bne.n	800bdd6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc4:	f383 8811 	msr	BASEPRI, r3
 800bdc8:	f3bf 8f6f 	isb	sy
 800bdcc:	f3bf 8f4f 	dsb	sy
 800bdd0:	623b      	str	r3, [r7, #32]
}
 800bdd2:	bf00      	nop
 800bdd4:	e7fe      	b.n	800bdd4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bdd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d10a      	bne.n	800bdf2 <xTaskCreateStatic+0x46>
	__asm volatile
 800bddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde0:	f383 8811 	msr	BASEPRI, r3
 800bde4:	f3bf 8f6f 	isb	sy
 800bde8:	f3bf 8f4f 	dsb	sy
 800bdec:	61fb      	str	r3, [r7, #28]
}
 800bdee:	bf00      	nop
 800bdf0:	e7fe      	b.n	800bdf0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bdf2:	23a0      	movs	r3, #160	; 0xa0
 800bdf4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	2ba0      	cmp	r3, #160	; 0xa0
 800bdfa:	d00a      	beq.n	800be12 <xTaskCreateStatic+0x66>
	__asm volatile
 800bdfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be00:	f383 8811 	msr	BASEPRI, r3
 800be04:	f3bf 8f6f 	isb	sy
 800be08:	f3bf 8f4f 	dsb	sy
 800be0c:	61bb      	str	r3, [r7, #24]
}
 800be0e:	bf00      	nop
 800be10:	e7fe      	b.n	800be10 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800be12:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800be14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be16:	2b00      	cmp	r3, #0
 800be18:	d01e      	beq.n	800be58 <xTaskCreateStatic+0xac>
 800be1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d01b      	beq.n	800be58 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be22:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800be24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be28:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800be2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be2c:	2202      	movs	r2, #2
 800be2e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800be32:	2300      	movs	r3, #0
 800be34:	9303      	str	r3, [sp, #12]
 800be36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be38:	9302      	str	r3, [sp, #8]
 800be3a:	f107 0314 	add.w	r3, r7, #20
 800be3e:	9301      	str	r3, [sp, #4]
 800be40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be42:	9300      	str	r3, [sp, #0]
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	687a      	ldr	r2, [r7, #4]
 800be48:	68b9      	ldr	r1, [r7, #8]
 800be4a:	68f8      	ldr	r0, [r7, #12]
 800be4c:	f000 f850 	bl	800bef0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800be52:	f000 f8f3 	bl	800c03c <prvAddNewTaskToReadyList>
 800be56:	e001      	b.n	800be5c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800be58:	2300      	movs	r3, #0
 800be5a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800be5c:	697b      	ldr	r3, [r7, #20]
	}
 800be5e:	4618      	mov	r0, r3
 800be60:	3728      	adds	r7, #40	; 0x28
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}

0800be66 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800be66:	b580      	push	{r7, lr}
 800be68:	b08c      	sub	sp, #48	; 0x30
 800be6a:	af04      	add	r7, sp, #16
 800be6c:	60f8      	str	r0, [r7, #12]
 800be6e:	60b9      	str	r1, [r7, #8]
 800be70:	603b      	str	r3, [r7, #0]
 800be72:	4613      	mov	r3, r2
 800be74:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800be76:	88fb      	ldrh	r3, [r7, #6]
 800be78:	009b      	lsls	r3, r3, #2
 800be7a:	4618      	mov	r0, r3
 800be7c:	f001 fa44 	bl	800d308 <pvPortMalloc>
 800be80:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d00e      	beq.n	800bea6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800be88:	20a0      	movs	r0, #160	; 0xa0
 800be8a:	f001 fa3d 	bl	800d308 <pvPortMalloc>
 800be8e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d003      	beq.n	800be9e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800be96:	69fb      	ldr	r3, [r7, #28]
 800be98:	697a      	ldr	r2, [r7, #20]
 800be9a:	631a      	str	r2, [r3, #48]	; 0x30
 800be9c:	e005      	b.n	800beaa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800be9e:	6978      	ldr	r0, [r7, #20]
 800bea0:	f001 fafe 	bl	800d4a0 <vPortFree>
 800bea4:	e001      	b.n	800beaa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bea6:	2300      	movs	r3, #0
 800bea8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800beaa:	69fb      	ldr	r3, [r7, #28]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d017      	beq.n	800bee0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800beb0:	69fb      	ldr	r3, [r7, #28]
 800beb2:	2200      	movs	r2, #0
 800beb4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800beb8:	88fa      	ldrh	r2, [r7, #6]
 800beba:	2300      	movs	r3, #0
 800bebc:	9303      	str	r3, [sp, #12]
 800bebe:	69fb      	ldr	r3, [r7, #28]
 800bec0:	9302      	str	r3, [sp, #8]
 800bec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec4:	9301      	str	r3, [sp, #4]
 800bec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec8:	9300      	str	r3, [sp, #0]
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	68b9      	ldr	r1, [r7, #8]
 800bece:	68f8      	ldr	r0, [r7, #12]
 800bed0:	f000 f80e 	bl	800bef0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bed4:	69f8      	ldr	r0, [r7, #28]
 800bed6:	f000 f8b1 	bl	800c03c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800beda:	2301      	movs	r3, #1
 800bedc:	61bb      	str	r3, [r7, #24]
 800bede:	e002      	b.n	800bee6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bee0:	f04f 33ff 	mov.w	r3, #4294967295
 800bee4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bee6:	69bb      	ldr	r3, [r7, #24]
	}
 800bee8:	4618      	mov	r0, r3
 800beea:	3720      	adds	r7, #32
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}

0800bef0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b088      	sub	sp, #32
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	60f8      	str	r0, [r7, #12]
 800bef8:	60b9      	str	r1, [r7, #8]
 800befa:	607a      	str	r2, [r7, #4]
 800befc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800befe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf00:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	009b      	lsls	r3, r3, #2
 800bf06:	461a      	mov	r2, r3
 800bf08:	21a5      	movs	r1, #165	; 0xa5
 800bf0a:	f002 fbb0 	bl	800e66e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bf0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bf18:	3b01      	subs	r3, #1
 800bf1a:	009b      	lsls	r3, r3, #2
 800bf1c:	4413      	add	r3, r2
 800bf1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	f023 0307 	bic.w	r3, r3, #7
 800bf26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bf28:	69bb      	ldr	r3, [r7, #24]
 800bf2a:	f003 0307 	and.w	r3, r3, #7
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d00a      	beq.n	800bf48 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	617b      	str	r3, [r7, #20]
}
 800bf44:	bf00      	nop
 800bf46:	e7fe      	b.n	800bf46 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d01f      	beq.n	800bf8e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf4e:	2300      	movs	r3, #0
 800bf50:	61fb      	str	r3, [r7, #28]
 800bf52:	e012      	b.n	800bf7a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bf54:	68ba      	ldr	r2, [r7, #8]
 800bf56:	69fb      	ldr	r3, [r7, #28]
 800bf58:	4413      	add	r3, r2
 800bf5a:	7819      	ldrb	r1, [r3, #0]
 800bf5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf5e:	69fb      	ldr	r3, [r7, #28]
 800bf60:	4413      	add	r3, r2
 800bf62:	3334      	adds	r3, #52	; 0x34
 800bf64:	460a      	mov	r2, r1
 800bf66:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bf68:	68ba      	ldr	r2, [r7, #8]
 800bf6a:	69fb      	ldr	r3, [r7, #28]
 800bf6c:	4413      	add	r3, r2
 800bf6e:	781b      	ldrb	r3, [r3, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d006      	beq.n	800bf82 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf74:	69fb      	ldr	r3, [r7, #28]
 800bf76:	3301      	adds	r3, #1
 800bf78:	61fb      	str	r3, [r7, #28]
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	2b0f      	cmp	r3, #15
 800bf7e:	d9e9      	bls.n	800bf54 <prvInitialiseNewTask+0x64>
 800bf80:	e000      	b.n	800bf84 <prvInitialiseNewTask+0x94>
			{
				break;
 800bf82:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bf84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf86:	2200      	movs	r2, #0
 800bf88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bf8c:	e003      	b.n	800bf96 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bf8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf90:	2200      	movs	r2, #0
 800bf92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bf96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf98:	2b06      	cmp	r3, #6
 800bf9a:	d901      	bls.n	800bfa0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bf9c:	2306      	movs	r3, #6
 800bf9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bfa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfa4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bfa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfaa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bfac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfae:	2200      	movs	r2, #0
 800bfb0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bfb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfb4:	3304      	adds	r3, #4
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	f7ff f902 	bl	800b1c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bfbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfbe:	3318      	adds	r3, #24
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f7ff f8fd 	bl	800b1c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bfc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfce:	f1c3 0207 	rsb	r2, r3, #7
 800bfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bfd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bfdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bfe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bfec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfee:	334c      	adds	r3, #76	; 0x4c
 800bff0:	224c      	movs	r2, #76	; 0x4c
 800bff2:	2100      	movs	r1, #0
 800bff4:	4618      	mov	r0, r3
 800bff6:	f002 fb3a 	bl	800e66e <memset>
 800bffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffc:	4a0c      	ldr	r2, [pc, #48]	; (800c030 <prvInitialiseNewTask+0x140>)
 800bffe:	651a      	str	r2, [r3, #80]	; 0x50
 800c000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c002:	4a0c      	ldr	r2, [pc, #48]	; (800c034 <prvInitialiseNewTask+0x144>)
 800c004:	655a      	str	r2, [r3, #84]	; 0x54
 800c006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c008:	4a0b      	ldr	r2, [pc, #44]	; (800c038 <prvInitialiseNewTask+0x148>)
 800c00a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c00c:	683a      	ldr	r2, [r7, #0]
 800c00e:	68f9      	ldr	r1, [r7, #12]
 800c010:	69b8      	ldr	r0, [r7, #24]
 800c012:	f000 ff2d 	bl	800ce70 <pxPortInitialiseStack>
 800c016:	4602      	mov	r2, r0
 800c018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c01a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d002      	beq.n	800c028 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c026:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c028:	bf00      	nop
 800c02a:	3720      	adds	r7, #32
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}
 800c030:	20008b24 	.word	0x20008b24
 800c034:	20008b8c 	.word	0x20008b8c
 800c038:	20008bf4 	.word	0x20008bf4

0800c03c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b082      	sub	sp, #8
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c044:	f001 f83e 	bl	800d0c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c048:	4b2a      	ldr	r3, [pc, #168]	; (800c0f4 <prvAddNewTaskToReadyList+0xb8>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	3301      	adds	r3, #1
 800c04e:	4a29      	ldr	r2, [pc, #164]	; (800c0f4 <prvAddNewTaskToReadyList+0xb8>)
 800c050:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c052:	4b29      	ldr	r3, [pc, #164]	; (800c0f8 <prvAddNewTaskToReadyList+0xbc>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d109      	bne.n	800c06e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c05a:	4a27      	ldr	r2, [pc, #156]	; (800c0f8 <prvAddNewTaskToReadyList+0xbc>)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c060:	4b24      	ldr	r3, [pc, #144]	; (800c0f4 <prvAddNewTaskToReadyList+0xb8>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	2b01      	cmp	r3, #1
 800c066:	d110      	bne.n	800c08a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c068:	f000 fbe6 	bl	800c838 <prvInitialiseTaskLists>
 800c06c:	e00d      	b.n	800c08a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c06e:	4b23      	ldr	r3, [pc, #140]	; (800c0fc <prvAddNewTaskToReadyList+0xc0>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d109      	bne.n	800c08a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c076:	4b20      	ldr	r3, [pc, #128]	; (800c0f8 <prvAddNewTaskToReadyList+0xbc>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c080:	429a      	cmp	r2, r3
 800c082:	d802      	bhi.n	800c08a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c084:	4a1c      	ldr	r2, [pc, #112]	; (800c0f8 <prvAddNewTaskToReadyList+0xbc>)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c08a:	4b1d      	ldr	r3, [pc, #116]	; (800c100 <prvAddNewTaskToReadyList+0xc4>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	3301      	adds	r3, #1
 800c090:	4a1b      	ldr	r2, [pc, #108]	; (800c100 <prvAddNewTaskToReadyList+0xc4>)
 800c092:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c098:	2201      	movs	r2, #1
 800c09a:	409a      	lsls	r2, r3
 800c09c:	4b19      	ldr	r3, [pc, #100]	; (800c104 <prvAddNewTaskToReadyList+0xc8>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	4a18      	ldr	r2, [pc, #96]	; (800c104 <prvAddNewTaskToReadyList+0xc8>)
 800c0a4:	6013      	str	r3, [r2, #0]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0aa:	4613      	mov	r3, r2
 800c0ac:	009b      	lsls	r3, r3, #2
 800c0ae:	4413      	add	r3, r2
 800c0b0:	009b      	lsls	r3, r3, #2
 800c0b2:	4a15      	ldr	r2, [pc, #84]	; (800c108 <prvAddNewTaskToReadyList+0xcc>)
 800c0b4:	441a      	add	r2, r3
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	3304      	adds	r3, #4
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4610      	mov	r0, r2
 800c0be:	f7ff f88c 	bl	800b1da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c0c2:	f001 f82f 	bl	800d124 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c0c6:	4b0d      	ldr	r3, [pc, #52]	; (800c0fc <prvAddNewTaskToReadyList+0xc0>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00e      	beq.n	800c0ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c0ce:	4b0a      	ldr	r3, [pc, #40]	; (800c0f8 <prvAddNewTaskToReadyList+0xbc>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d207      	bcs.n	800c0ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c0dc:	4b0b      	ldr	r3, [pc, #44]	; (800c10c <prvAddNewTaskToReadyList+0xd0>)
 800c0de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0e2:	601a      	str	r2, [r3, #0]
 800c0e4:	f3bf 8f4f 	dsb	sy
 800c0e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c0ec:	bf00      	nop
 800c0ee:	3708      	adds	r7, #8
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}
 800c0f4:	200015a0 	.word	0x200015a0
 800c0f8:	200014a0 	.word	0x200014a0
 800c0fc:	200015ac 	.word	0x200015ac
 800c100:	200015bc 	.word	0x200015bc
 800c104:	200015a8 	.word	0x200015a8
 800c108:	200014a4 	.word	0x200014a4
 800c10c:	e000ed04 	.word	0xe000ed04

0800c110 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c118:	2300      	movs	r3, #0
 800c11a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d017      	beq.n	800c152 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c122:	4b13      	ldr	r3, [pc, #76]	; (800c170 <vTaskDelay+0x60>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d00a      	beq.n	800c140 <vTaskDelay+0x30>
	__asm volatile
 800c12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12e:	f383 8811 	msr	BASEPRI, r3
 800c132:	f3bf 8f6f 	isb	sy
 800c136:	f3bf 8f4f 	dsb	sy
 800c13a:	60bb      	str	r3, [r7, #8]
}
 800c13c:	bf00      	nop
 800c13e:	e7fe      	b.n	800c13e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c140:	f000 f884 	bl	800c24c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c144:	2100      	movs	r1, #0
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	f000 fe2c 	bl	800cda4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c14c:	f000 f88c 	bl	800c268 <xTaskResumeAll>
 800c150:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d107      	bne.n	800c168 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c158:	4b06      	ldr	r3, [pc, #24]	; (800c174 <vTaskDelay+0x64>)
 800c15a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c15e:	601a      	str	r2, [r3, #0]
 800c160:	f3bf 8f4f 	dsb	sy
 800c164:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c168:	bf00      	nop
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}
 800c170:	200015c8 	.word	0x200015c8
 800c174:	e000ed04 	.word	0xe000ed04

0800c178 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b08a      	sub	sp, #40	; 0x28
 800c17c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c17e:	2300      	movs	r3, #0
 800c180:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c182:	2300      	movs	r3, #0
 800c184:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c186:	463a      	mov	r2, r7
 800c188:	1d39      	adds	r1, r7, #4
 800c18a:	f107 0308 	add.w	r3, r7, #8
 800c18e:	4618      	mov	r0, r3
 800c190:	f7f5 f900 	bl	8001394 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c194:	6839      	ldr	r1, [r7, #0]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	68ba      	ldr	r2, [r7, #8]
 800c19a:	9202      	str	r2, [sp, #8]
 800c19c:	9301      	str	r3, [sp, #4]
 800c19e:	2300      	movs	r3, #0
 800c1a0:	9300      	str	r3, [sp, #0]
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	460a      	mov	r2, r1
 800c1a6:	4921      	ldr	r1, [pc, #132]	; (800c22c <vTaskStartScheduler+0xb4>)
 800c1a8:	4821      	ldr	r0, [pc, #132]	; (800c230 <vTaskStartScheduler+0xb8>)
 800c1aa:	f7ff fdff 	bl	800bdac <xTaskCreateStatic>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	4a20      	ldr	r2, [pc, #128]	; (800c234 <vTaskStartScheduler+0xbc>)
 800c1b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c1b4:	4b1f      	ldr	r3, [pc, #124]	; (800c234 <vTaskStartScheduler+0xbc>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d002      	beq.n	800c1c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	617b      	str	r3, [r7, #20]
 800c1c0:	e001      	b.n	800c1c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c1c6:	697b      	ldr	r3, [r7, #20]
 800c1c8:	2b01      	cmp	r3, #1
 800c1ca:	d11b      	bne.n	800c204 <vTaskStartScheduler+0x8c>
	__asm volatile
 800c1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1d0:	f383 8811 	msr	BASEPRI, r3
 800c1d4:	f3bf 8f6f 	isb	sy
 800c1d8:	f3bf 8f4f 	dsb	sy
 800c1dc:	613b      	str	r3, [r7, #16]
}
 800c1de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c1e0:	4b15      	ldr	r3, [pc, #84]	; (800c238 <vTaskStartScheduler+0xc0>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	334c      	adds	r3, #76	; 0x4c
 800c1e6:	4a15      	ldr	r2, [pc, #84]	; (800c23c <vTaskStartScheduler+0xc4>)
 800c1e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c1ea:	4b15      	ldr	r3, [pc, #84]	; (800c240 <vTaskStartScheduler+0xc8>)
 800c1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800c1f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c1f2:	4b14      	ldr	r3, [pc, #80]	; (800c244 <vTaskStartScheduler+0xcc>)
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c1f8:	4b13      	ldr	r3, [pc, #76]	; (800c248 <vTaskStartScheduler+0xd0>)
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c1fe:	f000 febf 	bl	800cf80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c202:	e00e      	b.n	800c222 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c20a:	d10a      	bne.n	800c222 <vTaskStartScheduler+0xaa>
	__asm volatile
 800c20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c210:	f383 8811 	msr	BASEPRI, r3
 800c214:	f3bf 8f6f 	isb	sy
 800c218:	f3bf 8f4f 	dsb	sy
 800c21c:	60fb      	str	r3, [r7, #12]
}
 800c21e:	bf00      	nop
 800c220:	e7fe      	b.n	800c220 <vTaskStartScheduler+0xa8>
}
 800c222:	bf00      	nop
 800c224:	3718      	adds	r7, #24
 800c226:	46bd      	mov	sp, r7
 800c228:	bd80      	pop	{r7, pc}
 800c22a:	bf00      	nop
 800c22c:	08014020 	.word	0x08014020
 800c230:	0800c809 	.word	0x0800c809
 800c234:	200015c4 	.word	0x200015c4
 800c238:	200014a0 	.word	0x200014a0
 800c23c:	20000130 	.word	0x20000130
 800c240:	200015c0 	.word	0x200015c0
 800c244:	200015ac 	.word	0x200015ac
 800c248:	200015a4 	.word	0x200015a4

0800c24c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c24c:	b480      	push	{r7}
 800c24e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c250:	4b04      	ldr	r3, [pc, #16]	; (800c264 <vTaskSuspendAll+0x18>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	3301      	adds	r3, #1
 800c256:	4a03      	ldr	r2, [pc, #12]	; (800c264 <vTaskSuspendAll+0x18>)
 800c258:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c25a:	bf00      	nop
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr
 800c264:	200015c8 	.word	0x200015c8

0800c268 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b084      	sub	sp, #16
 800c26c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c26e:	2300      	movs	r3, #0
 800c270:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c272:	2300      	movs	r3, #0
 800c274:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c276:	4b41      	ldr	r3, [pc, #260]	; (800c37c <xTaskResumeAll+0x114>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d10a      	bne.n	800c294 <xTaskResumeAll+0x2c>
	__asm volatile
 800c27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c282:	f383 8811 	msr	BASEPRI, r3
 800c286:	f3bf 8f6f 	isb	sy
 800c28a:	f3bf 8f4f 	dsb	sy
 800c28e:	603b      	str	r3, [r7, #0]
}
 800c290:	bf00      	nop
 800c292:	e7fe      	b.n	800c292 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c294:	f000 ff16 	bl	800d0c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c298:	4b38      	ldr	r3, [pc, #224]	; (800c37c <xTaskResumeAll+0x114>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	3b01      	subs	r3, #1
 800c29e:	4a37      	ldr	r2, [pc, #220]	; (800c37c <xTaskResumeAll+0x114>)
 800c2a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2a2:	4b36      	ldr	r3, [pc, #216]	; (800c37c <xTaskResumeAll+0x114>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d161      	bne.n	800c36e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c2aa:	4b35      	ldr	r3, [pc, #212]	; (800c380 <xTaskResumeAll+0x118>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d05d      	beq.n	800c36e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2b2:	e02e      	b.n	800c312 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2b4:	4b33      	ldr	r3, [pc, #204]	; (800c384 <xTaskResumeAll+0x11c>)
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	3318      	adds	r3, #24
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	f7fe ffe7 	bl	800b294 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	3304      	adds	r3, #4
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f7fe ffe2 	bl	800b294 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	409a      	lsls	r2, r3
 800c2d8:	4b2b      	ldr	r3, [pc, #172]	; (800c388 <xTaskResumeAll+0x120>)
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	4a2a      	ldr	r2, [pc, #168]	; (800c388 <xTaskResumeAll+0x120>)
 800c2e0:	6013      	str	r3, [r2, #0]
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	4413      	add	r3, r2
 800c2ec:	009b      	lsls	r3, r3, #2
 800c2ee:	4a27      	ldr	r2, [pc, #156]	; (800c38c <xTaskResumeAll+0x124>)
 800c2f0:	441a      	add	r2, r3
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	3304      	adds	r3, #4
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	4610      	mov	r0, r2
 800c2fa:	f7fe ff6e 	bl	800b1da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c302:	4b23      	ldr	r3, [pc, #140]	; (800c390 <xTaskResumeAll+0x128>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c308:	429a      	cmp	r2, r3
 800c30a:	d302      	bcc.n	800c312 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c30c:	4b21      	ldr	r3, [pc, #132]	; (800c394 <xTaskResumeAll+0x12c>)
 800c30e:	2201      	movs	r2, #1
 800c310:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c312:	4b1c      	ldr	r3, [pc, #112]	; (800c384 <xTaskResumeAll+0x11c>)
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d1cc      	bne.n	800c2b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d001      	beq.n	800c324 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c320:	f000 fb64 	bl	800c9ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c324:	4b1c      	ldr	r3, [pc, #112]	; (800c398 <xTaskResumeAll+0x130>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d010      	beq.n	800c352 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c330:	f000 f846 	bl	800c3c0 <xTaskIncrementTick>
 800c334:	4603      	mov	r3, r0
 800c336:	2b00      	cmp	r3, #0
 800c338:	d002      	beq.n	800c340 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c33a:	4b16      	ldr	r3, [pc, #88]	; (800c394 <xTaskResumeAll+0x12c>)
 800c33c:	2201      	movs	r2, #1
 800c33e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	3b01      	subs	r3, #1
 800c344:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d1f1      	bne.n	800c330 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c34c:	4b12      	ldr	r3, [pc, #72]	; (800c398 <xTaskResumeAll+0x130>)
 800c34e:	2200      	movs	r2, #0
 800c350:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c352:	4b10      	ldr	r3, [pc, #64]	; (800c394 <xTaskResumeAll+0x12c>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d009      	beq.n	800c36e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c35a:	2301      	movs	r3, #1
 800c35c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c35e:	4b0f      	ldr	r3, [pc, #60]	; (800c39c <xTaskResumeAll+0x134>)
 800c360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c364:	601a      	str	r2, [r3, #0]
 800c366:	f3bf 8f4f 	dsb	sy
 800c36a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c36e:	f000 fed9 	bl	800d124 <vPortExitCritical>

	return xAlreadyYielded;
 800c372:	68bb      	ldr	r3, [r7, #8]
}
 800c374:	4618      	mov	r0, r3
 800c376:	3710      	adds	r7, #16
 800c378:	46bd      	mov	sp, r7
 800c37a:	bd80      	pop	{r7, pc}
 800c37c:	200015c8 	.word	0x200015c8
 800c380:	200015a0 	.word	0x200015a0
 800c384:	20001560 	.word	0x20001560
 800c388:	200015a8 	.word	0x200015a8
 800c38c:	200014a4 	.word	0x200014a4
 800c390:	200014a0 	.word	0x200014a0
 800c394:	200015b4 	.word	0x200015b4
 800c398:	200015b0 	.word	0x200015b0
 800c39c:	e000ed04 	.word	0xe000ed04

0800c3a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b083      	sub	sp, #12
 800c3a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c3a6:	4b05      	ldr	r3, [pc, #20]	; (800c3bc <xTaskGetTickCount+0x1c>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c3ac:	687b      	ldr	r3, [r7, #4]
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	370c      	adds	r7, #12
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr
 800c3ba:	bf00      	nop
 800c3bc:	200015a4 	.word	0x200015a4

0800c3c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b086      	sub	sp, #24
 800c3c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3ca:	4b4e      	ldr	r3, [pc, #312]	; (800c504 <xTaskIncrementTick+0x144>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	f040 808e 	bne.w	800c4f0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c3d4:	4b4c      	ldr	r3, [pc, #304]	; (800c508 <xTaskIncrementTick+0x148>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c3dc:	4a4a      	ldr	r2, [pc, #296]	; (800c508 <xTaskIncrementTick+0x148>)
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d120      	bne.n	800c42a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c3e8:	4b48      	ldr	r3, [pc, #288]	; (800c50c <xTaskIncrementTick+0x14c>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d00a      	beq.n	800c408 <xTaskIncrementTick+0x48>
	__asm volatile
 800c3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f6:	f383 8811 	msr	BASEPRI, r3
 800c3fa:	f3bf 8f6f 	isb	sy
 800c3fe:	f3bf 8f4f 	dsb	sy
 800c402:	603b      	str	r3, [r7, #0]
}
 800c404:	bf00      	nop
 800c406:	e7fe      	b.n	800c406 <xTaskIncrementTick+0x46>
 800c408:	4b40      	ldr	r3, [pc, #256]	; (800c50c <xTaskIncrementTick+0x14c>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	60fb      	str	r3, [r7, #12]
 800c40e:	4b40      	ldr	r3, [pc, #256]	; (800c510 <xTaskIncrementTick+0x150>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	4a3e      	ldr	r2, [pc, #248]	; (800c50c <xTaskIncrementTick+0x14c>)
 800c414:	6013      	str	r3, [r2, #0]
 800c416:	4a3e      	ldr	r2, [pc, #248]	; (800c510 <xTaskIncrementTick+0x150>)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	6013      	str	r3, [r2, #0]
 800c41c:	4b3d      	ldr	r3, [pc, #244]	; (800c514 <xTaskIncrementTick+0x154>)
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	3301      	adds	r3, #1
 800c422:	4a3c      	ldr	r2, [pc, #240]	; (800c514 <xTaskIncrementTick+0x154>)
 800c424:	6013      	str	r3, [r2, #0]
 800c426:	f000 fae1 	bl	800c9ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c42a:	4b3b      	ldr	r3, [pc, #236]	; (800c518 <xTaskIncrementTick+0x158>)
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	693a      	ldr	r2, [r7, #16]
 800c430:	429a      	cmp	r2, r3
 800c432:	d348      	bcc.n	800c4c6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c434:	4b35      	ldr	r3, [pc, #212]	; (800c50c <xTaskIncrementTick+0x14c>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d104      	bne.n	800c448 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c43e:	4b36      	ldr	r3, [pc, #216]	; (800c518 <xTaskIncrementTick+0x158>)
 800c440:	f04f 32ff 	mov.w	r2, #4294967295
 800c444:	601a      	str	r2, [r3, #0]
					break;
 800c446:	e03e      	b.n	800c4c6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c448:	4b30      	ldr	r3, [pc, #192]	; (800c50c <xTaskIncrementTick+0x14c>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	68db      	ldr	r3, [r3, #12]
 800c44e:	68db      	ldr	r3, [r3, #12]
 800c450:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	685b      	ldr	r3, [r3, #4]
 800c456:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c458:	693a      	ldr	r2, [r7, #16]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d203      	bcs.n	800c468 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c460:	4a2d      	ldr	r2, [pc, #180]	; (800c518 <xTaskIncrementTick+0x158>)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c466:	e02e      	b.n	800c4c6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	3304      	adds	r3, #4
 800c46c:	4618      	mov	r0, r3
 800c46e:	f7fe ff11 	bl	800b294 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c476:	2b00      	cmp	r3, #0
 800c478:	d004      	beq.n	800c484 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	3318      	adds	r3, #24
 800c47e:	4618      	mov	r0, r3
 800c480:	f7fe ff08 	bl	800b294 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c488:	2201      	movs	r2, #1
 800c48a:	409a      	lsls	r2, r3
 800c48c:	4b23      	ldr	r3, [pc, #140]	; (800c51c <xTaskIncrementTick+0x15c>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	4313      	orrs	r3, r2
 800c492:	4a22      	ldr	r2, [pc, #136]	; (800c51c <xTaskIncrementTick+0x15c>)
 800c494:	6013      	str	r3, [r2, #0]
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c49a:	4613      	mov	r3, r2
 800c49c:	009b      	lsls	r3, r3, #2
 800c49e:	4413      	add	r3, r2
 800c4a0:	009b      	lsls	r3, r3, #2
 800c4a2:	4a1f      	ldr	r2, [pc, #124]	; (800c520 <xTaskIncrementTick+0x160>)
 800c4a4:	441a      	add	r2, r3
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	3304      	adds	r3, #4
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	4610      	mov	r0, r2
 800c4ae:	f7fe fe94 	bl	800b1da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4b6:	4b1b      	ldr	r3, [pc, #108]	; (800c524 <xTaskIncrementTick+0x164>)
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4bc:	429a      	cmp	r2, r3
 800c4be:	d3b9      	bcc.n	800c434 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c4c4:	e7b6      	b.n	800c434 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c4c6:	4b17      	ldr	r3, [pc, #92]	; (800c524 <xTaskIncrementTick+0x164>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4cc:	4914      	ldr	r1, [pc, #80]	; (800c520 <xTaskIncrementTick+0x160>)
 800c4ce:	4613      	mov	r3, r2
 800c4d0:	009b      	lsls	r3, r3, #2
 800c4d2:	4413      	add	r3, r2
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	440b      	add	r3, r1
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	d901      	bls.n	800c4e2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c4e2:	4b11      	ldr	r3, [pc, #68]	; (800c528 <xTaskIncrementTick+0x168>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d007      	beq.n	800c4fa <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	617b      	str	r3, [r7, #20]
 800c4ee:	e004      	b.n	800c4fa <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c4f0:	4b0e      	ldr	r3, [pc, #56]	; (800c52c <xTaskIncrementTick+0x16c>)
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	4a0d      	ldr	r2, [pc, #52]	; (800c52c <xTaskIncrementTick+0x16c>)
 800c4f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c4fa:	697b      	ldr	r3, [r7, #20]
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3718      	adds	r7, #24
 800c500:	46bd      	mov	sp, r7
 800c502:	bd80      	pop	{r7, pc}
 800c504:	200015c8 	.word	0x200015c8
 800c508:	200015a4 	.word	0x200015a4
 800c50c:	20001558 	.word	0x20001558
 800c510:	2000155c 	.word	0x2000155c
 800c514:	200015b8 	.word	0x200015b8
 800c518:	200015c0 	.word	0x200015c0
 800c51c:	200015a8 	.word	0x200015a8
 800c520:	200014a4 	.word	0x200014a4
 800c524:	200014a0 	.word	0x200014a0
 800c528:	200015b4 	.word	0x200015b4
 800c52c:	200015b0 	.word	0x200015b0

0800c530 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c530:	b480      	push	{r7}
 800c532:	b087      	sub	sp, #28
 800c534:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c536:	4b29      	ldr	r3, [pc, #164]	; (800c5dc <vTaskSwitchContext+0xac>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d003      	beq.n	800c546 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c53e:	4b28      	ldr	r3, [pc, #160]	; (800c5e0 <vTaskSwitchContext+0xb0>)
 800c540:	2201      	movs	r2, #1
 800c542:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c544:	e044      	b.n	800c5d0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800c546:	4b26      	ldr	r3, [pc, #152]	; (800c5e0 <vTaskSwitchContext+0xb0>)
 800c548:	2200      	movs	r2, #0
 800c54a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c54c:	4b25      	ldr	r3, [pc, #148]	; (800c5e4 <vTaskSwitchContext+0xb4>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	fab3 f383 	clz	r3, r3
 800c558:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c55a:	7afb      	ldrb	r3, [r7, #11]
 800c55c:	f1c3 031f 	rsb	r3, r3, #31
 800c560:	617b      	str	r3, [r7, #20]
 800c562:	4921      	ldr	r1, [pc, #132]	; (800c5e8 <vTaskSwitchContext+0xb8>)
 800c564:	697a      	ldr	r2, [r7, #20]
 800c566:	4613      	mov	r3, r2
 800c568:	009b      	lsls	r3, r3, #2
 800c56a:	4413      	add	r3, r2
 800c56c:	009b      	lsls	r3, r3, #2
 800c56e:	440b      	add	r3, r1
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d10a      	bne.n	800c58c <vTaskSwitchContext+0x5c>
	__asm volatile
 800c576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c57a:	f383 8811 	msr	BASEPRI, r3
 800c57e:	f3bf 8f6f 	isb	sy
 800c582:	f3bf 8f4f 	dsb	sy
 800c586:	607b      	str	r3, [r7, #4]
}
 800c588:	bf00      	nop
 800c58a:	e7fe      	b.n	800c58a <vTaskSwitchContext+0x5a>
 800c58c:	697a      	ldr	r2, [r7, #20]
 800c58e:	4613      	mov	r3, r2
 800c590:	009b      	lsls	r3, r3, #2
 800c592:	4413      	add	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	4a14      	ldr	r2, [pc, #80]	; (800c5e8 <vTaskSwitchContext+0xb8>)
 800c598:	4413      	add	r3, r2
 800c59a:	613b      	str	r3, [r7, #16]
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	685a      	ldr	r2, [r3, #4]
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	605a      	str	r2, [r3, #4]
 800c5a6:	693b      	ldr	r3, [r7, #16]
 800c5a8:	685a      	ldr	r2, [r3, #4]
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	3308      	adds	r3, #8
 800c5ae:	429a      	cmp	r2, r3
 800c5b0:	d104      	bne.n	800c5bc <vTaskSwitchContext+0x8c>
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	685b      	ldr	r3, [r3, #4]
 800c5b6:	685a      	ldr	r2, [r3, #4]
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	605a      	str	r2, [r3, #4]
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	68db      	ldr	r3, [r3, #12]
 800c5c2:	4a0a      	ldr	r2, [pc, #40]	; (800c5ec <vTaskSwitchContext+0xbc>)
 800c5c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c5c6:	4b09      	ldr	r3, [pc, #36]	; (800c5ec <vTaskSwitchContext+0xbc>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	334c      	adds	r3, #76	; 0x4c
 800c5cc:	4a08      	ldr	r2, [pc, #32]	; (800c5f0 <vTaskSwitchContext+0xc0>)
 800c5ce:	6013      	str	r3, [r2, #0]
}
 800c5d0:	bf00      	nop
 800c5d2:	371c      	adds	r7, #28
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr
 800c5dc:	200015c8 	.word	0x200015c8
 800c5e0:	200015b4 	.word	0x200015b4
 800c5e4:	200015a8 	.word	0x200015a8
 800c5e8:	200014a4 	.word	0x200014a4
 800c5ec:	200014a0 	.word	0x200014a0
 800c5f0:	20000130 	.word	0x20000130

0800c5f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b084      	sub	sp, #16
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d10a      	bne.n	800c61a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c608:	f383 8811 	msr	BASEPRI, r3
 800c60c:	f3bf 8f6f 	isb	sy
 800c610:	f3bf 8f4f 	dsb	sy
 800c614:	60fb      	str	r3, [r7, #12]
}
 800c616:	bf00      	nop
 800c618:	e7fe      	b.n	800c618 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c61a:	4b07      	ldr	r3, [pc, #28]	; (800c638 <vTaskPlaceOnEventList+0x44>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	3318      	adds	r3, #24
 800c620:	4619      	mov	r1, r3
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f7fe fdfd 	bl	800b222 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c628:	2101      	movs	r1, #1
 800c62a:	6838      	ldr	r0, [r7, #0]
 800c62c:	f000 fbba 	bl	800cda4 <prvAddCurrentTaskToDelayedList>
}
 800c630:	bf00      	nop
 800c632:	3710      	adds	r7, #16
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}
 800c638:	200014a0 	.word	0x200014a0

0800c63c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b086      	sub	sp, #24
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	68db      	ldr	r3, [r3, #12]
 800c648:	68db      	ldr	r3, [r3, #12]
 800c64a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d10a      	bne.n	800c668 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c652:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c656:	f383 8811 	msr	BASEPRI, r3
 800c65a:	f3bf 8f6f 	isb	sy
 800c65e:	f3bf 8f4f 	dsb	sy
 800c662:	60fb      	str	r3, [r7, #12]
}
 800c664:	bf00      	nop
 800c666:	e7fe      	b.n	800c666 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c668:	693b      	ldr	r3, [r7, #16]
 800c66a:	3318      	adds	r3, #24
 800c66c:	4618      	mov	r0, r3
 800c66e:	f7fe fe11 	bl	800b294 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c672:	4b1d      	ldr	r3, [pc, #116]	; (800c6e8 <xTaskRemoveFromEventList+0xac>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d11c      	bne.n	800c6b4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c67a:	693b      	ldr	r3, [r7, #16]
 800c67c:	3304      	adds	r3, #4
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fe fe08 	bl	800b294 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c684:	693b      	ldr	r3, [r7, #16]
 800c686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c688:	2201      	movs	r2, #1
 800c68a:	409a      	lsls	r2, r3
 800c68c:	4b17      	ldr	r3, [pc, #92]	; (800c6ec <xTaskRemoveFromEventList+0xb0>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4313      	orrs	r3, r2
 800c692:	4a16      	ldr	r2, [pc, #88]	; (800c6ec <xTaskRemoveFromEventList+0xb0>)
 800c694:	6013      	str	r3, [r2, #0]
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c69a:	4613      	mov	r3, r2
 800c69c:	009b      	lsls	r3, r3, #2
 800c69e:	4413      	add	r3, r2
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	4a13      	ldr	r2, [pc, #76]	; (800c6f0 <xTaskRemoveFromEventList+0xb4>)
 800c6a4:	441a      	add	r2, r3
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	3304      	adds	r3, #4
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	4610      	mov	r0, r2
 800c6ae:	f7fe fd94 	bl	800b1da <vListInsertEnd>
 800c6b2:	e005      	b.n	800c6c0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	3318      	adds	r3, #24
 800c6b8:	4619      	mov	r1, r3
 800c6ba:	480e      	ldr	r0, [pc, #56]	; (800c6f4 <xTaskRemoveFromEventList+0xb8>)
 800c6bc:	f7fe fd8d 	bl	800b1da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6c4:	4b0c      	ldr	r3, [pc, #48]	; (800c6f8 <xTaskRemoveFromEventList+0xbc>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ca:	429a      	cmp	r2, r3
 800c6cc:	d905      	bls.n	800c6da <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c6d2:	4b0a      	ldr	r3, [pc, #40]	; (800c6fc <xTaskRemoveFromEventList+0xc0>)
 800c6d4:	2201      	movs	r2, #1
 800c6d6:	601a      	str	r2, [r3, #0]
 800c6d8:	e001      	b.n	800c6de <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c6de:	697b      	ldr	r3, [r7, #20]
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3718      	adds	r7, #24
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}
 800c6e8:	200015c8 	.word	0x200015c8
 800c6ec:	200015a8 	.word	0x200015a8
 800c6f0:	200014a4 	.word	0x200014a4
 800c6f4:	20001560 	.word	0x20001560
 800c6f8:	200014a0 	.word	0x200014a0
 800c6fc:	200015b4 	.word	0x200015b4

0800c700 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c700:	b480      	push	{r7}
 800c702:	b083      	sub	sp, #12
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c708:	4b06      	ldr	r3, [pc, #24]	; (800c724 <vTaskInternalSetTimeOutState+0x24>)
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c710:	4b05      	ldr	r3, [pc, #20]	; (800c728 <vTaskInternalSetTimeOutState+0x28>)
 800c712:	681a      	ldr	r2, [r3, #0]
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	605a      	str	r2, [r3, #4]
}
 800c718:	bf00      	nop
 800c71a:	370c      	adds	r7, #12
 800c71c:	46bd      	mov	sp, r7
 800c71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c722:	4770      	bx	lr
 800c724:	200015b8 	.word	0x200015b8
 800c728:	200015a4 	.word	0x200015a4

0800c72c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b088      	sub	sp, #32
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
 800c734:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d10a      	bne.n	800c752 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c740:	f383 8811 	msr	BASEPRI, r3
 800c744:	f3bf 8f6f 	isb	sy
 800c748:	f3bf 8f4f 	dsb	sy
 800c74c:	613b      	str	r3, [r7, #16]
}
 800c74e:	bf00      	nop
 800c750:	e7fe      	b.n	800c750 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d10a      	bne.n	800c76e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c75c:	f383 8811 	msr	BASEPRI, r3
 800c760:	f3bf 8f6f 	isb	sy
 800c764:	f3bf 8f4f 	dsb	sy
 800c768:	60fb      	str	r3, [r7, #12]
}
 800c76a:	bf00      	nop
 800c76c:	e7fe      	b.n	800c76c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c76e:	f000 fca9 	bl	800d0c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c772:	4b1d      	ldr	r3, [pc, #116]	; (800c7e8 <xTaskCheckForTimeOut+0xbc>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	69ba      	ldr	r2, [r7, #24]
 800c77e:	1ad3      	subs	r3, r2, r3
 800c780:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c78a:	d102      	bne.n	800c792 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c78c:	2300      	movs	r3, #0
 800c78e:	61fb      	str	r3, [r7, #28]
 800c790:	e023      	b.n	800c7da <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681a      	ldr	r2, [r3, #0]
 800c796:	4b15      	ldr	r3, [pc, #84]	; (800c7ec <xTaskCheckForTimeOut+0xc0>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d007      	beq.n	800c7ae <xTaskCheckForTimeOut+0x82>
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	69ba      	ldr	r2, [r7, #24]
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	d302      	bcc.n	800c7ae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	61fb      	str	r3, [r7, #28]
 800c7ac:	e015      	b.n	800c7da <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	697a      	ldr	r2, [r7, #20]
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d20b      	bcs.n	800c7d0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	681a      	ldr	r2, [r3, #0]
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	1ad2      	subs	r2, r2, r3
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c7c4:	6878      	ldr	r0, [r7, #4]
 800c7c6:	f7ff ff9b 	bl	800c700 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	61fb      	str	r3, [r7, #28]
 800c7ce:	e004      	b.n	800c7da <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c7da:	f000 fca3 	bl	800d124 <vPortExitCritical>

	return xReturn;
 800c7de:	69fb      	ldr	r3, [r7, #28]
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3720      	adds	r7, #32
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}
 800c7e8:	200015a4 	.word	0x200015a4
 800c7ec:	200015b8 	.word	0x200015b8

0800c7f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c7f4:	4b03      	ldr	r3, [pc, #12]	; (800c804 <vTaskMissedYield+0x14>)
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	601a      	str	r2, [r3, #0]
}
 800c7fa:	bf00      	nop
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr
 800c804:	200015b4 	.word	0x200015b4

0800c808 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b082      	sub	sp, #8
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c810:	f000 f852 	bl	800c8b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c814:	4b06      	ldr	r3, [pc, #24]	; (800c830 <prvIdleTask+0x28>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	2b01      	cmp	r3, #1
 800c81a:	d9f9      	bls.n	800c810 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c81c:	4b05      	ldr	r3, [pc, #20]	; (800c834 <prvIdleTask+0x2c>)
 800c81e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c822:	601a      	str	r2, [r3, #0]
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c82c:	e7f0      	b.n	800c810 <prvIdleTask+0x8>
 800c82e:	bf00      	nop
 800c830:	200014a4 	.word	0x200014a4
 800c834:	e000ed04 	.word	0xe000ed04

0800c838 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c83e:	2300      	movs	r3, #0
 800c840:	607b      	str	r3, [r7, #4]
 800c842:	e00c      	b.n	800c85e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c844:	687a      	ldr	r2, [r7, #4]
 800c846:	4613      	mov	r3, r2
 800c848:	009b      	lsls	r3, r3, #2
 800c84a:	4413      	add	r3, r2
 800c84c:	009b      	lsls	r3, r3, #2
 800c84e:	4a12      	ldr	r2, [pc, #72]	; (800c898 <prvInitialiseTaskLists+0x60>)
 800c850:	4413      	add	r3, r2
 800c852:	4618      	mov	r0, r3
 800c854:	f7fe fc94 	bl	800b180 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	3301      	adds	r3, #1
 800c85c:	607b      	str	r3, [r7, #4]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2b06      	cmp	r3, #6
 800c862:	d9ef      	bls.n	800c844 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c864:	480d      	ldr	r0, [pc, #52]	; (800c89c <prvInitialiseTaskLists+0x64>)
 800c866:	f7fe fc8b 	bl	800b180 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c86a:	480d      	ldr	r0, [pc, #52]	; (800c8a0 <prvInitialiseTaskLists+0x68>)
 800c86c:	f7fe fc88 	bl	800b180 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c870:	480c      	ldr	r0, [pc, #48]	; (800c8a4 <prvInitialiseTaskLists+0x6c>)
 800c872:	f7fe fc85 	bl	800b180 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c876:	480c      	ldr	r0, [pc, #48]	; (800c8a8 <prvInitialiseTaskLists+0x70>)
 800c878:	f7fe fc82 	bl	800b180 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c87c:	480b      	ldr	r0, [pc, #44]	; (800c8ac <prvInitialiseTaskLists+0x74>)
 800c87e:	f7fe fc7f 	bl	800b180 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c882:	4b0b      	ldr	r3, [pc, #44]	; (800c8b0 <prvInitialiseTaskLists+0x78>)
 800c884:	4a05      	ldr	r2, [pc, #20]	; (800c89c <prvInitialiseTaskLists+0x64>)
 800c886:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c888:	4b0a      	ldr	r3, [pc, #40]	; (800c8b4 <prvInitialiseTaskLists+0x7c>)
 800c88a:	4a05      	ldr	r2, [pc, #20]	; (800c8a0 <prvInitialiseTaskLists+0x68>)
 800c88c:	601a      	str	r2, [r3, #0]
}
 800c88e:	bf00      	nop
 800c890:	3708      	adds	r7, #8
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}
 800c896:	bf00      	nop
 800c898:	200014a4 	.word	0x200014a4
 800c89c:	20001530 	.word	0x20001530
 800c8a0:	20001544 	.word	0x20001544
 800c8a4:	20001560 	.word	0x20001560
 800c8a8:	20001574 	.word	0x20001574
 800c8ac:	2000158c 	.word	0x2000158c
 800c8b0:	20001558 	.word	0x20001558
 800c8b4:	2000155c 	.word	0x2000155c

0800c8b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b082      	sub	sp, #8
 800c8bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c8be:	e019      	b.n	800c8f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c8c0:	f000 fc00 	bl	800d0c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8c4:	4b10      	ldr	r3, [pc, #64]	; (800c908 <prvCheckTasksWaitingTermination+0x50>)
 800c8c6:	68db      	ldr	r3, [r3, #12]
 800c8c8:	68db      	ldr	r3, [r3, #12]
 800c8ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	3304      	adds	r3, #4
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f7fe fcdf 	bl	800b294 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c8d6:	4b0d      	ldr	r3, [pc, #52]	; (800c90c <prvCheckTasksWaitingTermination+0x54>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	3b01      	subs	r3, #1
 800c8dc:	4a0b      	ldr	r2, [pc, #44]	; (800c90c <prvCheckTasksWaitingTermination+0x54>)
 800c8de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c8e0:	4b0b      	ldr	r3, [pc, #44]	; (800c910 <prvCheckTasksWaitingTermination+0x58>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	3b01      	subs	r3, #1
 800c8e6:	4a0a      	ldr	r2, [pc, #40]	; (800c910 <prvCheckTasksWaitingTermination+0x58>)
 800c8e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c8ea:	f000 fc1b 	bl	800d124 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f000 f848 	bl	800c984 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c8f4:	4b06      	ldr	r3, [pc, #24]	; (800c910 <prvCheckTasksWaitingTermination+0x58>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d1e1      	bne.n	800c8c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c8fc:	bf00      	nop
 800c8fe:	bf00      	nop
 800c900:	3708      	adds	r7, #8
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop
 800c908:	20001574 	.word	0x20001574
 800c90c:	200015a0 	.word	0x200015a0
 800c910:	20001588 	.word	0x20001588

0800c914 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800c914:	b480      	push	{r7}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800c91c:	2300      	movs	r3, #0
 800c91e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800c920:	e005      	b.n	800c92e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	3301      	adds	r3, #1
 800c926:	607b      	str	r3, [r7, #4]
			ulCount++;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	3301      	adds	r3, #1
 800c92c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	2ba5      	cmp	r3, #165	; 0xa5
 800c934:	d0f5      	beq.n	800c922 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	089b      	lsrs	r3, r3, #2
 800c93a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	b29b      	uxth	r3, r3
	}
 800c940:	4618      	mov	r0, r3
 800c942:	3714      	adds	r7, #20
 800c944:	46bd      	mov	sp, r7
 800c946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94a:	4770      	bx	lr

0800c94c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b086      	sub	sp, #24
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d102      	bne.n	800c960 <uxTaskGetStackHighWaterMark+0x14>
 800c95a:	4b09      	ldr	r3, [pc, #36]	; (800c980 <uxTaskGetStackHighWaterMark+0x34>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	e000      	b.n	800c962 <uxTaskGetStackHighWaterMark+0x16>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c968:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800c96a:	6938      	ldr	r0, [r7, #16]
 800c96c:	f7ff ffd2 	bl	800c914 <prvTaskCheckFreeStackSpace>
 800c970:	4603      	mov	r3, r0
 800c972:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800c974:	68fb      	ldr	r3, [r7, #12]
	}
 800c976:	4618      	mov	r0, r3
 800c978:	3718      	adds	r7, #24
 800c97a:	46bd      	mov	sp, r7
 800c97c:	bd80      	pop	{r7, pc}
 800c97e:	bf00      	nop
 800c980:	200014a0 	.word	0x200014a0

0800c984 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c984:	b580      	push	{r7, lr}
 800c986:	b084      	sub	sp, #16
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	334c      	adds	r3, #76	; 0x4c
 800c990:	4618      	mov	r0, r3
 800c992:	f001 fe9f 	bl	800e6d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d108      	bne.n	800c9b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	f000 fd7b 	bl	800d4a0 <vPortFree>
				vPortFree( pxTCB );
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 fd78 	bl	800d4a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c9b0:	e018      	b.n	800c9e4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800c9b8:	2b01      	cmp	r3, #1
 800c9ba:	d103      	bne.n	800c9c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 fd6f 	bl	800d4a0 <vPortFree>
	}
 800c9c2:	e00f      	b.n	800c9e4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800c9ca:	2b02      	cmp	r3, #2
 800c9cc:	d00a      	beq.n	800c9e4 <prvDeleteTCB+0x60>
	__asm volatile
 800c9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9d2:	f383 8811 	msr	BASEPRI, r3
 800c9d6:	f3bf 8f6f 	isb	sy
 800c9da:	f3bf 8f4f 	dsb	sy
 800c9de:	60fb      	str	r3, [r7, #12]
}
 800c9e0:	bf00      	nop
 800c9e2:	e7fe      	b.n	800c9e2 <prvDeleteTCB+0x5e>
	}
 800c9e4:	bf00      	nop
 800c9e6:	3710      	adds	r7, #16
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}

0800c9ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c9ec:	b480      	push	{r7}
 800c9ee:	b083      	sub	sp, #12
 800c9f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c9f2:	4b0c      	ldr	r3, [pc, #48]	; (800ca24 <prvResetNextTaskUnblockTime+0x38>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d104      	bne.n	800ca06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c9fc:	4b0a      	ldr	r3, [pc, #40]	; (800ca28 <prvResetNextTaskUnblockTime+0x3c>)
 800c9fe:	f04f 32ff 	mov.w	r2, #4294967295
 800ca02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ca04:	e008      	b.n	800ca18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca06:	4b07      	ldr	r3, [pc, #28]	; (800ca24 <prvResetNextTaskUnblockTime+0x38>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	68db      	ldr	r3, [r3, #12]
 800ca0c:	68db      	ldr	r3, [r3, #12]
 800ca0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	4a04      	ldr	r2, [pc, #16]	; (800ca28 <prvResetNextTaskUnblockTime+0x3c>)
 800ca16:	6013      	str	r3, [r2, #0]
}
 800ca18:	bf00      	nop
 800ca1a:	370c      	adds	r7, #12
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca22:	4770      	bx	lr
 800ca24:	20001558 	.word	0x20001558
 800ca28:	200015c0 	.word	0x200015c0

0800ca2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b083      	sub	sp, #12
 800ca30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ca32:	4b0b      	ldr	r3, [pc, #44]	; (800ca60 <xTaskGetSchedulerState+0x34>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d102      	bne.n	800ca40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	607b      	str	r3, [r7, #4]
 800ca3e:	e008      	b.n	800ca52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca40:	4b08      	ldr	r3, [pc, #32]	; (800ca64 <xTaskGetSchedulerState+0x38>)
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d102      	bne.n	800ca4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ca48:	2302      	movs	r3, #2
 800ca4a:	607b      	str	r3, [r7, #4]
 800ca4c:	e001      	b.n	800ca52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ca52:	687b      	ldr	r3, [r7, #4]
	}
 800ca54:	4618      	mov	r0, r3
 800ca56:	370c      	adds	r7, #12
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5e:	4770      	bx	lr
 800ca60:	200015ac 	.word	0x200015ac
 800ca64:	200015c8 	.word	0x200015c8

0800ca68 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b084      	sub	sp, #16
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ca74:	2300      	movs	r3, #0
 800ca76:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d05e      	beq.n	800cb3c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca82:	4b31      	ldr	r3, [pc, #196]	; (800cb48 <xTaskPriorityInherit+0xe0>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d24e      	bcs.n	800cb2a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	699b      	ldr	r3, [r3, #24]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	db06      	blt.n	800caa2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca94:	4b2c      	ldr	r3, [pc, #176]	; (800cb48 <xTaskPriorityInherit+0xe0>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca9a:	f1c3 0207 	rsb	r2, r3, #7
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	6959      	ldr	r1, [r3, #20]
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caaa:	4613      	mov	r3, r2
 800caac:	009b      	lsls	r3, r3, #2
 800caae:	4413      	add	r3, r2
 800cab0:	009b      	lsls	r3, r3, #2
 800cab2:	4a26      	ldr	r2, [pc, #152]	; (800cb4c <xTaskPriorityInherit+0xe4>)
 800cab4:	4413      	add	r3, r2
 800cab6:	4299      	cmp	r1, r3
 800cab8:	d12f      	bne.n	800cb1a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	3304      	adds	r3, #4
 800cabe:	4618      	mov	r0, r3
 800cac0:	f7fe fbe8 	bl	800b294 <uxListRemove>
 800cac4:	4603      	mov	r3, r0
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d10a      	bne.n	800cae0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cace:	2201      	movs	r2, #1
 800cad0:	fa02 f303 	lsl.w	r3, r2, r3
 800cad4:	43da      	mvns	r2, r3
 800cad6:	4b1e      	ldr	r3, [pc, #120]	; (800cb50 <xTaskPriorityInherit+0xe8>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	4013      	ands	r3, r2
 800cadc:	4a1c      	ldr	r2, [pc, #112]	; (800cb50 <xTaskPriorityInherit+0xe8>)
 800cade:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cae0:	4b19      	ldr	r3, [pc, #100]	; (800cb48 <xTaskPriorityInherit+0xe0>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caee:	2201      	movs	r2, #1
 800caf0:	409a      	lsls	r2, r3
 800caf2:	4b17      	ldr	r3, [pc, #92]	; (800cb50 <xTaskPriorityInherit+0xe8>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	4313      	orrs	r3, r2
 800caf8:	4a15      	ldr	r2, [pc, #84]	; (800cb50 <xTaskPriorityInherit+0xe8>)
 800cafa:	6013      	str	r3, [r2, #0]
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb00:	4613      	mov	r3, r2
 800cb02:	009b      	lsls	r3, r3, #2
 800cb04:	4413      	add	r3, r2
 800cb06:	009b      	lsls	r3, r3, #2
 800cb08:	4a10      	ldr	r2, [pc, #64]	; (800cb4c <xTaskPriorityInherit+0xe4>)
 800cb0a:	441a      	add	r2, r3
 800cb0c:	68bb      	ldr	r3, [r7, #8]
 800cb0e:	3304      	adds	r3, #4
 800cb10:	4619      	mov	r1, r3
 800cb12:	4610      	mov	r0, r2
 800cb14:	f7fe fb61 	bl	800b1da <vListInsertEnd>
 800cb18:	e004      	b.n	800cb24 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cb1a:	4b0b      	ldr	r3, [pc, #44]	; (800cb48 <xTaskPriorityInherit+0xe0>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cb24:	2301      	movs	r3, #1
 800cb26:	60fb      	str	r3, [r7, #12]
 800cb28:	e008      	b.n	800cb3c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb2e:	4b06      	ldr	r3, [pc, #24]	; (800cb48 <xTaskPriorityInherit+0xe0>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb34:	429a      	cmp	r2, r3
 800cb36:	d201      	bcs.n	800cb3c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cb3c:	68fb      	ldr	r3, [r7, #12]
	}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	bf00      	nop
 800cb48:	200014a0 	.word	0x200014a0
 800cb4c:	200014a4 	.word	0x200014a4
 800cb50:	200015a8 	.word	0x200015a8

0800cb54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b086      	sub	sp, #24
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cb60:	2300      	movs	r3, #0
 800cb62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d06e      	beq.n	800cc48 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cb6a:	4b3a      	ldr	r3, [pc, #232]	; (800cc54 <xTaskPriorityDisinherit+0x100>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	693a      	ldr	r2, [r7, #16]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d00a      	beq.n	800cb8a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cb74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb78:	f383 8811 	msr	BASEPRI, r3
 800cb7c:	f3bf 8f6f 	isb	sy
 800cb80:	f3bf 8f4f 	dsb	sy
 800cb84:	60fb      	str	r3, [r7, #12]
}
 800cb86:	bf00      	nop
 800cb88:	e7fe      	b.n	800cb88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d10a      	bne.n	800cba8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cb92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb96:	f383 8811 	msr	BASEPRI, r3
 800cb9a:	f3bf 8f6f 	isb	sy
 800cb9e:	f3bf 8f4f 	dsb	sy
 800cba2:	60bb      	str	r3, [r7, #8]
}
 800cba4:	bf00      	nop
 800cba6:	e7fe      	b.n	800cba6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cbac:	1e5a      	subs	r2, r3, #1
 800cbae:	693b      	ldr	r3, [r7, #16]
 800cbb0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbb6:	693b      	ldr	r3, [r7, #16]
 800cbb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbba:	429a      	cmp	r2, r3
 800cbbc:	d044      	beq.n	800cc48 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cbbe:	693b      	ldr	r3, [r7, #16]
 800cbc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d140      	bne.n	800cc48 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	3304      	adds	r3, #4
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f7fe fb62 	bl	800b294 <uxListRemove>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d115      	bne.n	800cc02 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbda:	491f      	ldr	r1, [pc, #124]	; (800cc58 <xTaskPriorityDisinherit+0x104>)
 800cbdc:	4613      	mov	r3, r2
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	4413      	add	r3, r2
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	440b      	add	r3, r1
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d10a      	bne.n	800cc02 <xTaskPriorityDisinherit+0xae>
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbf0:	2201      	movs	r2, #1
 800cbf2:	fa02 f303 	lsl.w	r3, r2, r3
 800cbf6:	43da      	mvns	r2, r3
 800cbf8:	4b18      	ldr	r3, [pc, #96]	; (800cc5c <xTaskPriorityDisinherit+0x108>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4013      	ands	r3, r2
 800cbfe:	4a17      	ldr	r2, [pc, #92]	; (800cc5c <xTaskPriorityDisinherit+0x108>)
 800cc00:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc0e:	f1c3 0207 	rsb	r2, r3, #7
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc1a:	2201      	movs	r2, #1
 800cc1c:	409a      	lsls	r2, r3
 800cc1e:	4b0f      	ldr	r3, [pc, #60]	; (800cc5c <xTaskPriorityDisinherit+0x108>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	4313      	orrs	r3, r2
 800cc24:	4a0d      	ldr	r2, [pc, #52]	; (800cc5c <xTaskPriorityDisinherit+0x108>)
 800cc26:	6013      	str	r3, [r2, #0]
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc2c:	4613      	mov	r3, r2
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	4413      	add	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	4a08      	ldr	r2, [pc, #32]	; (800cc58 <xTaskPriorityDisinherit+0x104>)
 800cc36:	441a      	add	r2, r3
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	3304      	adds	r3, #4
 800cc3c:	4619      	mov	r1, r3
 800cc3e:	4610      	mov	r0, r2
 800cc40:	f7fe facb 	bl	800b1da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cc44:	2301      	movs	r3, #1
 800cc46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cc48:	697b      	ldr	r3, [r7, #20]
	}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	3718      	adds	r7, #24
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}
 800cc52:	bf00      	nop
 800cc54:	200014a0 	.word	0x200014a0
 800cc58:	200014a4 	.word	0x200014a4
 800cc5c:	200015a8 	.word	0x200015a8

0800cc60 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b088      	sub	sp, #32
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
 800cc68:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cc6e:	2301      	movs	r3, #1
 800cc70:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d077      	beq.n	800cd68 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cc78:	69bb      	ldr	r3, [r7, #24]
 800cc7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d10a      	bne.n	800cc96 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800cc80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc84:	f383 8811 	msr	BASEPRI, r3
 800cc88:	f3bf 8f6f 	isb	sy
 800cc8c:	f3bf 8f4f 	dsb	sy
 800cc90:	60fb      	str	r3, [r7, #12]
}
 800cc92:	bf00      	nop
 800cc94:	e7fe      	b.n	800cc94 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc9a:	683a      	ldr	r2, [r7, #0]
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d902      	bls.n	800cca6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	61fb      	str	r3, [r7, #28]
 800cca4:	e002      	b.n	800ccac <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cca6:	69bb      	ldr	r3, [r7, #24]
 800cca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccaa:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ccac:	69bb      	ldr	r3, [r7, #24]
 800ccae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccb0:	69fa      	ldr	r2, [r7, #28]
 800ccb2:	429a      	cmp	r2, r3
 800ccb4:	d058      	beq.n	800cd68 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ccb6:	69bb      	ldr	r3, [r7, #24]
 800ccb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ccba:	697a      	ldr	r2, [r7, #20]
 800ccbc:	429a      	cmp	r2, r3
 800ccbe:	d153      	bne.n	800cd68 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ccc0:	4b2b      	ldr	r3, [pc, #172]	; (800cd70 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	69ba      	ldr	r2, [r7, #24]
 800ccc6:	429a      	cmp	r2, r3
 800ccc8:	d10a      	bne.n	800cce0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800ccca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccce:	f383 8811 	msr	BASEPRI, r3
 800ccd2:	f3bf 8f6f 	isb	sy
 800ccd6:	f3bf 8f4f 	dsb	sy
 800ccda:	60bb      	str	r3, [r7, #8]
}
 800ccdc:	bf00      	nop
 800ccde:	e7fe      	b.n	800ccde <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cce0:	69bb      	ldr	r3, [r7, #24]
 800cce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cce4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cce6:	69bb      	ldr	r3, [r7, #24]
 800cce8:	69fa      	ldr	r2, [r7, #28]
 800ccea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ccec:	69bb      	ldr	r3, [r7, #24]
 800ccee:	699b      	ldr	r3, [r3, #24]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	db04      	blt.n	800ccfe <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccf4:	69fb      	ldr	r3, [r7, #28]
 800ccf6:	f1c3 0207 	rsb	r2, r3, #7
 800ccfa:	69bb      	ldr	r3, [r7, #24]
 800ccfc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ccfe:	69bb      	ldr	r3, [r7, #24]
 800cd00:	6959      	ldr	r1, [r3, #20]
 800cd02:	693a      	ldr	r2, [r7, #16]
 800cd04:	4613      	mov	r3, r2
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	4413      	add	r3, r2
 800cd0a:	009b      	lsls	r3, r3, #2
 800cd0c:	4a19      	ldr	r2, [pc, #100]	; (800cd74 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cd0e:	4413      	add	r3, r2
 800cd10:	4299      	cmp	r1, r3
 800cd12:	d129      	bne.n	800cd68 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd14:	69bb      	ldr	r3, [r7, #24]
 800cd16:	3304      	adds	r3, #4
 800cd18:	4618      	mov	r0, r3
 800cd1a:	f7fe fabb 	bl	800b294 <uxListRemove>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d10a      	bne.n	800cd3a <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800cd24:	69bb      	ldr	r3, [r7, #24]
 800cd26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd28:	2201      	movs	r2, #1
 800cd2a:	fa02 f303 	lsl.w	r3, r2, r3
 800cd2e:	43da      	mvns	r2, r3
 800cd30:	4b11      	ldr	r3, [pc, #68]	; (800cd78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	4013      	ands	r3, r2
 800cd36:	4a10      	ldr	r2, [pc, #64]	; (800cd78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cd38:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800cd3a:	69bb      	ldr	r3, [r7, #24]
 800cd3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd3e:	2201      	movs	r2, #1
 800cd40:	409a      	lsls	r2, r3
 800cd42:	4b0d      	ldr	r3, [pc, #52]	; (800cd78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4313      	orrs	r3, r2
 800cd48:	4a0b      	ldr	r2, [pc, #44]	; (800cd78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cd4a:	6013      	str	r3, [r2, #0]
 800cd4c:	69bb      	ldr	r3, [r7, #24]
 800cd4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd50:	4613      	mov	r3, r2
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	4413      	add	r3, r2
 800cd56:	009b      	lsls	r3, r3, #2
 800cd58:	4a06      	ldr	r2, [pc, #24]	; (800cd74 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cd5a:	441a      	add	r2, r3
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	3304      	adds	r3, #4
 800cd60:	4619      	mov	r1, r3
 800cd62:	4610      	mov	r0, r2
 800cd64:	f7fe fa39 	bl	800b1da <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cd68:	bf00      	nop
 800cd6a:	3720      	adds	r7, #32
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	200014a0 	.word	0x200014a0
 800cd74:	200014a4 	.word	0x200014a4
 800cd78:	200015a8 	.word	0x200015a8

0800cd7c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cd7c:	b480      	push	{r7}
 800cd7e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cd80:	4b07      	ldr	r3, [pc, #28]	; (800cda0 <pvTaskIncrementMutexHeldCount+0x24>)
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d004      	beq.n	800cd92 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cd88:	4b05      	ldr	r3, [pc, #20]	; (800cda0 <pvTaskIncrementMutexHeldCount+0x24>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cd8e:	3201      	adds	r2, #1
 800cd90:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800cd92:	4b03      	ldr	r3, [pc, #12]	; (800cda0 <pvTaskIncrementMutexHeldCount+0x24>)
 800cd94:	681b      	ldr	r3, [r3, #0]
	}
 800cd96:	4618      	mov	r0, r3
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr
 800cda0:	200014a0 	.word	0x200014a0

0800cda4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b084      	sub	sp, #16
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
 800cdac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cdae:	4b29      	ldr	r3, [pc, #164]	; (800ce54 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cdb4:	4b28      	ldr	r3, [pc, #160]	; (800ce58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	3304      	adds	r3, #4
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f7fe fa6a 	bl	800b294 <uxListRemove>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d10b      	bne.n	800cdde <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800cdc6:	4b24      	ldr	r3, [pc, #144]	; (800ce58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdcc:	2201      	movs	r2, #1
 800cdce:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd2:	43da      	mvns	r2, r3
 800cdd4:	4b21      	ldr	r3, [pc, #132]	; (800ce5c <prvAddCurrentTaskToDelayedList+0xb8>)
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4013      	ands	r3, r2
 800cdda:	4a20      	ldr	r2, [pc, #128]	; (800ce5c <prvAddCurrentTaskToDelayedList+0xb8>)
 800cddc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cde4:	d10a      	bne.n	800cdfc <prvAddCurrentTaskToDelayedList+0x58>
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d007      	beq.n	800cdfc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cdec:	4b1a      	ldr	r3, [pc, #104]	; (800ce58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	3304      	adds	r3, #4
 800cdf2:	4619      	mov	r1, r3
 800cdf4:	481a      	ldr	r0, [pc, #104]	; (800ce60 <prvAddCurrentTaskToDelayedList+0xbc>)
 800cdf6:	f7fe f9f0 	bl	800b1da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cdfa:	e026      	b.n	800ce4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cdfc:	68fa      	ldr	r2, [r7, #12]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	4413      	add	r3, r2
 800ce02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ce04:	4b14      	ldr	r3, [pc, #80]	; (800ce58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	68ba      	ldr	r2, [r7, #8]
 800ce0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ce0c:	68ba      	ldr	r2, [r7, #8]
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	429a      	cmp	r2, r3
 800ce12:	d209      	bcs.n	800ce28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ce14:	4b13      	ldr	r3, [pc, #76]	; (800ce64 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	4b0f      	ldr	r3, [pc, #60]	; (800ce58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	3304      	adds	r3, #4
 800ce1e:	4619      	mov	r1, r3
 800ce20:	4610      	mov	r0, r2
 800ce22:	f7fe f9fe 	bl	800b222 <vListInsert>
}
 800ce26:	e010      	b.n	800ce4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ce28:	4b0f      	ldr	r3, [pc, #60]	; (800ce68 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ce2a:	681a      	ldr	r2, [r3, #0]
 800ce2c:	4b0a      	ldr	r3, [pc, #40]	; (800ce58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	3304      	adds	r3, #4
 800ce32:	4619      	mov	r1, r3
 800ce34:	4610      	mov	r0, r2
 800ce36:	f7fe f9f4 	bl	800b222 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ce3a:	4b0c      	ldr	r3, [pc, #48]	; (800ce6c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	68ba      	ldr	r2, [r7, #8]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d202      	bcs.n	800ce4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ce44:	4a09      	ldr	r2, [pc, #36]	; (800ce6c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	6013      	str	r3, [r2, #0]
}
 800ce4a:	bf00      	nop
 800ce4c:	3710      	adds	r7, #16
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}
 800ce52:	bf00      	nop
 800ce54:	200015a4 	.word	0x200015a4
 800ce58:	200014a0 	.word	0x200014a0
 800ce5c:	200015a8 	.word	0x200015a8
 800ce60:	2000158c 	.word	0x2000158c
 800ce64:	2000155c 	.word	0x2000155c
 800ce68:	20001558 	.word	0x20001558
 800ce6c:	200015c0 	.word	0x200015c0

0800ce70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ce70:	b480      	push	{r7}
 800ce72:	b085      	sub	sp, #20
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	60f8      	str	r0, [r7, #12]
 800ce78:	60b9      	str	r1, [r7, #8]
 800ce7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	3b04      	subs	r3, #4
 800ce80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ce88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	3b04      	subs	r3, #4
 800ce8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	f023 0201 	bic.w	r2, r3, #1
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	3b04      	subs	r3, #4
 800ce9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cea0:	4a0c      	ldr	r2, [pc, #48]	; (800ced4 <pxPortInitialiseStack+0x64>)
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	3b14      	subs	r3, #20
 800ceaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ceac:	687a      	ldr	r2, [r7, #4]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	3b04      	subs	r3, #4
 800ceb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	f06f 0202 	mvn.w	r2, #2
 800cebe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	3b20      	subs	r3, #32
 800cec4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cec6:	68fb      	ldr	r3, [r7, #12]
}
 800cec8:	4618      	mov	r0, r3
 800ceca:	3714      	adds	r7, #20
 800cecc:	46bd      	mov	sp, r7
 800cece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced2:	4770      	bx	lr
 800ced4:	0800ced9 	.word	0x0800ced9

0800ced8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ced8:	b480      	push	{r7}
 800ceda:	b085      	sub	sp, #20
 800cedc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cede:	2300      	movs	r3, #0
 800cee0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cee2:	4b12      	ldr	r3, [pc, #72]	; (800cf2c <prvTaskExitError+0x54>)
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceea:	d00a      	beq.n	800cf02 <prvTaskExitError+0x2a>
	__asm volatile
 800ceec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef0:	f383 8811 	msr	BASEPRI, r3
 800cef4:	f3bf 8f6f 	isb	sy
 800cef8:	f3bf 8f4f 	dsb	sy
 800cefc:	60fb      	str	r3, [r7, #12]
}
 800cefe:	bf00      	nop
 800cf00:	e7fe      	b.n	800cf00 <prvTaskExitError+0x28>
	__asm volatile
 800cf02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf06:	f383 8811 	msr	BASEPRI, r3
 800cf0a:	f3bf 8f6f 	isb	sy
 800cf0e:	f3bf 8f4f 	dsb	sy
 800cf12:	60bb      	str	r3, [r7, #8]
}
 800cf14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cf16:	bf00      	nop
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d0fc      	beq.n	800cf18 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cf1e:	bf00      	nop
 800cf20:	bf00      	nop
 800cf22:	3714      	adds	r7, #20
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr
 800cf2c:	200000d4 	.word	0x200000d4

0800cf30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cf30:	4b07      	ldr	r3, [pc, #28]	; (800cf50 <pxCurrentTCBConst2>)
 800cf32:	6819      	ldr	r1, [r3, #0]
 800cf34:	6808      	ldr	r0, [r1, #0]
 800cf36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf3a:	f380 8809 	msr	PSP, r0
 800cf3e:	f3bf 8f6f 	isb	sy
 800cf42:	f04f 0000 	mov.w	r0, #0
 800cf46:	f380 8811 	msr	BASEPRI, r0
 800cf4a:	4770      	bx	lr
 800cf4c:	f3af 8000 	nop.w

0800cf50 <pxCurrentTCBConst2>:
 800cf50:	200014a0 	.word	0x200014a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cf54:	bf00      	nop
 800cf56:	bf00      	nop

0800cf58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cf58:	4808      	ldr	r0, [pc, #32]	; (800cf7c <prvPortStartFirstTask+0x24>)
 800cf5a:	6800      	ldr	r0, [r0, #0]
 800cf5c:	6800      	ldr	r0, [r0, #0]
 800cf5e:	f380 8808 	msr	MSP, r0
 800cf62:	f04f 0000 	mov.w	r0, #0
 800cf66:	f380 8814 	msr	CONTROL, r0
 800cf6a:	b662      	cpsie	i
 800cf6c:	b661      	cpsie	f
 800cf6e:	f3bf 8f4f 	dsb	sy
 800cf72:	f3bf 8f6f 	isb	sy
 800cf76:	df00      	svc	0
 800cf78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cf7a:	bf00      	nop
 800cf7c:	e000ed08 	.word	0xe000ed08

0800cf80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b086      	sub	sp, #24
 800cf84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cf86:	4b46      	ldr	r3, [pc, #280]	; (800d0a0 <xPortStartScheduler+0x120>)
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	4a46      	ldr	r2, [pc, #280]	; (800d0a4 <xPortStartScheduler+0x124>)
 800cf8c:	4293      	cmp	r3, r2
 800cf8e:	d10a      	bne.n	800cfa6 <xPortStartScheduler+0x26>
	__asm volatile
 800cf90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf94:	f383 8811 	msr	BASEPRI, r3
 800cf98:	f3bf 8f6f 	isb	sy
 800cf9c:	f3bf 8f4f 	dsb	sy
 800cfa0:	613b      	str	r3, [r7, #16]
}
 800cfa2:	bf00      	nop
 800cfa4:	e7fe      	b.n	800cfa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cfa6:	4b3e      	ldr	r3, [pc, #248]	; (800d0a0 <xPortStartScheduler+0x120>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	4a3f      	ldr	r2, [pc, #252]	; (800d0a8 <xPortStartScheduler+0x128>)
 800cfac:	4293      	cmp	r3, r2
 800cfae:	d10a      	bne.n	800cfc6 <xPortStartScheduler+0x46>
	__asm volatile
 800cfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb4:	f383 8811 	msr	BASEPRI, r3
 800cfb8:	f3bf 8f6f 	isb	sy
 800cfbc:	f3bf 8f4f 	dsb	sy
 800cfc0:	60fb      	str	r3, [r7, #12]
}
 800cfc2:	bf00      	nop
 800cfc4:	e7fe      	b.n	800cfc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cfc6:	4b39      	ldr	r3, [pc, #228]	; (800d0ac <xPortStartScheduler+0x12c>)
 800cfc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	b2db      	uxtb	r3, r3
 800cfd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	22ff      	movs	r2, #255	; 0xff
 800cfd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	781b      	ldrb	r3, [r3, #0]
 800cfdc:	b2db      	uxtb	r3, r3
 800cfde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cfe0:	78fb      	ldrb	r3, [r7, #3]
 800cfe2:	b2db      	uxtb	r3, r3
 800cfe4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cfe8:	b2da      	uxtb	r2, r3
 800cfea:	4b31      	ldr	r3, [pc, #196]	; (800d0b0 <xPortStartScheduler+0x130>)
 800cfec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cfee:	4b31      	ldr	r3, [pc, #196]	; (800d0b4 <xPortStartScheduler+0x134>)
 800cff0:	2207      	movs	r2, #7
 800cff2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cff4:	e009      	b.n	800d00a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cff6:	4b2f      	ldr	r3, [pc, #188]	; (800d0b4 <xPortStartScheduler+0x134>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	3b01      	subs	r3, #1
 800cffc:	4a2d      	ldr	r2, [pc, #180]	; (800d0b4 <xPortStartScheduler+0x134>)
 800cffe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d000:	78fb      	ldrb	r3, [r7, #3]
 800d002:	b2db      	uxtb	r3, r3
 800d004:	005b      	lsls	r3, r3, #1
 800d006:	b2db      	uxtb	r3, r3
 800d008:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d00a:	78fb      	ldrb	r3, [r7, #3]
 800d00c:	b2db      	uxtb	r3, r3
 800d00e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d012:	2b80      	cmp	r3, #128	; 0x80
 800d014:	d0ef      	beq.n	800cff6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d016:	4b27      	ldr	r3, [pc, #156]	; (800d0b4 <xPortStartScheduler+0x134>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	f1c3 0307 	rsb	r3, r3, #7
 800d01e:	2b04      	cmp	r3, #4
 800d020:	d00a      	beq.n	800d038 <xPortStartScheduler+0xb8>
	__asm volatile
 800d022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d026:	f383 8811 	msr	BASEPRI, r3
 800d02a:	f3bf 8f6f 	isb	sy
 800d02e:	f3bf 8f4f 	dsb	sy
 800d032:	60bb      	str	r3, [r7, #8]
}
 800d034:	bf00      	nop
 800d036:	e7fe      	b.n	800d036 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d038:	4b1e      	ldr	r3, [pc, #120]	; (800d0b4 <xPortStartScheduler+0x134>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	021b      	lsls	r3, r3, #8
 800d03e:	4a1d      	ldr	r2, [pc, #116]	; (800d0b4 <xPortStartScheduler+0x134>)
 800d040:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d042:	4b1c      	ldr	r3, [pc, #112]	; (800d0b4 <xPortStartScheduler+0x134>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d04a:	4a1a      	ldr	r2, [pc, #104]	; (800d0b4 <xPortStartScheduler+0x134>)
 800d04c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	b2da      	uxtb	r2, r3
 800d052:	697b      	ldr	r3, [r7, #20]
 800d054:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d056:	4b18      	ldr	r3, [pc, #96]	; (800d0b8 <xPortStartScheduler+0x138>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	4a17      	ldr	r2, [pc, #92]	; (800d0b8 <xPortStartScheduler+0x138>)
 800d05c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d062:	4b15      	ldr	r3, [pc, #84]	; (800d0b8 <xPortStartScheduler+0x138>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	4a14      	ldr	r2, [pc, #80]	; (800d0b8 <xPortStartScheduler+0x138>)
 800d068:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d06c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d06e:	f000 f8dd 	bl	800d22c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d072:	4b12      	ldr	r3, [pc, #72]	; (800d0bc <xPortStartScheduler+0x13c>)
 800d074:	2200      	movs	r2, #0
 800d076:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d078:	f000 f8fc 	bl	800d274 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d07c:	4b10      	ldr	r3, [pc, #64]	; (800d0c0 <xPortStartScheduler+0x140>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a0f      	ldr	r2, [pc, #60]	; (800d0c0 <xPortStartScheduler+0x140>)
 800d082:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d086:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d088:	f7ff ff66 	bl	800cf58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d08c:	f7ff fa50 	bl	800c530 <vTaskSwitchContext>
	prvTaskExitError();
 800d090:	f7ff ff22 	bl	800ced8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d094:	2300      	movs	r3, #0
}
 800d096:	4618      	mov	r0, r3
 800d098:	3718      	adds	r7, #24
 800d09a:	46bd      	mov	sp, r7
 800d09c:	bd80      	pop	{r7, pc}
 800d09e:	bf00      	nop
 800d0a0:	e000ed00 	.word	0xe000ed00
 800d0a4:	410fc271 	.word	0x410fc271
 800d0a8:	410fc270 	.word	0x410fc270
 800d0ac:	e000e400 	.word	0xe000e400
 800d0b0:	200015cc 	.word	0x200015cc
 800d0b4:	200015d0 	.word	0x200015d0
 800d0b8:	e000ed20 	.word	0xe000ed20
 800d0bc:	200000d4 	.word	0x200000d4
 800d0c0:	e000ef34 	.word	0xe000ef34

0800d0c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d0c4:	b480      	push	{r7}
 800d0c6:	b083      	sub	sp, #12
 800d0c8:	af00      	add	r7, sp, #0
	__asm volatile
 800d0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0ce:	f383 8811 	msr	BASEPRI, r3
 800d0d2:	f3bf 8f6f 	isb	sy
 800d0d6:	f3bf 8f4f 	dsb	sy
 800d0da:	607b      	str	r3, [r7, #4]
}
 800d0dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d0de:	4b0f      	ldr	r3, [pc, #60]	; (800d11c <vPortEnterCritical+0x58>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	4a0d      	ldr	r2, [pc, #52]	; (800d11c <vPortEnterCritical+0x58>)
 800d0e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d0e8:	4b0c      	ldr	r3, [pc, #48]	; (800d11c <vPortEnterCritical+0x58>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	2b01      	cmp	r3, #1
 800d0ee:	d10f      	bne.n	800d110 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d0f0:	4b0b      	ldr	r3, [pc, #44]	; (800d120 <vPortEnterCritical+0x5c>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	b2db      	uxtb	r3, r3
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d00a      	beq.n	800d110 <vPortEnterCritical+0x4c>
	__asm volatile
 800d0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0fe:	f383 8811 	msr	BASEPRI, r3
 800d102:	f3bf 8f6f 	isb	sy
 800d106:	f3bf 8f4f 	dsb	sy
 800d10a:	603b      	str	r3, [r7, #0]
}
 800d10c:	bf00      	nop
 800d10e:	e7fe      	b.n	800d10e <vPortEnterCritical+0x4a>
	}
}
 800d110:	bf00      	nop
 800d112:	370c      	adds	r7, #12
 800d114:	46bd      	mov	sp, r7
 800d116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11a:	4770      	bx	lr
 800d11c:	200000d4 	.word	0x200000d4
 800d120:	e000ed04 	.word	0xe000ed04

0800d124 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d12a:	4b12      	ldr	r3, [pc, #72]	; (800d174 <vPortExitCritical+0x50>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d10a      	bne.n	800d148 <vPortExitCritical+0x24>
	__asm volatile
 800d132:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d136:	f383 8811 	msr	BASEPRI, r3
 800d13a:	f3bf 8f6f 	isb	sy
 800d13e:	f3bf 8f4f 	dsb	sy
 800d142:	607b      	str	r3, [r7, #4]
}
 800d144:	bf00      	nop
 800d146:	e7fe      	b.n	800d146 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d148:	4b0a      	ldr	r3, [pc, #40]	; (800d174 <vPortExitCritical+0x50>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	3b01      	subs	r3, #1
 800d14e:	4a09      	ldr	r2, [pc, #36]	; (800d174 <vPortExitCritical+0x50>)
 800d150:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d152:	4b08      	ldr	r3, [pc, #32]	; (800d174 <vPortExitCritical+0x50>)
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d105      	bne.n	800d166 <vPortExitCritical+0x42>
 800d15a:	2300      	movs	r3, #0
 800d15c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	f383 8811 	msr	BASEPRI, r3
}
 800d164:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d166:	bf00      	nop
 800d168:	370c      	adds	r7, #12
 800d16a:	46bd      	mov	sp, r7
 800d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d170:	4770      	bx	lr
 800d172:	bf00      	nop
 800d174:	200000d4 	.word	0x200000d4
	...

0800d180 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d180:	f3ef 8009 	mrs	r0, PSP
 800d184:	f3bf 8f6f 	isb	sy
 800d188:	4b15      	ldr	r3, [pc, #84]	; (800d1e0 <pxCurrentTCBConst>)
 800d18a:	681a      	ldr	r2, [r3, #0]
 800d18c:	f01e 0f10 	tst.w	lr, #16
 800d190:	bf08      	it	eq
 800d192:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d196:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d19a:	6010      	str	r0, [r2, #0]
 800d19c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d1a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d1a4:	f380 8811 	msr	BASEPRI, r0
 800d1a8:	f3bf 8f4f 	dsb	sy
 800d1ac:	f3bf 8f6f 	isb	sy
 800d1b0:	f7ff f9be 	bl	800c530 <vTaskSwitchContext>
 800d1b4:	f04f 0000 	mov.w	r0, #0
 800d1b8:	f380 8811 	msr	BASEPRI, r0
 800d1bc:	bc09      	pop	{r0, r3}
 800d1be:	6819      	ldr	r1, [r3, #0]
 800d1c0:	6808      	ldr	r0, [r1, #0]
 800d1c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1c6:	f01e 0f10 	tst.w	lr, #16
 800d1ca:	bf08      	it	eq
 800d1cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d1d0:	f380 8809 	msr	PSP, r0
 800d1d4:	f3bf 8f6f 	isb	sy
 800d1d8:	4770      	bx	lr
 800d1da:	bf00      	nop
 800d1dc:	f3af 8000 	nop.w

0800d1e0 <pxCurrentTCBConst>:
 800d1e0:	200014a0 	.word	0x200014a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d1e4:	bf00      	nop
 800d1e6:	bf00      	nop

0800d1e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b082      	sub	sp, #8
 800d1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800d1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f2:	f383 8811 	msr	BASEPRI, r3
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	f3bf 8f4f 	dsb	sy
 800d1fe:	607b      	str	r3, [r7, #4]
}
 800d200:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d202:	f7ff f8dd 	bl	800c3c0 <xTaskIncrementTick>
 800d206:	4603      	mov	r3, r0
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d003      	beq.n	800d214 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d20c:	4b06      	ldr	r3, [pc, #24]	; (800d228 <SysTick_Handler+0x40>)
 800d20e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d212:	601a      	str	r2, [r3, #0]
 800d214:	2300      	movs	r3, #0
 800d216:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	f383 8811 	msr	BASEPRI, r3
}
 800d21e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d220:	bf00      	nop
 800d222:	3708      	adds	r7, #8
 800d224:	46bd      	mov	sp, r7
 800d226:	bd80      	pop	{r7, pc}
 800d228:	e000ed04 	.word	0xe000ed04

0800d22c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d22c:	b480      	push	{r7}
 800d22e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d230:	4b0b      	ldr	r3, [pc, #44]	; (800d260 <vPortSetupTimerInterrupt+0x34>)
 800d232:	2200      	movs	r2, #0
 800d234:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d236:	4b0b      	ldr	r3, [pc, #44]	; (800d264 <vPortSetupTimerInterrupt+0x38>)
 800d238:	2200      	movs	r2, #0
 800d23a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d23c:	4b0a      	ldr	r3, [pc, #40]	; (800d268 <vPortSetupTimerInterrupt+0x3c>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	4a0a      	ldr	r2, [pc, #40]	; (800d26c <vPortSetupTimerInterrupt+0x40>)
 800d242:	fba2 2303 	umull	r2, r3, r2, r3
 800d246:	099b      	lsrs	r3, r3, #6
 800d248:	4a09      	ldr	r2, [pc, #36]	; (800d270 <vPortSetupTimerInterrupt+0x44>)
 800d24a:	3b01      	subs	r3, #1
 800d24c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d24e:	4b04      	ldr	r3, [pc, #16]	; (800d260 <vPortSetupTimerInterrupt+0x34>)
 800d250:	2207      	movs	r2, #7
 800d252:	601a      	str	r2, [r3, #0]
}
 800d254:	bf00      	nop
 800d256:	46bd      	mov	sp, r7
 800d258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25c:	4770      	bx	lr
 800d25e:	bf00      	nop
 800d260:	e000e010 	.word	0xe000e010
 800d264:	e000e018 	.word	0xe000e018
 800d268:	200000c8 	.word	0x200000c8
 800d26c:	10624dd3 	.word	0x10624dd3
 800d270:	e000e014 	.word	0xe000e014

0800d274 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d274:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d284 <vPortEnableVFP+0x10>
 800d278:	6801      	ldr	r1, [r0, #0]
 800d27a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d27e:	6001      	str	r1, [r0, #0]
 800d280:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d282:	bf00      	nop
 800d284:	e000ed88 	.word	0xe000ed88

0800d288 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d288:	b480      	push	{r7}
 800d28a:	b085      	sub	sp, #20
 800d28c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d28e:	f3ef 8305 	mrs	r3, IPSR
 800d292:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	2b0f      	cmp	r3, #15
 800d298:	d914      	bls.n	800d2c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d29a:	4a17      	ldr	r2, [pc, #92]	; (800d2f8 <vPortValidateInterruptPriority+0x70>)
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	4413      	add	r3, r2
 800d2a0:	781b      	ldrb	r3, [r3, #0]
 800d2a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d2a4:	4b15      	ldr	r3, [pc, #84]	; (800d2fc <vPortValidateInterruptPriority+0x74>)
 800d2a6:	781b      	ldrb	r3, [r3, #0]
 800d2a8:	7afa      	ldrb	r2, [r7, #11]
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d20a      	bcs.n	800d2c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b2:	f383 8811 	msr	BASEPRI, r3
 800d2b6:	f3bf 8f6f 	isb	sy
 800d2ba:	f3bf 8f4f 	dsb	sy
 800d2be:	607b      	str	r3, [r7, #4]
}
 800d2c0:	bf00      	nop
 800d2c2:	e7fe      	b.n	800d2c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d2c4:	4b0e      	ldr	r3, [pc, #56]	; (800d300 <vPortValidateInterruptPriority+0x78>)
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d2cc:	4b0d      	ldr	r3, [pc, #52]	; (800d304 <vPortValidateInterruptPriority+0x7c>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	429a      	cmp	r2, r3
 800d2d2:	d90a      	bls.n	800d2ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2d8:	f383 8811 	msr	BASEPRI, r3
 800d2dc:	f3bf 8f6f 	isb	sy
 800d2e0:	f3bf 8f4f 	dsb	sy
 800d2e4:	603b      	str	r3, [r7, #0]
}
 800d2e6:	bf00      	nop
 800d2e8:	e7fe      	b.n	800d2e8 <vPortValidateInterruptPriority+0x60>
	}
 800d2ea:	bf00      	nop
 800d2ec:	3714      	adds	r7, #20
 800d2ee:	46bd      	mov	sp, r7
 800d2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f4:	4770      	bx	lr
 800d2f6:	bf00      	nop
 800d2f8:	e000e3f0 	.word	0xe000e3f0
 800d2fc:	200015cc 	.word	0x200015cc
 800d300:	e000ed0c 	.word	0xe000ed0c
 800d304:	200015d0 	.word	0x200015d0

0800d308 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b08a      	sub	sp, #40	; 0x28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d310:	2300      	movs	r3, #0
 800d312:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d314:	f7fe ff9a 	bl	800c24c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d318:	4b5b      	ldr	r3, [pc, #364]	; (800d488 <pvPortMalloc+0x180>)
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d101      	bne.n	800d324 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d320:	f000 f920 	bl	800d564 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d324:	4b59      	ldr	r3, [pc, #356]	; (800d48c <pvPortMalloc+0x184>)
 800d326:	681a      	ldr	r2, [r3, #0]
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	4013      	ands	r3, r2
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	f040 8093 	bne.w	800d458 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d01d      	beq.n	800d374 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d338:	2208      	movs	r2, #8
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	4413      	add	r3, r2
 800d33e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f003 0307 	and.w	r3, r3, #7
 800d346:	2b00      	cmp	r3, #0
 800d348:	d014      	beq.n	800d374 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f023 0307 	bic.w	r3, r3, #7
 800d350:	3308      	adds	r3, #8
 800d352:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f003 0307 	and.w	r3, r3, #7
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d00a      	beq.n	800d374 <pvPortMalloc+0x6c>
	__asm volatile
 800d35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d362:	f383 8811 	msr	BASEPRI, r3
 800d366:	f3bf 8f6f 	isb	sy
 800d36a:	f3bf 8f4f 	dsb	sy
 800d36e:	617b      	str	r3, [r7, #20]
}
 800d370:	bf00      	nop
 800d372:	e7fe      	b.n	800d372 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d06e      	beq.n	800d458 <pvPortMalloc+0x150>
 800d37a:	4b45      	ldr	r3, [pc, #276]	; (800d490 <pvPortMalloc+0x188>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	687a      	ldr	r2, [r7, #4]
 800d380:	429a      	cmp	r2, r3
 800d382:	d869      	bhi.n	800d458 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d384:	4b43      	ldr	r3, [pc, #268]	; (800d494 <pvPortMalloc+0x18c>)
 800d386:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d388:	4b42      	ldr	r3, [pc, #264]	; (800d494 <pvPortMalloc+0x18c>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d38e:	e004      	b.n	800d39a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d392:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d39a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d39c:	685b      	ldr	r3, [r3, #4]
 800d39e:	687a      	ldr	r2, [r7, #4]
 800d3a0:	429a      	cmp	r2, r3
 800d3a2:	d903      	bls.n	800d3ac <pvPortMalloc+0xa4>
 800d3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d1f1      	bne.n	800d390 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d3ac:	4b36      	ldr	r3, [pc, #216]	; (800d488 <pvPortMalloc+0x180>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3b2:	429a      	cmp	r2, r3
 800d3b4:	d050      	beq.n	800d458 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d3b6:	6a3b      	ldr	r3, [r7, #32]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	2208      	movs	r2, #8
 800d3bc:	4413      	add	r3, r2
 800d3be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3c2:	681a      	ldr	r2, [r3, #0]
 800d3c4:	6a3b      	ldr	r3, [r7, #32]
 800d3c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d3c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3ca:	685a      	ldr	r2, [r3, #4]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	1ad2      	subs	r2, r2, r3
 800d3d0:	2308      	movs	r3, #8
 800d3d2:	005b      	lsls	r3, r3, #1
 800d3d4:	429a      	cmp	r2, r3
 800d3d6:	d91f      	bls.n	800d418 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d3d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	4413      	add	r3, r2
 800d3de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d3e0:	69bb      	ldr	r3, [r7, #24]
 800d3e2:	f003 0307 	and.w	r3, r3, #7
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d00a      	beq.n	800d400 <pvPortMalloc+0xf8>
	__asm volatile
 800d3ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ee:	f383 8811 	msr	BASEPRI, r3
 800d3f2:	f3bf 8f6f 	isb	sy
 800d3f6:	f3bf 8f4f 	dsb	sy
 800d3fa:	613b      	str	r3, [r7, #16]
}
 800d3fc:	bf00      	nop
 800d3fe:	e7fe      	b.n	800d3fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d402:	685a      	ldr	r2, [r3, #4]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	1ad2      	subs	r2, r2, r3
 800d408:	69bb      	ldr	r3, [r7, #24]
 800d40a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40e:	687a      	ldr	r2, [r7, #4]
 800d410:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d412:	69b8      	ldr	r0, [r7, #24]
 800d414:	f000 f908 	bl	800d628 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d418:	4b1d      	ldr	r3, [pc, #116]	; (800d490 <pvPortMalloc+0x188>)
 800d41a:	681a      	ldr	r2, [r3, #0]
 800d41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d41e:	685b      	ldr	r3, [r3, #4]
 800d420:	1ad3      	subs	r3, r2, r3
 800d422:	4a1b      	ldr	r2, [pc, #108]	; (800d490 <pvPortMalloc+0x188>)
 800d424:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d426:	4b1a      	ldr	r3, [pc, #104]	; (800d490 <pvPortMalloc+0x188>)
 800d428:	681a      	ldr	r2, [r3, #0]
 800d42a:	4b1b      	ldr	r3, [pc, #108]	; (800d498 <pvPortMalloc+0x190>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	429a      	cmp	r2, r3
 800d430:	d203      	bcs.n	800d43a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d432:	4b17      	ldr	r3, [pc, #92]	; (800d490 <pvPortMalloc+0x188>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	4a18      	ldr	r2, [pc, #96]	; (800d498 <pvPortMalloc+0x190>)
 800d438:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d43a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43c:	685a      	ldr	r2, [r3, #4]
 800d43e:	4b13      	ldr	r3, [pc, #76]	; (800d48c <pvPortMalloc+0x184>)
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	431a      	orrs	r2, r3
 800d444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d446:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d44a:	2200      	movs	r2, #0
 800d44c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d44e:	4b13      	ldr	r3, [pc, #76]	; (800d49c <pvPortMalloc+0x194>)
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	3301      	adds	r3, #1
 800d454:	4a11      	ldr	r2, [pc, #68]	; (800d49c <pvPortMalloc+0x194>)
 800d456:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d458:	f7fe ff06 	bl	800c268 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d45c:	69fb      	ldr	r3, [r7, #28]
 800d45e:	f003 0307 	and.w	r3, r3, #7
 800d462:	2b00      	cmp	r3, #0
 800d464:	d00a      	beq.n	800d47c <pvPortMalloc+0x174>
	__asm volatile
 800d466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d46a:	f383 8811 	msr	BASEPRI, r3
 800d46e:	f3bf 8f6f 	isb	sy
 800d472:	f3bf 8f4f 	dsb	sy
 800d476:	60fb      	str	r3, [r7, #12]
}
 800d478:	bf00      	nop
 800d47a:	e7fe      	b.n	800d47a <pvPortMalloc+0x172>
	return pvReturn;
 800d47c:	69fb      	ldr	r3, [r7, #28]
}
 800d47e:	4618      	mov	r0, r3
 800d480:	3728      	adds	r7, #40	; 0x28
 800d482:	46bd      	mov	sp, r7
 800d484:	bd80      	pop	{r7, pc}
 800d486:	bf00      	nop
 800d488:	20008b0c 	.word	0x20008b0c
 800d48c:	20008b20 	.word	0x20008b20
 800d490:	20008b10 	.word	0x20008b10
 800d494:	20008b04 	.word	0x20008b04
 800d498:	20008b14 	.word	0x20008b14
 800d49c:	20008b18 	.word	0x20008b18

0800d4a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b086      	sub	sp, #24
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d04d      	beq.n	800d54e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d4b2:	2308      	movs	r3, #8
 800d4b4:	425b      	negs	r3, r3
 800d4b6:	697a      	ldr	r2, [r7, #20]
 800d4b8:	4413      	add	r3, r2
 800d4ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d4bc:	697b      	ldr	r3, [r7, #20]
 800d4be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d4c0:	693b      	ldr	r3, [r7, #16]
 800d4c2:	685a      	ldr	r2, [r3, #4]
 800d4c4:	4b24      	ldr	r3, [pc, #144]	; (800d558 <vPortFree+0xb8>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	4013      	ands	r3, r2
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d10a      	bne.n	800d4e4 <vPortFree+0x44>
	__asm volatile
 800d4ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d2:	f383 8811 	msr	BASEPRI, r3
 800d4d6:	f3bf 8f6f 	isb	sy
 800d4da:	f3bf 8f4f 	dsb	sy
 800d4de:	60fb      	str	r3, [r7, #12]
}
 800d4e0:	bf00      	nop
 800d4e2:	e7fe      	b.n	800d4e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d00a      	beq.n	800d502 <vPortFree+0x62>
	__asm volatile
 800d4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f0:	f383 8811 	msr	BASEPRI, r3
 800d4f4:	f3bf 8f6f 	isb	sy
 800d4f8:	f3bf 8f4f 	dsb	sy
 800d4fc:	60bb      	str	r3, [r7, #8]
}
 800d4fe:	bf00      	nop
 800d500:	e7fe      	b.n	800d500 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d502:	693b      	ldr	r3, [r7, #16]
 800d504:	685a      	ldr	r2, [r3, #4]
 800d506:	4b14      	ldr	r3, [pc, #80]	; (800d558 <vPortFree+0xb8>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	4013      	ands	r3, r2
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d01e      	beq.n	800d54e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d510:	693b      	ldr	r3, [r7, #16]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d11a      	bne.n	800d54e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	685a      	ldr	r2, [r3, #4]
 800d51c:	4b0e      	ldr	r3, [pc, #56]	; (800d558 <vPortFree+0xb8>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	43db      	mvns	r3, r3
 800d522:	401a      	ands	r2, r3
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d528:	f7fe fe90 	bl	800c24c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d52c:	693b      	ldr	r3, [r7, #16]
 800d52e:	685a      	ldr	r2, [r3, #4]
 800d530:	4b0a      	ldr	r3, [pc, #40]	; (800d55c <vPortFree+0xbc>)
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	4413      	add	r3, r2
 800d536:	4a09      	ldr	r2, [pc, #36]	; (800d55c <vPortFree+0xbc>)
 800d538:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d53a:	6938      	ldr	r0, [r7, #16]
 800d53c:	f000 f874 	bl	800d628 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d540:	4b07      	ldr	r3, [pc, #28]	; (800d560 <vPortFree+0xc0>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	3301      	adds	r3, #1
 800d546:	4a06      	ldr	r2, [pc, #24]	; (800d560 <vPortFree+0xc0>)
 800d548:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d54a:	f7fe fe8d 	bl	800c268 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d54e:	bf00      	nop
 800d550:	3718      	adds	r7, #24
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}
 800d556:	bf00      	nop
 800d558:	20008b20 	.word	0x20008b20
 800d55c:	20008b10 	.word	0x20008b10
 800d560:	20008b1c 	.word	0x20008b1c

0800d564 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d564:	b480      	push	{r7}
 800d566:	b085      	sub	sp, #20
 800d568:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d56a:	f247 5330 	movw	r3, #30000	; 0x7530
 800d56e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d570:	4b27      	ldr	r3, [pc, #156]	; (800d610 <prvHeapInit+0xac>)
 800d572:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	f003 0307 	and.w	r3, r3, #7
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d00c      	beq.n	800d598 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	3307      	adds	r3, #7
 800d582:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f023 0307 	bic.w	r3, r3, #7
 800d58a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d58c:	68ba      	ldr	r2, [r7, #8]
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	1ad3      	subs	r3, r2, r3
 800d592:	4a1f      	ldr	r2, [pc, #124]	; (800d610 <prvHeapInit+0xac>)
 800d594:	4413      	add	r3, r2
 800d596:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d59c:	4a1d      	ldr	r2, [pc, #116]	; (800d614 <prvHeapInit+0xb0>)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d5a2:	4b1c      	ldr	r3, [pc, #112]	; (800d614 <prvHeapInit+0xb0>)
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	68ba      	ldr	r2, [r7, #8]
 800d5ac:	4413      	add	r3, r2
 800d5ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d5b0:	2208      	movs	r2, #8
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	1a9b      	subs	r3, r3, r2
 800d5b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	f023 0307 	bic.w	r3, r3, #7
 800d5be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	4a15      	ldr	r2, [pc, #84]	; (800d618 <prvHeapInit+0xb4>)
 800d5c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d5c6:	4b14      	ldr	r3, [pc, #80]	; (800d618 <prvHeapInit+0xb4>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d5ce:	4b12      	ldr	r3, [pc, #72]	; (800d618 <prvHeapInit+0xb4>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	68fa      	ldr	r2, [r7, #12]
 800d5de:	1ad2      	subs	r2, r2, r3
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d5e4:	4b0c      	ldr	r3, [pc, #48]	; (800d618 <prvHeapInit+0xb4>)
 800d5e6:	681a      	ldr	r2, [r3, #0]
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	685b      	ldr	r3, [r3, #4]
 800d5f0:	4a0a      	ldr	r2, [pc, #40]	; (800d61c <prvHeapInit+0xb8>)
 800d5f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	685b      	ldr	r3, [r3, #4]
 800d5f8:	4a09      	ldr	r2, [pc, #36]	; (800d620 <prvHeapInit+0xbc>)
 800d5fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d5fc:	4b09      	ldr	r3, [pc, #36]	; (800d624 <prvHeapInit+0xc0>)
 800d5fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d602:	601a      	str	r2, [r3, #0]
}
 800d604:	bf00      	nop
 800d606:	3714      	adds	r7, #20
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr
 800d610:	200015d4 	.word	0x200015d4
 800d614:	20008b04 	.word	0x20008b04
 800d618:	20008b0c 	.word	0x20008b0c
 800d61c:	20008b14 	.word	0x20008b14
 800d620:	20008b10 	.word	0x20008b10
 800d624:	20008b20 	.word	0x20008b20

0800d628 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d628:	b480      	push	{r7}
 800d62a:	b085      	sub	sp, #20
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d630:	4b28      	ldr	r3, [pc, #160]	; (800d6d4 <prvInsertBlockIntoFreeList+0xac>)
 800d632:	60fb      	str	r3, [r7, #12]
 800d634:	e002      	b.n	800d63c <prvInsertBlockIntoFreeList+0x14>
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	60fb      	str	r3, [r7, #12]
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	687a      	ldr	r2, [r7, #4]
 800d642:	429a      	cmp	r2, r3
 800d644:	d8f7      	bhi.n	800d636 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	685b      	ldr	r3, [r3, #4]
 800d64e:	68ba      	ldr	r2, [r7, #8]
 800d650:	4413      	add	r3, r2
 800d652:	687a      	ldr	r2, [r7, #4]
 800d654:	429a      	cmp	r2, r3
 800d656:	d108      	bne.n	800d66a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	685a      	ldr	r2, [r3, #4]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	685b      	ldr	r3, [r3, #4]
 800d660:	441a      	add	r2, r3
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	68ba      	ldr	r2, [r7, #8]
 800d674:	441a      	add	r2, r3
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d118      	bne.n	800d6b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681a      	ldr	r2, [r3, #0]
 800d682:	4b15      	ldr	r3, [pc, #84]	; (800d6d8 <prvInsertBlockIntoFreeList+0xb0>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	429a      	cmp	r2, r3
 800d688:	d00d      	beq.n	800d6a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	685a      	ldr	r2, [r3, #4]
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	441a      	add	r2, r3
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	601a      	str	r2, [r3, #0]
 800d6a4:	e008      	b.n	800d6b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d6a6:	4b0c      	ldr	r3, [pc, #48]	; (800d6d8 <prvInsertBlockIntoFreeList+0xb0>)
 800d6a8:	681a      	ldr	r2, [r3, #0]
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	601a      	str	r2, [r3, #0]
 800d6ae:	e003      	b.n	800d6b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d6b8:	68fa      	ldr	r2, [r7, #12]
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	d002      	beq.n	800d6c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	687a      	ldr	r2, [r7, #4]
 800d6c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6c6:	bf00      	nop
 800d6c8:	3714      	adds	r7, #20
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr
 800d6d2:	bf00      	nop
 800d6d4:	20008b04 	.word	0x20008b04
 800d6d8:	20008b0c 	.word	0x20008b0c

0800d6dc <__cvt>:
 800d6dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d6e0:	ec55 4b10 	vmov	r4, r5, d0
 800d6e4:	2d00      	cmp	r5, #0
 800d6e6:	460e      	mov	r6, r1
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	462b      	mov	r3, r5
 800d6ec:	bfbb      	ittet	lt
 800d6ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d6f2:	461d      	movlt	r5, r3
 800d6f4:	2300      	movge	r3, #0
 800d6f6:	232d      	movlt	r3, #45	; 0x2d
 800d6f8:	700b      	strb	r3, [r1, #0]
 800d6fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d700:	4691      	mov	r9, r2
 800d702:	f023 0820 	bic.w	r8, r3, #32
 800d706:	bfbc      	itt	lt
 800d708:	4622      	movlt	r2, r4
 800d70a:	4614      	movlt	r4, r2
 800d70c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d710:	d005      	beq.n	800d71e <__cvt+0x42>
 800d712:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d716:	d100      	bne.n	800d71a <__cvt+0x3e>
 800d718:	3601      	adds	r6, #1
 800d71a:	2102      	movs	r1, #2
 800d71c:	e000      	b.n	800d720 <__cvt+0x44>
 800d71e:	2103      	movs	r1, #3
 800d720:	ab03      	add	r3, sp, #12
 800d722:	9301      	str	r3, [sp, #4]
 800d724:	ab02      	add	r3, sp, #8
 800d726:	9300      	str	r3, [sp, #0]
 800d728:	ec45 4b10 	vmov	d0, r4, r5
 800d72c:	4653      	mov	r3, sl
 800d72e:	4632      	mov	r2, r6
 800d730:	f001 f92e 	bl	800e990 <_dtoa_r>
 800d734:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d738:	4607      	mov	r7, r0
 800d73a:	d102      	bne.n	800d742 <__cvt+0x66>
 800d73c:	f019 0f01 	tst.w	r9, #1
 800d740:	d022      	beq.n	800d788 <__cvt+0xac>
 800d742:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d746:	eb07 0906 	add.w	r9, r7, r6
 800d74a:	d110      	bne.n	800d76e <__cvt+0x92>
 800d74c:	783b      	ldrb	r3, [r7, #0]
 800d74e:	2b30      	cmp	r3, #48	; 0x30
 800d750:	d10a      	bne.n	800d768 <__cvt+0x8c>
 800d752:	2200      	movs	r2, #0
 800d754:	2300      	movs	r3, #0
 800d756:	4620      	mov	r0, r4
 800d758:	4629      	mov	r1, r5
 800d75a:	f7f3 f9b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800d75e:	b918      	cbnz	r0, 800d768 <__cvt+0x8c>
 800d760:	f1c6 0601 	rsb	r6, r6, #1
 800d764:	f8ca 6000 	str.w	r6, [sl]
 800d768:	f8da 3000 	ldr.w	r3, [sl]
 800d76c:	4499      	add	r9, r3
 800d76e:	2200      	movs	r2, #0
 800d770:	2300      	movs	r3, #0
 800d772:	4620      	mov	r0, r4
 800d774:	4629      	mov	r1, r5
 800d776:	f7f3 f9a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800d77a:	b108      	cbz	r0, 800d780 <__cvt+0xa4>
 800d77c:	f8cd 900c 	str.w	r9, [sp, #12]
 800d780:	2230      	movs	r2, #48	; 0x30
 800d782:	9b03      	ldr	r3, [sp, #12]
 800d784:	454b      	cmp	r3, r9
 800d786:	d307      	bcc.n	800d798 <__cvt+0xbc>
 800d788:	9b03      	ldr	r3, [sp, #12]
 800d78a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d78c:	1bdb      	subs	r3, r3, r7
 800d78e:	4638      	mov	r0, r7
 800d790:	6013      	str	r3, [r2, #0]
 800d792:	b004      	add	sp, #16
 800d794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d798:	1c59      	adds	r1, r3, #1
 800d79a:	9103      	str	r1, [sp, #12]
 800d79c:	701a      	strb	r2, [r3, #0]
 800d79e:	e7f0      	b.n	800d782 <__cvt+0xa6>

0800d7a0 <__exponent>:
 800d7a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2900      	cmp	r1, #0
 800d7a6:	bfb8      	it	lt
 800d7a8:	4249      	neglt	r1, r1
 800d7aa:	f803 2b02 	strb.w	r2, [r3], #2
 800d7ae:	bfb4      	ite	lt
 800d7b0:	222d      	movlt	r2, #45	; 0x2d
 800d7b2:	222b      	movge	r2, #43	; 0x2b
 800d7b4:	2909      	cmp	r1, #9
 800d7b6:	7042      	strb	r2, [r0, #1]
 800d7b8:	dd2a      	ble.n	800d810 <__exponent+0x70>
 800d7ba:	f10d 0207 	add.w	r2, sp, #7
 800d7be:	4617      	mov	r7, r2
 800d7c0:	260a      	movs	r6, #10
 800d7c2:	4694      	mov	ip, r2
 800d7c4:	fb91 f5f6 	sdiv	r5, r1, r6
 800d7c8:	fb06 1415 	mls	r4, r6, r5, r1
 800d7cc:	3430      	adds	r4, #48	; 0x30
 800d7ce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800d7d2:	460c      	mov	r4, r1
 800d7d4:	2c63      	cmp	r4, #99	; 0x63
 800d7d6:	f102 32ff 	add.w	r2, r2, #4294967295
 800d7da:	4629      	mov	r1, r5
 800d7dc:	dcf1      	bgt.n	800d7c2 <__exponent+0x22>
 800d7de:	3130      	adds	r1, #48	; 0x30
 800d7e0:	f1ac 0402 	sub.w	r4, ip, #2
 800d7e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d7e8:	1c41      	adds	r1, r0, #1
 800d7ea:	4622      	mov	r2, r4
 800d7ec:	42ba      	cmp	r2, r7
 800d7ee:	d30a      	bcc.n	800d806 <__exponent+0x66>
 800d7f0:	f10d 0209 	add.w	r2, sp, #9
 800d7f4:	eba2 020c 	sub.w	r2, r2, ip
 800d7f8:	42bc      	cmp	r4, r7
 800d7fa:	bf88      	it	hi
 800d7fc:	2200      	movhi	r2, #0
 800d7fe:	4413      	add	r3, r2
 800d800:	1a18      	subs	r0, r3, r0
 800d802:	b003      	add	sp, #12
 800d804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d806:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d80a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800d80e:	e7ed      	b.n	800d7ec <__exponent+0x4c>
 800d810:	2330      	movs	r3, #48	; 0x30
 800d812:	3130      	adds	r1, #48	; 0x30
 800d814:	7083      	strb	r3, [r0, #2]
 800d816:	70c1      	strb	r1, [r0, #3]
 800d818:	1d03      	adds	r3, r0, #4
 800d81a:	e7f1      	b.n	800d800 <__exponent+0x60>

0800d81c <_printf_float>:
 800d81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d820:	ed2d 8b02 	vpush	{d8}
 800d824:	b08d      	sub	sp, #52	; 0x34
 800d826:	460c      	mov	r4, r1
 800d828:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d82c:	4616      	mov	r6, r2
 800d82e:	461f      	mov	r7, r3
 800d830:	4605      	mov	r5, r0
 800d832:	f000 ff3b 	bl	800e6ac <_localeconv_r>
 800d836:	f8d0 a000 	ldr.w	sl, [r0]
 800d83a:	4650      	mov	r0, sl
 800d83c:	f7f2 fd18 	bl	8000270 <strlen>
 800d840:	2300      	movs	r3, #0
 800d842:	930a      	str	r3, [sp, #40]	; 0x28
 800d844:	6823      	ldr	r3, [r4, #0]
 800d846:	9305      	str	r3, [sp, #20]
 800d848:	f8d8 3000 	ldr.w	r3, [r8]
 800d84c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d850:	3307      	adds	r3, #7
 800d852:	f023 0307 	bic.w	r3, r3, #7
 800d856:	f103 0208 	add.w	r2, r3, #8
 800d85a:	f8c8 2000 	str.w	r2, [r8]
 800d85e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d862:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d866:	9307      	str	r3, [sp, #28]
 800d868:	f8cd 8018 	str.w	r8, [sp, #24]
 800d86c:	ee08 0a10 	vmov	s16, r0
 800d870:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800d874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d878:	4b9e      	ldr	r3, [pc, #632]	; (800daf4 <_printf_float+0x2d8>)
 800d87a:	f04f 32ff 	mov.w	r2, #4294967295
 800d87e:	f7f3 f955 	bl	8000b2c <__aeabi_dcmpun>
 800d882:	bb88      	cbnz	r0, 800d8e8 <_printf_float+0xcc>
 800d884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d888:	4b9a      	ldr	r3, [pc, #616]	; (800daf4 <_printf_float+0x2d8>)
 800d88a:	f04f 32ff 	mov.w	r2, #4294967295
 800d88e:	f7f3 f92f 	bl	8000af0 <__aeabi_dcmple>
 800d892:	bb48      	cbnz	r0, 800d8e8 <_printf_float+0xcc>
 800d894:	2200      	movs	r2, #0
 800d896:	2300      	movs	r3, #0
 800d898:	4640      	mov	r0, r8
 800d89a:	4649      	mov	r1, r9
 800d89c:	f7f3 f91e 	bl	8000adc <__aeabi_dcmplt>
 800d8a0:	b110      	cbz	r0, 800d8a8 <_printf_float+0x8c>
 800d8a2:	232d      	movs	r3, #45	; 0x2d
 800d8a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d8a8:	4a93      	ldr	r2, [pc, #588]	; (800daf8 <_printf_float+0x2dc>)
 800d8aa:	4b94      	ldr	r3, [pc, #592]	; (800dafc <_printf_float+0x2e0>)
 800d8ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d8b0:	bf94      	ite	ls
 800d8b2:	4690      	movls	r8, r2
 800d8b4:	4698      	movhi	r8, r3
 800d8b6:	2303      	movs	r3, #3
 800d8b8:	6123      	str	r3, [r4, #16]
 800d8ba:	9b05      	ldr	r3, [sp, #20]
 800d8bc:	f023 0304 	bic.w	r3, r3, #4
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	f04f 0900 	mov.w	r9, #0
 800d8c6:	9700      	str	r7, [sp, #0]
 800d8c8:	4633      	mov	r3, r6
 800d8ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800d8cc:	4621      	mov	r1, r4
 800d8ce:	4628      	mov	r0, r5
 800d8d0:	f000 f9da 	bl	800dc88 <_printf_common>
 800d8d4:	3001      	adds	r0, #1
 800d8d6:	f040 8090 	bne.w	800d9fa <_printf_float+0x1de>
 800d8da:	f04f 30ff 	mov.w	r0, #4294967295
 800d8de:	b00d      	add	sp, #52	; 0x34
 800d8e0:	ecbd 8b02 	vpop	{d8}
 800d8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8e8:	4642      	mov	r2, r8
 800d8ea:	464b      	mov	r3, r9
 800d8ec:	4640      	mov	r0, r8
 800d8ee:	4649      	mov	r1, r9
 800d8f0:	f7f3 f91c 	bl	8000b2c <__aeabi_dcmpun>
 800d8f4:	b140      	cbz	r0, 800d908 <_printf_float+0xec>
 800d8f6:	464b      	mov	r3, r9
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	bfbc      	itt	lt
 800d8fc:	232d      	movlt	r3, #45	; 0x2d
 800d8fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d902:	4a7f      	ldr	r2, [pc, #508]	; (800db00 <_printf_float+0x2e4>)
 800d904:	4b7f      	ldr	r3, [pc, #508]	; (800db04 <_printf_float+0x2e8>)
 800d906:	e7d1      	b.n	800d8ac <_printf_float+0x90>
 800d908:	6863      	ldr	r3, [r4, #4]
 800d90a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d90e:	9206      	str	r2, [sp, #24]
 800d910:	1c5a      	adds	r2, r3, #1
 800d912:	d13f      	bne.n	800d994 <_printf_float+0x178>
 800d914:	2306      	movs	r3, #6
 800d916:	6063      	str	r3, [r4, #4]
 800d918:	9b05      	ldr	r3, [sp, #20]
 800d91a:	6861      	ldr	r1, [r4, #4]
 800d91c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d920:	2300      	movs	r3, #0
 800d922:	9303      	str	r3, [sp, #12]
 800d924:	ab0a      	add	r3, sp, #40	; 0x28
 800d926:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d92a:	ab09      	add	r3, sp, #36	; 0x24
 800d92c:	ec49 8b10 	vmov	d0, r8, r9
 800d930:	9300      	str	r3, [sp, #0]
 800d932:	6022      	str	r2, [r4, #0]
 800d934:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d938:	4628      	mov	r0, r5
 800d93a:	f7ff fecf 	bl	800d6dc <__cvt>
 800d93e:	9b06      	ldr	r3, [sp, #24]
 800d940:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d942:	2b47      	cmp	r3, #71	; 0x47
 800d944:	4680      	mov	r8, r0
 800d946:	d108      	bne.n	800d95a <_printf_float+0x13e>
 800d948:	1cc8      	adds	r0, r1, #3
 800d94a:	db02      	blt.n	800d952 <_printf_float+0x136>
 800d94c:	6863      	ldr	r3, [r4, #4]
 800d94e:	4299      	cmp	r1, r3
 800d950:	dd41      	ble.n	800d9d6 <_printf_float+0x1ba>
 800d952:	f1ab 0302 	sub.w	r3, fp, #2
 800d956:	fa5f fb83 	uxtb.w	fp, r3
 800d95a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d95e:	d820      	bhi.n	800d9a2 <_printf_float+0x186>
 800d960:	3901      	subs	r1, #1
 800d962:	465a      	mov	r2, fp
 800d964:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d968:	9109      	str	r1, [sp, #36]	; 0x24
 800d96a:	f7ff ff19 	bl	800d7a0 <__exponent>
 800d96e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d970:	1813      	adds	r3, r2, r0
 800d972:	2a01      	cmp	r2, #1
 800d974:	4681      	mov	r9, r0
 800d976:	6123      	str	r3, [r4, #16]
 800d978:	dc02      	bgt.n	800d980 <_printf_float+0x164>
 800d97a:	6822      	ldr	r2, [r4, #0]
 800d97c:	07d2      	lsls	r2, r2, #31
 800d97e:	d501      	bpl.n	800d984 <_printf_float+0x168>
 800d980:	3301      	adds	r3, #1
 800d982:	6123      	str	r3, [r4, #16]
 800d984:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d09c      	beq.n	800d8c6 <_printf_float+0xaa>
 800d98c:	232d      	movs	r3, #45	; 0x2d
 800d98e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d992:	e798      	b.n	800d8c6 <_printf_float+0xaa>
 800d994:	9a06      	ldr	r2, [sp, #24]
 800d996:	2a47      	cmp	r2, #71	; 0x47
 800d998:	d1be      	bne.n	800d918 <_printf_float+0xfc>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d1bc      	bne.n	800d918 <_printf_float+0xfc>
 800d99e:	2301      	movs	r3, #1
 800d9a0:	e7b9      	b.n	800d916 <_printf_float+0xfa>
 800d9a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d9a6:	d118      	bne.n	800d9da <_printf_float+0x1be>
 800d9a8:	2900      	cmp	r1, #0
 800d9aa:	6863      	ldr	r3, [r4, #4]
 800d9ac:	dd0b      	ble.n	800d9c6 <_printf_float+0x1aa>
 800d9ae:	6121      	str	r1, [r4, #16]
 800d9b0:	b913      	cbnz	r3, 800d9b8 <_printf_float+0x19c>
 800d9b2:	6822      	ldr	r2, [r4, #0]
 800d9b4:	07d0      	lsls	r0, r2, #31
 800d9b6:	d502      	bpl.n	800d9be <_printf_float+0x1a2>
 800d9b8:	3301      	adds	r3, #1
 800d9ba:	440b      	add	r3, r1
 800d9bc:	6123      	str	r3, [r4, #16]
 800d9be:	65a1      	str	r1, [r4, #88]	; 0x58
 800d9c0:	f04f 0900 	mov.w	r9, #0
 800d9c4:	e7de      	b.n	800d984 <_printf_float+0x168>
 800d9c6:	b913      	cbnz	r3, 800d9ce <_printf_float+0x1b2>
 800d9c8:	6822      	ldr	r2, [r4, #0]
 800d9ca:	07d2      	lsls	r2, r2, #31
 800d9cc:	d501      	bpl.n	800d9d2 <_printf_float+0x1b6>
 800d9ce:	3302      	adds	r3, #2
 800d9d0:	e7f4      	b.n	800d9bc <_printf_float+0x1a0>
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e7f2      	b.n	800d9bc <_printf_float+0x1a0>
 800d9d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d9da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9dc:	4299      	cmp	r1, r3
 800d9de:	db05      	blt.n	800d9ec <_printf_float+0x1d0>
 800d9e0:	6823      	ldr	r3, [r4, #0]
 800d9e2:	6121      	str	r1, [r4, #16]
 800d9e4:	07d8      	lsls	r0, r3, #31
 800d9e6:	d5ea      	bpl.n	800d9be <_printf_float+0x1a2>
 800d9e8:	1c4b      	adds	r3, r1, #1
 800d9ea:	e7e7      	b.n	800d9bc <_printf_float+0x1a0>
 800d9ec:	2900      	cmp	r1, #0
 800d9ee:	bfd4      	ite	le
 800d9f0:	f1c1 0202 	rsble	r2, r1, #2
 800d9f4:	2201      	movgt	r2, #1
 800d9f6:	4413      	add	r3, r2
 800d9f8:	e7e0      	b.n	800d9bc <_printf_float+0x1a0>
 800d9fa:	6823      	ldr	r3, [r4, #0]
 800d9fc:	055a      	lsls	r2, r3, #21
 800d9fe:	d407      	bmi.n	800da10 <_printf_float+0x1f4>
 800da00:	6923      	ldr	r3, [r4, #16]
 800da02:	4642      	mov	r2, r8
 800da04:	4631      	mov	r1, r6
 800da06:	4628      	mov	r0, r5
 800da08:	47b8      	blx	r7
 800da0a:	3001      	adds	r0, #1
 800da0c:	d12c      	bne.n	800da68 <_printf_float+0x24c>
 800da0e:	e764      	b.n	800d8da <_printf_float+0xbe>
 800da10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800da14:	f240 80e0 	bls.w	800dbd8 <_printf_float+0x3bc>
 800da18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800da1c:	2200      	movs	r2, #0
 800da1e:	2300      	movs	r3, #0
 800da20:	f7f3 f852 	bl	8000ac8 <__aeabi_dcmpeq>
 800da24:	2800      	cmp	r0, #0
 800da26:	d034      	beq.n	800da92 <_printf_float+0x276>
 800da28:	4a37      	ldr	r2, [pc, #220]	; (800db08 <_printf_float+0x2ec>)
 800da2a:	2301      	movs	r3, #1
 800da2c:	4631      	mov	r1, r6
 800da2e:	4628      	mov	r0, r5
 800da30:	47b8      	blx	r7
 800da32:	3001      	adds	r0, #1
 800da34:	f43f af51 	beq.w	800d8da <_printf_float+0xbe>
 800da38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da3c:	429a      	cmp	r2, r3
 800da3e:	db02      	blt.n	800da46 <_printf_float+0x22a>
 800da40:	6823      	ldr	r3, [r4, #0]
 800da42:	07d8      	lsls	r0, r3, #31
 800da44:	d510      	bpl.n	800da68 <_printf_float+0x24c>
 800da46:	ee18 3a10 	vmov	r3, s16
 800da4a:	4652      	mov	r2, sl
 800da4c:	4631      	mov	r1, r6
 800da4e:	4628      	mov	r0, r5
 800da50:	47b8      	blx	r7
 800da52:	3001      	adds	r0, #1
 800da54:	f43f af41 	beq.w	800d8da <_printf_float+0xbe>
 800da58:	f04f 0800 	mov.w	r8, #0
 800da5c:	f104 091a 	add.w	r9, r4, #26
 800da60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da62:	3b01      	subs	r3, #1
 800da64:	4543      	cmp	r3, r8
 800da66:	dc09      	bgt.n	800da7c <_printf_float+0x260>
 800da68:	6823      	ldr	r3, [r4, #0]
 800da6a:	079b      	lsls	r3, r3, #30
 800da6c:	f100 8107 	bmi.w	800dc7e <_printf_float+0x462>
 800da70:	68e0      	ldr	r0, [r4, #12]
 800da72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da74:	4298      	cmp	r0, r3
 800da76:	bfb8      	it	lt
 800da78:	4618      	movlt	r0, r3
 800da7a:	e730      	b.n	800d8de <_printf_float+0xc2>
 800da7c:	2301      	movs	r3, #1
 800da7e:	464a      	mov	r2, r9
 800da80:	4631      	mov	r1, r6
 800da82:	4628      	mov	r0, r5
 800da84:	47b8      	blx	r7
 800da86:	3001      	adds	r0, #1
 800da88:	f43f af27 	beq.w	800d8da <_printf_float+0xbe>
 800da8c:	f108 0801 	add.w	r8, r8, #1
 800da90:	e7e6      	b.n	800da60 <_printf_float+0x244>
 800da92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da94:	2b00      	cmp	r3, #0
 800da96:	dc39      	bgt.n	800db0c <_printf_float+0x2f0>
 800da98:	4a1b      	ldr	r2, [pc, #108]	; (800db08 <_printf_float+0x2ec>)
 800da9a:	2301      	movs	r3, #1
 800da9c:	4631      	mov	r1, r6
 800da9e:	4628      	mov	r0, r5
 800daa0:	47b8      	blx	r7
 800daa2:	3001      	adds	r0, #1
 800daa4:	f43f af19 	beq.w	800d8da <_printf_float+0xbe>
 800daa8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800daac:	4313      	orrs	r3, r2
 800daae:	d102      	bne.n	800dab6 <_printf_float+0x29a>
 800dab0:	6823      	ldr	r3, [r4, #0]
 800dab2:	07d9      	lsls	r1, r3, #31
 800dab4:	d5d8      	bpl.n	800da68 <_printf_float+0x24c>
 800dab6:	ee18 3a10 	vmov	r3, s16
 800daba:	4652      	mov	r2, sl
 800dabc:	4631      	mov	r1, r6
 800dabe:	4628      	mov	r0, r5
 800dac0:	47b8      	blx	r7
 800dac2:	3001      	adds	r0, #1
 800dac4:	f43f af09 	beq.w	800d8da <_printf_float+0xbe>
 800dac8:	f04f 0900 	mov.w	r9, #0
 800dacc:	f104 0a1a 	add.w	sl, r4, #26
 800dad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dad2:	425b      	negs	r3, r3
 800dad4:	454b      	cmp	r3, r9
 800dad6:	dc01      	bgt.n	800dadc <_printf_float+0x2c0>
 800dad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dada:	e792      	b.n	800da02 <_printf_float+0x1e6>
 800dadc:	2301      	movs	r3, #1
 800dade:	4652      	mov	r2, sl
 800dae0:	4631      	mov	r1, r6
 800dae2:	4628      	mov	r0, r5
 800dae4:	47b8      	blx	r7
 800dae6:	3001      	adds	r0, #1
 800dae8:	f43f aef7 	beq.w	800d8da <_printf_float+0xbe>
 800daec:	f109 0901 	add.w	r9, r9, #1
 800daf0:	e7ee      	b.n	800dad0 <_printf_float+0x2b4>
 800daf2:	bf00      	nop
 800daf4:	7fefffff 	.word	0x7fefffff
 800daf8:	0801407c 	.word	0x0801407c
 800dafc:	08014080 	.word	0x08014080
 800db00:	08014084 	.word	0x08014084
 800db04:	08014088 	.word	0x08014088
 800db08:	08014418 	.word	0x08014418
 800db0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800db10:	429a      	cmp	r2, r3
 800db12:	bfa8      	it	ge
 800db14:	461a      	movge	r2, r3
 800db16:	2a00      	cmp	r2, #0
 800db18:	4691      	mov	r9, r2
 800db1a:	dc37      	bgt.n	800db8c <_printf_float+0x370>
 800db1c:	f04f 0b00 	mov.w	fp, #0
 800db20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db24:	f104 021a 	add.w	r2, r4, #26
 800db28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800db2a:	9305      	str	r3, [sp, #20]
 800db2c:	eba3 0309 	sub.w	r3, r3, r9
 800db30:	455b      	cmp	r3, fp
 800db32:	dc33      	bgt.n	800db9c <_printf_float+0x380>
 800db34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800db38:	429a      	cmp	r2, r3
 800db3a:	db3b      	blt.n	800dbb4 <_printf_float+0x398>
 800db3c:	6823      	ldr	r3, [r4, #0]
 800db3e:	07da      	lsls	r2, r3, #31
 800db40:	d438      	bmi.n	800dbb4 <_printf_float+0x398>
 800db42:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800db46:	eba2 0903 	sub.w	r9, r2, r3
 800db4a:	9b05      	ldr	r3, [sp, #20]
 800db4c:	1ad2      	subs	r2, r2, r3
 800db4e:	4591      	cmp	r9, r2
 800db50:	bfa8      	it	ge
 800db52:	4691      	movge	r9, r2
 800db54:	f1b9 0f00 	cmp.w	r9, #0
 800db58:	dc35      	bgt.n	800dbc6 <_printf_float+0x3aa>
 800db5a:	f04f 0800 	mov.w	r8, #0
 800db5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db62:	f104 0a1a 	add.w	sl, r4, #26
 800db66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800db6a:	1a9b      	subs	r3, r3, r2
 800db6c:	eba3 0309 	sub.w	r3, r3, r9
 800db70:	4543      	cmp	r3, r8
 800db72:	f77f af79 	ble.w	800da68 <_printf_float+0x24c>
 800db76:	2301      	movs	r3, #1
 800db78:	4652      	mov	r2, sl
 800db7a:	4631      	mov	r1, r6
 800db7c:	4628      	mov	r0, r5
 800db7e:	47b8      	blx	r7
 800db80:	3001      	adds	r0, #1
 800db82:	f43f aeaa 	beq.w	800d8da <_printf_float+0xbe>
 800db86:	f108 0801 	add.w	r8, r8, #1
 800db8a:	e7ec      	b.n	800db66 <_printf_float+0x34a>
 800db8c:	4613      	mov	r3, r2
 800db8e:	4631      	mov	r1, r6
 800db90:	4642      	mov	r2, r8
 800db92:	4628      	mov	r0, r5
 800db94:	47b8      	blx	r7
 800db96:	3001      	adds	r0, #1
 800db98:	d1c0      	bne.n	800db1c <_printf_float+0x300>
 800db9a:	e69e      	b.n	800d8da <_printf_float+0xbe>
 800db9c:	2301      	movs	r3, #1
 800db9e:	4631      	mov	r1, r6
 800dba0:	4628      	mov	r0, r5
 800dba2:	9205      	str	r2, [sp, #20]
 800dba4:	47b8      	blx	r7
 800dba6:	3001      	adds	r0, #1
 800dba8:	f43f ae97 	beq.w	800d8da <_printf_float+0xbe>
 800dbac:	9a05      	ldr	r2, [sp, #20]
 800dbae:	f10b 0b01 	add.w	fp, fp, #1
 800dbb2:	e7b9      	b.n	800db28 <_printf_float+0x30c>
 800dbb4:	ee18 3a10 	vmov	r3, s16
 800dbb8:	4652      	mov	r2, sl
 800dbba:	4631      	mov	r1, r6
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	47b8      	blx	r7
 800dbc0:	3001      	adds	r0, #1
 800dbc2:	d1be      	bne.n	800db42 <_printf_float+0x326>
 800dbc4:	e689      	b.n	800d8da <_printf_float+0xbe>
 800dbc6:	9a05      	ldr	r2, [sp, #20]
 800dbc8:	464b      	mov	r3, r9
 800dbca:	4442      	add	r2, r8
 800dbcc:	4631      	mov	r1, r6
 800dbce:	4628      	mov	r0, r5
 800dbd0:	47b8      	blx	r7
 800dbd2:	3001      	adds	r0, #1
 800dbd4:	d1c1      	bne.n	800db5a <_printf_float+0x33e>
 800dbd6:	e680      	b.n	800d8da <_printf_float+0xbe>
 800dbd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dbda:	2a01      	cmp	r2, #1
 800dbdc:	dc01      	bgt.n	800dbe2 <_printf_float+0x3c6>
 800dbde:	07db      	lsls	r3, r3, #31
 800dbe0:	d53a      	bpl.n	800dc58 <_printf_float+0x43c>
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	4642      	mov	r2, r8
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	4628      	mov	r0, r5
 800dbea:	47b8      	blx	r7
 800dbec:	3001      	adds	r0, #1
 800dbee:	f43f ae74 	beq.w	800d8da <_printf_float+0xbe>
 800dbf2:	ee18 3a10 	vmov	r3, s16
 800dbf6:	4652      	mov	r2, sl
 800dbf8:	4631      	mov	r1, r6
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	47b8      	blx	r7
 800dbfe:	3001      	adds	r0, #1
 800dc00:	f43f ae6b 	beq.w	800d8da <_printf_float+0xbe>
 800dc04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc08:	2200      	movs	r2, #0
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800dc10:	f7f2 ff5a 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc14:	b9d8      	cbnz	r0, 800dc4e <_printf_float+0x432>
 800dc16:	f10a 33ff 	add.w	r3, sl, #4294967295
 800dc1a:	f108 0201 	add.w	r2, r8, #1
 800dc1e:	4631      	mov	r1, r6
 800dc20:	4628      	mov	r0, r5
 800dc22:	47b8      	blx	r7
 800dc24:	3001      	adds	r0, #1
 800dc26:	d10e      	bne.n	800dc46 <_printf_float+0x42a>
 800dc28:	e657      	b.n	800d8da <_printf_float+0xbe>
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	4652      	mov	r2, sl
 800dc2e:	4631      	mov	r1, r6
 800dc30:	4628      	mov	r0, r5
 800dc32:	47b8      	blx	r7
 800dc34:	3001      	adds	r0, #1
 800dc36:	f43f ae50 	beq.w	800d8da <_printf_float+0xbe>
 800dc3a:	f108 0801 	add.w	r8, r8, #1
 800dc3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc40:	3b01      	subs	r3, #1
 800dc42:	4543      	cmp	r3, r8
 800dc44:	dcf1      	bgt.n	800dc2a <_printf_float+0x40e>
 800dc46:	464b      	mov	r3, r9
 800dc48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800dc4c:	e6da      	b.n	800da04 <_printf_float+0x1e8>
 800dc4e:	f04f 0800 	mov.w	r8, #0
 800dc52:	f104 0a1a 	add.w	sl, r4, #26
 800dc56:	e7f2      	b.n	800dc3e <_printf_float+0x422>
 800dc58:	2301      	movs	r3, #1
 800dc5a:	4642      	mov	r2, r8
 800dc5c:	e7df      	b.n	800dc1e <_printf_float+0x402>
 800dc5e:	2301      	movs	r3, #1
 800dc60:	464a      	mov	r2, r9
 800dc62:	4631      	mov	r1, r6
 800dc64:	4628      	mov	r0, r5
 800dc66:	47b8      	blx	r7
 800dc68:	3001      	adds	r0, #1
 800dc6a:	f43f ae36 	beq.w	800d8da <_printf_float+0xbe>
 800dc6e:	f108 0801 	add.w	r8, r8, #1
 800dc72:	68e3      	ldr	r3, [r4, #12]
 800dc74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dc76:	1a5b      	subs	r3, r3, r1
 800dc78:	4543      	cmp	r3, r8
 800dc7a:	dcf0      	bgt.n	800dc5e <_printf_float+0x442>
 800dc7c:	e6f8      	b.n	800da70 <_printf_float+0x254>
 800dc7e:	f04f 0800 	mov.w	r8, #0
 800dc82:	f104 0919 	add.w	r9, r4, #25
 800dc86:	e7f4      	b.n	800dc72 <_printf_float+0x456>

0800dc88 <_printf_common>:
 800dc88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc8c:	4616      	mov	r6, r2
 800dc8e:	4699      	mov	r9, r3
 800dc90:	688a      	ldr	r2, [r1, #8]
 800dc92:	690b      	ldr	r3, [r1, #16]
 800dc94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	bfb8      	it	lt
 800dc9c:	4613      	movlt	r3, r2
 800dc9e:	6033      	str	r3, [r6, #0]
 800dca0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dca4:	4607      	mov	r7, r0
 800dca6:	460c      	mov	r4, r1
 800dca8:	b10a      	cbz	r2, 800dcae <_printf_common+0x26>
 800dcaa:	3301      	adds	r3, #1
 800dcac:	6033      	str	r3, [r6, #0]
 800dcae:	6823      	ldr	r3, [r4, #0]
 800dcb0:	0699      	lsls	r1, r3, #26
 800dcb2:	bf42      	ittt	mi
 800dcb4:	6833      	ldrmi	r3, [r6, #0]
 800dcb6:	3302      	addmi	r3, #2
 800dcb8:	6033      	strmi	r3, [r6, #0]
 800dcba:	6825      	ldr	r5, [r4, #0]
 800dcbc:	f015 0506 	ands.w	r5, r5, #6
 800dcc0:	d106      	bne.n	800dcd0 <_printf_common+0x48>
 800dcc2:	f104 0a19 	add.w	sl, r4, #25
 800dcc6:	68e3      	ldr	r3, [r4, #12]
 800dcc8:	6832      	ldr	r2, [r6, #0]
 800dcca:	1a9b      	subs	r3, r3, r2
 800dccc:	42ab      	cmp	r3, r5
 800dcce:	dc26      	bgt.n	800dd1e <_printf_common+0x96>
 800dcd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dcd4:	1e13      	subs	r3, r2, #0
 800dcd6:	6822      	ldr	r2, [r4, #0]
 800dcd8:	bf18      	it	ne
 800dcda:	2301      	movne	r3, #1
 800dcdc:	0692      	lsls	r2, r2, #26
 800dcde:	d42b      	bmi.n	800dd38 <_printf_common+0xb0>
 800dce0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dce4:	4649      	mov	r1, r9
 800dce6:	4638      	mov	r0, r7
 800dce8:	47c0      	blx	r8
 800dcea:	3001      	adds	r0, #1
 800dcec:	d01e      	beq.n	800dd2c <_printf_common+0xa4>
 800dcee:	6823      	ldr	r3, [r4, #0]
 800dcf0:	6922      	ldr	r2, [r4, #16]
 800dcf2:	f003 0306 	and.w	r3, r3, #6
 800dcf6:	2b04      	cmp	r3, #4
 800dcf8:	bf02      	ittt	eq
 800dcfa:	68e5      	ldreq	r5, [r4, #12]
 800dcfc:	6833      	ldreq	r3, [r6, #0]
 800dcfe:	1aed      	subeq	r5, r5, r3
 800dd00:	68a3      	ldr	r3, [r4, #8]
 800dd02:	bf0c      	ite	eq
 800dd04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd08:	2500      	movne	r5, #0
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	bfc4      	itt	gt
 800dd0e:	1a9b      	subgt	r3, r3, r2
 800dd10:	18ed      	addgt	r5, r5, r3
 800dd12:	2600      	movs	r6, #0
 800dd14:	341a      	adds	r4, #26
 800dd16:	42b5      	cmp	r5, r6
 800dd18:	d11a      	bne.n	800dd50 <_printf_common+0xc8>
 800dd1a:	2000      	movs	r0, #0
 800dd1c:	e008      	b.n	800dd30 <_printf_common+0xa8>
 800dd1e:	2301      	movs	r3, #1
 800dd20:	4652      	mov	r2, sl
 800dd22:	4649      	mov	r1, r9
 800dd24:	4638      	mov	r0, r7
 800dd26:	47c0      	blx	r8
 800dd28:	3001      	adds	r0, #1
 800dd2a:	d103      	bne.n	800dd34 <_printf_common+0xac>
 800dd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd34:	3501      	adds	r5, #1
 800dd36:	e7c6      	b.n	800dcc6 <_printf_common+0x3e>
 800dd38:	18e1      	adds	r1, r4, r3
 800dd3a:	1c5a      	adds	r2, r3, #1
 800dd3c:	2030      	movs	r0, #48	; 0x30
 800dd3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dd42:	4422      	add	r2, r4
 800dd44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dd48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dd4c:	3302      	adds	r3, #2
 800dd4e:	e7c7      	b.n	800dce0 <_printf_common+0x58>
 800dd50:	2301      	movs	r3, #1
 800dd52:	4622      	mov	r2, r4
 800dd54:	4649      	mov	r1, r9
 800dd56:	4638      	mov	r0, r7
 800dd58:	47c0      	blx	r8
 800dd5a:	3001      	adds	r0, #1
 800dd5c:	d0e6      	beq.n	800dd2c <_printf_common+0xa4>
 800dd5e:	3601      	adds	r6, #1
 800dd60:	e7d9      	b.n	800dd16 <_printf_common+0x8e>
	...

0800dd64 <_printf_i>:
 800dd64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dd68:	7e0f      	ldrb	r7, [r1, #24]
 800dd6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dd6c:	2f78      	cmp	r7, #120	; 0x78
 800dd6e:	4691      	mov	r9, r2
 800dd70:	4680      	mov	r8, r0
 800dd72:	460c      	mov	r4, r1
 800dd74:	469a      	mov	sl, r3
 800dd76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dd7a:	d807      	bhi.n	800dd8c <_printf_i+0x28>
 800dd7c:	2f62      	cmp	r7, #98	; 0x62
 800dd7e:	d80a      	bhi.n	800dd96 <_printf_i+0x32>
 800dd80:	2f00      	cmp	r7, #0
 800dd82:	f000 80d4 	beq.w	800df2e <_printf_i+0x1ca>
 800dd86:	2f58      	cmp	r7, #88	; 0x58
 800dd88:	f000 80c0 	beq.w	800df0c <_printf_i+0x1a8>
 800dd8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dd90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dd94:	e03a      	b.n	800de0c <_printf_i+0xa8>
 800dd96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dd9a:	2b15      	cmp	r3, #21
 800dd9c:	d8f6      	bhi.n	800dd8c <_printf_i+0x28>
 800dd9e:	a101      	add	r1, pc, #4	; (adr r1, 800dda4 <_printf_i+0x40>)
 800dda0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dda4:	0800ddfd 	.word	0x0800ddfd
 800dda8:	0800de11 	.word	0x0800de11
 800ddac:	0800dd8d 	.word	0x0800dd8d
 800ddb0:	0800dd8d 	.word	0x0800dd8d
 800ddb4:	0800dd8d 	.word	0x0800dd8d
 800ddb8:	0800dd8d 	.word	0x0800dd8d
 800ddbc:	0800de11 	.word	0x0800de11
 800ddc0:	0800dd8d 	.word	0x0800dd8d
 800ddc4:	0800dd8d 	.word	0x0800dd8d
 800ddc8:	0800dd8d 	.word	0x0800dd8d
 800ddcc:	0800dd8d 	.word	0x0800dd8d
 800ddd0:	0800df15 	.word	0x0800df15
 800ddd4:	0800de3d 	.word	0x0800de3d
 800ddd8:	0800decf 	.word	0x0800decf
 800dddc:	0800dd8d 	.word	0x0800dd8d
 800dde0:	0800dd8d 	.word	0x0800dd8d
 800dde4:	0800df37 	.word	0x0800df37
 800dde8:	0800dd8d 	.word	0x0800dd8d
 800ddec:	0800de3d 	.word	0x0800de3d
 800ddf0:	0800dd8d 	.word	0x0800dd8d
 800ddf4:	0800dd8d 	.word	0x0800dd8d
 800ddf8:	0800ded7 	.word	0x0800ded7
 800ddfc:	682b      	ldr	r3, [r5, #0]
 800ddfe:	1d1a      	adds	r2, r3, #4
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	602a      	str	r2, [r5, #0]
 800de04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800de08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800de0c:	2301      	movs	r3, #1
 800de0e:	e09f      	b.n	800df50 <_printf_i+0x1ec>
 800de10:	6820      	ldr	r0, [r4, #0]
 800de12:	682b      	ldr	r3, [r5, #0]
 800de14:	0607      	lsls	r7, r0, #24
 800de16:	f103 0104 	add.w	r1, r3, #4
 800de1a:	6029      	str	r1, [r5, #0]
 800de1c:	d501      	bpl.n	800de22 <_printf_i+0xbe>
 800de1e:	681e      	ldr	r6, [r3, #0]
 800de20:	e003      	b.n	800de2a <_printf_i+0xc6>
 800de22:	0646      	lsls	r6, r0, #25
 800de24:	d5fb      	bpl.n	800de1e <_printf_i+0xba>
 800de26:	f9b3 6000 	ldrsh.w	r6, [r3]
 800de2a:	2e00      	cmp	r6, #0
 800de2c:	da03      	bge.n	800de36 <_printf_i+0xd2>
 800de2e:	232d      	movs	r3, #45	; 0x2d
 800de30:	4276      	negs	r6, r6
 800de32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de36:	485a      	ldr	r0, [pc, #360]	; (800dfa0 <_printf_i+0x23c>)
 800de38:	230a      	movs	r3, #10
 800de3a:	e012      	b.n	800de62 <_printf_i+0xfe>
 800de3c:	682b      	ldr	r3, [r5, #0]
 800de3e:	6820      	ldr	r0, [r4, #0]
 800de40:	1d19      	adds	r1, r3, #4
 800de42:	6029      	str	r1, [r5, #0]
 800de44:	0605      	lsls	r5, r0, #24
 800de46:	d501      	bpl.n	800de4c <_printf_i+0xe8>
 800de48:	681e      	ldr	r6, [r3, #0]
 800de4a:	e002      	b.n	800de52 <_printf_i+0xee>
 800de4c:	0641      	lsls	r1, r0, #25
 800de4e:	d5fb      	bpl.n	800de48 <_printf_i+0xe4>
 800de50:	881e      	ldrh	r6, [r3, #0]
 800de52:	4853      	ldr	r0, [pc, #332]	; (800dfa0 <_printf_i+0x23c>)
 800de54:	2f6f      	cmp	r7, #111	; 0x6f
 800de56:	bf0c      	ite	eq
 800de58:	2308      	moveq	r3, #8
 800de5a:	230a      	movne	r3, #10
 800de5c:	2100      	movs	r1, #0
 800de5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800de62:	6865      	ldr	r5, [r4, #4]
 800de64:	60a5      	str	r5, [r4, #8]
 800de66:	2d00      	cmp	r5, #0
 800de68:	bfa2      	ittt	ge
 800de6a:	6821      	ldrge	r1, [r4, #0]
 800de6c:	f021 0104 	bicge.w	r1, r1, #4
 800de70:	6021      	strge	r1, [r4, #0]
 800de72:	b90e      	cbnz	r6, 800de78 <_printf_i+0x114>
 800de74:	2d00      	cmp	r5, #0
 800de76:	d04b      	beq.n	800df10 <_printf_i+0x1ac>
 800de78:	4615      	mov	r5, r2
 800de7a:	fbb6 f1f3 	udiv	r1, r6, r3
 800de7e:	fb03 6711 	mls	r7, r3, r1, r6
 800de82:	5dc7      	ldrb	r7, [r0, r7]
 800de84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800de88:	4637      	mov	r7, r6
 800de8a:	42bb      	cmp	r3, r7
 800de8c:	460e      	mov	r6, r1
 800de8e:	d9f4      	bls.n	800de7a <_printf_i+0x116>
 800de90:	2b08      	cmp	r3, #8
 800de92:	d10b      	bne.n	800deac <_printf_i+0x148>
 800de94:	6823      	ldr	r3, [r4, #0]
 800de96:	07de      	lsls	r6, r3, #31
 800de98:	d508      	bpl.n	800deac <_printf_i+0x148>
 800de9a:	6923      	ldr	r3, [r4, #16]
 800de9c:	6861      	ldr	r1, [r4, #4]
 800de9e:	4299      	cmp	r1, r3
 800dea0:	bfde      	ittt	le
 800dea2:	2330      	movle	r3, #48	; 0x30
 800dea4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dea8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800deac:	1b52      	subs	r2, r2, r5
 800deae:	6122      	str	r2, [r4, #16]
 800deb0:	f8cd a000 	str.w	sl, [sp]
 800deb4:	464b      	mov	r3, r9
 800deb6:	aa03      	add	r2, sp, #12
 800deb8:	4621      	mov	r1, r4
 800deba:	4640      	mov	r0, r8
 800debc:	f7ff fee4 	bl	800dc88 <_printf_common>
 800dec0:	3001      	adds	r0, #1
 800dec2:	d14a      	bne.n	800df5a <_printf_i+0x1f6>
 800dec4:	f04f 30ff 	mov.w	r0, #4294967295
 800dec8:	b004      	add	sp, #16
 800deca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dece:	6823      	ldr	r3, [r4, #0]
 800ded0:	f043 0320 	orr.w	r3, r3, #32
 800ded4:	6023      	str	r3, [r4, #0]
 800ded6:	4833      	ldr	r0, [pc, #204]	; (800dfa4 <_printf_i+0x240>)
 800ded8:	2778      	movs	r7, #120	; 0x78
 800deda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800dede:	6823      	ldr	r3, [r4, #0]
 800dee0:	6829      	ldr	r1, [r5, #0]
 800dee2:	061f      	lsls	r7, r3, #24
 800dee4:	f851 6b04 	ldr.w	r6, [r1], #4
 800dee8:	d402      	bmi.n	800def0 <_printf_i+0x18c>
 800deea:	065f      	lsls	r7, r3, #25
 800deec:	bf48      	it	mi
 800deee:	b2b6      	uxthmi	r6, r6
 800def0:	07df      	lsls	r7, r3, #31
 800def2:	bf48      	it	mi
 800def4:	f043 0320 	orrmi.w	r3, r3, #32
 800def8:	6029      	str	r1, [r5, #0]
 800defa:	bf48      	it	mi
 800defc:	6023      	strmi	r3, [r4, #0]
 800defe:	b91e      	cbnz	r6, 800df08 <_printf_i+0x1a4>
 800df00:	6823      	ldr	r3, [r4, #0]
 800df02:	f023 0320 	bic.w	r3, r3, #32
 800df06:	6023      	str	r3, [r4, #0]
 800df08:	2310      	movs	r3, #16
 800df0a:	e7a7      	b.n	800de5c <_printf_i+0xf8>
 800df0c:	4824      	ldr	r0, [pc, #144]	; (800dfa0 <_printf_i+0x23c>)
 800df0e:	e7e4      	b.n	800deda <_printf_i+0x176>
 800df10:	4615      	mov	r5, r2
 800df12:	e7bd      	b.n	800de90 <_printf_i+0x12c>
 800df14:	682b      	ldr	r3, [r5, #0]
 800df16:	6826      	ldr	r6, [r4, #0]
 800df18:	6961      	ldr	r1, [r4, #20]
 800df1a:	1d18      	adds	r0, r3, #4
 800df1c:	6028      	str	r0, [r5, #0]
 800df1e:	0635      	lsls	r5, r6, #24
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	d501      	bpl.n	800df28 <_printf_i+0x1c4>
 800df24:	6019      	str	r1, [r3, #0]
 800df26:	e002      	b.n	800df2e <_printf_i+0x1ca>
 800df28:	0670      	lsls	r0, r6, #25
 800df2a:	d5fb      	bpl.n	800df24 <_printf_i+0x1c0>
 800df2c:	8019      	strh	r1, [r3, #0]
 800df2e:	2300      	movs	r3, #0
 800df30:	6123      	str	r3, [r4, #16]
 800df32:	4615      	mov	r5, r2
 800df34:	e7bc      	b.n	800deb0 <_printf_i+0x14c>
 800df36:	682b      	ldr	r3, [r5, #0]
 800df38:	1d1a      	adds	r2, r3, #4
 800df3a:	602a      	str	r2, [r5, #0]
 800df3c:	681d      	ldr	r5, [r3, #0]
 800df3e:	6862      	ldr	r2, [r4, #4]
 800df40:	2100      	movs	r1, #0
 800df42:	4628      	mov	r0, r5
 800df44:	f7f2 f944 	bl	80001d0 <memchr>
 800df48:	b108      	cbz	r0, 800df4e <_printf_i+0x1ea>
 800df4a:	1b40      	subs	r0, r0, r5
 800df4c:	6060      	str	r0, [r4, #4]
 800df4e:	6863      	ldr	r3, [r4, #4]
 800df50:	6123      	str	r3, [r4, #16]
 800df52:	2300      	movs	r3, #0
 800df54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df58:	e7aa      	b.n	800deb0 <_printf_i+0x14c>
 800df5a:	6923      	ldr	r3, [r4, #16]
 800df5c:	462a      	mov	r2, r5
 800df5e:	4649      	mov	r1, r9
 800df60:	4640      	mov	r0, r8
 800df62:	47d0      	blx	sl
 800df64:	3001      	adds	r0, #1
 800df66:	d0ad      	beq.n	800dec4 <_printf_i+0x160>
 800df68:	6823      	ldr	r3, [r4, #0]
 800df6a:	079b      	lsls	r3, r3, #30
 800df6c:	d413      	bmi.n	800df96 <_printf_i+0x232>
 800df6e:	68e0      	ldr	r0, [r4, #12]
 800df70:	9b03      	ldr	r3, [sp, #12]
 800df72:	4298      	cmp	r0, r3
 800df74:	bfb8      	it	lt
 800df76:	4618      	movlt	r0, r3
 800df78:	e7a6      	b.n	800dec8 <_printf_i+0x164>
 800df7a:	2301      	movs	r3, #1
 800df7c:	4632      	mov	r2, r6
 800df7e:	4649      	mov	r1, r9
 800df80:	4640      	mov	r0, r8
 800df82:	47d0      	blx	sl
 800df84:	3001      	adds	r0, #1
 800df86:	d09d      	beq.n	800dec4 <_printf_i+0x160>
 800df88:	3501      	adds	r5, #1
 800df8a:	68e3      	ldr	r3, [r4, #12]
 800df8c:	9903      	ldr	r1, [sp, #12]
 800df8e:	1a5b      	subs	r3, r3, r1
 800df90:	42ab      	cmp	r3, r5
 800df92:	dcf2      	bgt.n	800df7a <_printf_i+0x216>
 800df94:	e7eb      	b.n	800df6e <_printf_i+0x20a>
 800df96:	2500      	movs	r5, #0
 800df98:	f104 0619 	add.w	r6, r4, #25
 800df9c:	e7f5      	b.n	800df8a <_printf_i+0x226>
 800df9e:	bf00      	nop
 800dfa0:	0801408c 	.word	0x0801408c
 800dfa4:	0801409d 	.word	0x0801409d

0800dfa8 <_scanf_float>:
 800dfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfac:	b087      	sub	sp, #28
 800dfae:	4617      	mov	r7, r2
 800dfb0:	9303      	str	r3, [sp, #12]
 800dfb2:	688b      	ldr	r3, [r1, #8]
 800dfb4:	1e5a      	subs	r2, r3, #1
 800dfb6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800dfba:	bf83      	ittte	hi
 800dfbc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800dfc0:	195b      	addhi	r3, r3, r5
 800dfc2:	9302      	strhi	r3, [sp, #8]
 800dfc4:	2300      	movls	r3, #0
 800dfc6:	bf86      	itte	hi
 800dfc8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800dfcc:	608b      	strhi	r3, [r1, #8]
 800dfce:	9302      	strls	r3, [sp, #8]
 800dfd0:	680b      	ldr	r3, [r1, #0]
 800dfd2:	468b      	mov	fp, r1
 800dfd4:	2500      	movs	r5, #0
 800dfd6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800dfda:	f84b 3b1c 	str.w	r3, [fp], #28
 800dfde:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800dfe2:	4680      	mov	r8, r0
 800dfe4:	460c      	mov	r4, r1
 800dfe6:	465e      	mov	r6, fp
 800dfe8:	46aa      	mov	sl, r5
 800dfea:	46a9      	mov	r9, r5
 800dfec:	9501      	str	r5, [sp, #4]
 800dfee:	68a2      	ldr	r2, [r4, #8]
 800dff0:	b152      	cbz	r2, 800e008 <_scanf_float+0x60>
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	781b      	ldrb	r3, [r3, #0]
 800dff6:	2b4e      	cmp	r3, #78	; 0x4e
 800dff8:	d864      	bhi.n	800e0c4 <_scanf_float+0x11c>
 800dffa:	2b40      	cmp	r3, #64	; 0x40
 800dffc:	d83c      	bhi.n	800e078 <_scanf_float+0xd0>
 800dffe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e002:	b2c8      	uxtb	r0, r1
 800e004:	280e      	cmp	r0, #14
 800e006:	d93a      	bls.n	800e07e <_scanf_float+0xd6>
 800e008:	f1b9 0f00 	cmp.w	r9, #0
 800e00c:	d003      	beq.n	800e016 <_scanf_float+0x6e>
 800e00e:	6823      	ldr	r3, [r4, #0]
 800e010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e014:	6023      	str	r3, [r4, #0]
 800e016:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e01a:	f1ba 0f01 	cmp.w	sl, #1
 800e01e:	f200 8113 	bhi.w	800e248 <_scanf_float+0x2a0>
 800e022:	455e      	cmp	r6, fp
 800e024:	f200 8105 	bhi.w	800e232 <_scanf_float+0x28a>
 800e028:	2501      	movs	r5, #1
 800e02a:	4628      	mov	r0, r5
 800e02c:	b007      	add	sp, #28
 800e02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e032:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e036:	2a0d      	cmp	r2, #13
 800e038:	d8e6      	bhi.n	800e008 <_scanf_float+0x60>
 800e03a:	a101      	add	r1, pc, #4	; (adr r1, 800e040 <_scanf_float+0x98>)
 800e03c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e040:	0800e17f 	.word	0x0800e17f
 800e044:	0800e009 	.word	0x0800e009
 800e048:	0800e009 	.word	0x0800e009
 800e04c:	0800e009 	.word	0x0800e009
 800e050:	0800e1df 	.word	0x0800e1df
 800e054:	0800e1b7 	.word	0x0800e1b7
 800e058:	0800e009 	.word	0x0800e009
 800e05c:	0800e009 	.word	0x0800e009
 800e060:	0800e18d 	.word	0x0800e18d
 800e064:	0800e009 	.word	0x0800e009
 800e068:	0800e009 	.word	0x0800e009
 800e06c:	0800e009 	.word	0x0800e009
 800e070:	0800e009 	.word	0x0800e009
 800e074:	0800e145 	.word	0x0800e145
 800e078:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e07c:	e7db      	b.n	800e036 <_scanf_float+0x8e>
 800e07e:	290e      	cmp	r1, #14
 800e080:	d8c2      	bhi.n	800e008 <_scanf_float+0x60>
 800e082:	a001      	add	r0, pc, #4	; (adr r0, 800e088 <_scanf_float+0xe0>)
 800e084:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e088:	0800e137 	.word	0x0800e137
 800e08c:	0800e009 	.word	0x0800e009
 800e090:	0800e137 	.word	0x0800e137
 800e094:	0800e1cb 	.word	0x0800e1cb
 800e098:	0800e009 	.word	0x0800e009
 800e09c:	0800e0e5 	.word	0x0800e0e5
 800e0a0:	0800e121 	.word	0x0800e121
 800e0a4:	0800e121 	.word	0x0800e121
 800e0a8:	0800e121 	.word	0x0800e121
 800e0ac:	0800e121 	.word	0x0800e121
 800e0b0:	0800e121 	.word	0x0800e121
 800e0b4:	0800e121 	.word	0x0800e121
 800e0b8:	0800e121 	.word	0x0800e121
 800e0bc:	0800e121 	.word	0x0800e121
 800e0c0:	0800e121 	.word	0x0800e121
 800e0c4:	2b6e      	cmp	r3, #110	; 0x6e
 800e0c6:	d809      	bhi.n	800e0dc <_scanf_float+0x134>
 800e0c8:	2b60      	cmp	r3, #96	; 0x60
 800e0ca:	d8b2      	bhi.n	800e032 <_scanf_float+0x8a>
 800e0cc:	2b54      	cmp	r3, #84	; 0x54
 800e0ce:	d077      	beq.n	800e1c0 <_scanf_float+0x218>
 800e0d0:	2b59      	cmp	r3, #89	; 0x59
 800e0d2:	d199      	bne.n	800e008 <_scanf_float+0x60>
 800e0d4:	2d07      	cmp	r5, #7
 800e0d6:	d197      	bne.n	800e008 <_scanf_float+0x60>
 800e0d8:	2508      	movs	r5, #8
 800e0da:	e029      	b.n	800e130 <_scanf_float+0x188>
 800e0dc:	2b74      	cmp	r3, #116	; 0x74
 800e0de:	d06f      	beq.n	800e1c0 <_scanf_float+0x218>
 800e0e0:	2b79      	cmp	r3, #121	; 0x79
 800e0e2:	e7f6      	b.n	800e0d2 <_scanf_float+0x12a>
 800e0e4:	6821      	ldr	r1, [r4, #0]
 800e0e6:	05c8      	lsls	r0, r1, #23
 800e0e8:	d51a      	bpl.n	800e120 <_scanf_float+0x178>
 800e0ea:	9b02      	ldr	r3, [sp, #8]
 800e0ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e0f0:	6021      	str	r1, [r4, #0]
 800e0f2:	f109 0901 	add.w	r9, r9, #1
 800e0f6:	b11b      	cbz	r3, 800e100 <_scanf_float+0x158>
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	3201      	adds	r2, #1
 800e0fc:	9302      	str	r3, [sp, #8]
 800e0fe:	60a2      	str	r2, [r4, #8]
 800e100:	68a3      	ldr	r3, [r4, #8]
 800e102:	3b01      	subs	r3, #1
 800e104:	60a3      	str	r3, [r4, #8]
 800e106:	6923      	ldr	r3, [r4, #16]
 800e108:	3301      	adds	r3, #1
 800e10a:	6123      	str	r3, [r4, #16]
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	3b01      	subs	r3, #1
 800e110:	2b00      	cmp	r3, #0
 800e112:	607b      	str	r3, [r7, #4]
 800e114:	f340 8084 	ble.w	800e220 <_scanf_float+0x278>
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	3301      	adds	r3, #1
 800e11c:	603b      	str	r3, [r7, #0]
 800e11e:	e766      	b.n	800dfee <_scanf_float+0x46>
 800e120:	eb1a 0f05 	cmn.w	sl, r5
 800e124:	f47f af70 	bne.w	800e008 <_scanf_float+0x60>
 800e128:	6822      	ldr	r2, [r4, #0]
 800e12a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e12e:	6022      	str	r2, [r4, #0]
 800e130:	f806 3b01 	strb.w	r3, [r6], #1
 800e134:	e7e4      	b.n	800e100 <_scanf_float+0x158>
 800e136:	6822      	ldr	r2, [r4, #0]
 800e138:	0610      	lsls	r0, r2, #24
 800e13a:	f57f af65 	bpl.w	800e008 <_scanf_float+0x60>
 800e13e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e142:	e7f4      	b.n	800e12e <_scanf_float+0x186>
 800e144:	f1ba 0f00 	cmp.w	sl, #0
 800e148:	d10e      	bne.n	800e168 <_scanf_float+0x1c0>
 800e14a:	f1b9 0f00 	cmp.w	r9, #0
 800e14e:	d10e      	bne.n	800e16e <_scanf_float+0x1c6>
 800e150:	6822      	ldr	r2, [r4, #0]
 800e152:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e156:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e15a:	d108      	bne.n	800e16e <_scanf_float+0x1c6>
 800e15c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e160:	6022      	str	r2, [r4, #0]
 800e162:	f04f 0a01 	mov.w	sl, #1
 800e166:	e7e3      	b.n	800e130 <_scanf_float+0x188>
 800e168:	f1ba 0f02 	cmp.w	sl, #2
 800e16c:	d055      	beq.n	800e21a <_scanf_float+0x272>
 800e16e:	2d01      	cmp	r5, #1
 800e170:	d002      	beq.n	800e178 <_scanf_float+0x1d0>
 800e172:	2d04      	cmp	r5, #4
 800e174:	f47f af48 	bne.w	800e008 <_scanf_float+0x60>
 800e178:	3501      	adds	r5, #1
 800e17a:	b2ed      	uxtb	r5, r5
 800e17c:	e7d8      	b.n	800e130 <_scanf_float+0x188>
 800e17e:	f1ba 0f01 	cmp.w	sl, #1
 800e182:	f47f af41 	bne.w	800e008 <_scanf_float+0x60>
 800e186:	f04f 0a02 	mov.w	sl, #2
 800e18a:	e7d1      	b.n	800e130 <_scanf_float+0x188>
 800e18c:	b97d      	cbnz	r5, 800e1ae <_scanf_float+0x206>
 800e18e:	f1b9 0f00 	cmp.w	r9, #0
 800e192:	f47f af3c 	bne.w	800e00e <_scanf_float+0x66>
 800e196:	6822      	ldr	r2, [r4, #0]
 800e198:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e19c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e1a0:	f47f af39 	bne.w	800e016 <_scanf_float+0x6e>
 800e1a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e1a8:	6022      	str	r2, [r4, #0]
 800e1aa:	2501      	movs	r5, #1
 800e1ac:	e7c0      	b.n	800e130 <_scanf_float+0x188>
 800e1ae:	2d03      	cmp	r5, #3
 800e1b0:	d0e2      	beq.n	800e178 <_scanf_float+0x1d0>
 800e1b2:	2d05      	cmp	r5, #5
 800e1b4:	e7de      	b.n	800e174 <_scanf_float+0x1cc>
 800e1b6:	2d02      	cmp	r5, #2
 800e1b8:	f47f af26 	bne.w	800e008 <_scanf_float+0x60>
 800e1bc:	2503      	movs	r5, #3
 800e1be:	e7b7      	b.n	800e130 <_scanf_float+0x188>
 800e1c0:	2d06      	cmp	r5, #6
 800e1c2:	f47f af21 	bne.w	800e008 <_scanf_float+0x60>
 800e1c6:	2507      	movs	r5, #7
 800e1c8:	e7b2      	b.n	800e130 <_scanf_float+0x188>
 800e1ca:	6822      	ldr	r2, [r4, #0]
 800e1cc:	0591      	lsls	r1, r2, #22
 800e1ce:	f57f af1b 	bpl.w	800e008 <_scanf_float+0x60>
 800e1d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e1d6:	6022      	str	r2, [r4, #0]
 800e1d8:	f8cd 9004 	str.w	r9, [sp, #4]
 800e1dc:	e7a8      	b.n	800e130 <_scanf_float+0x188>
 800e1de:	6822      	ldr	r2, [r4, #0]
 800e1e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e1e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e1e8:	d006      	beq.n	800e1f8 <_scanf_float+0x250>
 800e1ea:	0550      	lsls	r0, r2, #21
 800e1ec:	f57f af0c 	bpl.w	800e008 <_scanf_float+0x60>
 800e1f0:	f1b9 0f00 	cmp.w	r9, #0
 800e1f4:	f43f af0f 	beq.w	800e016 <_scanf_float+0x6e>
 800e1f8:	0591      	lsls	r1, r2, #22
 800e1fa:	bf58      	it	pl
 800e1fc:	9901      	ldrpl	r1, [sp, #4]
 800e1fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e202:	bf58      	it	pl
 800e204:	eba9 0101 	subpl.w	r1, r9, r1
 800e208:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e20c:	bf58      	it	pl
 800e20e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e212:	6022      	str	r2, [r4, #0]
 800e214:	f04f 0900 	mov.w	r9, #0
 800e218:	e78a      	b.n	800e130 <_scanf_float+0x188>
 800e21a:	f04f 0a03 	mov.w	sl, #3
 800e21e:	e787      	b.n	800e130 <_scanf_float+0x188>
 800e220:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e224:	4639      	mov	r1, r7
 800e226:	4640      	mov	r0, r8
 800e228:	4798      	blx	r3
 800e22a:	2800      	cmp	r0, #0
 800e22c:	f43f aedf 	beq.w	800dfee <_scanf_float+0x46>
 800e230:	e6ea      	b.n	800e008 <_scanf_float+0x60>
 800e232:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e236:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e23a:	463a      	mov	r2, r7
 800e23c:	4640      	mov	r0, r8
 800e23e:	4798      	blx	r3
 800e240:	6923      	ldr	r3, [r4, #16]
 800e242:	3b01      	subs	r3, #1
 800e244:	6123      	str	r3, [r4, #16]
 800e246:	e6ec      	b.n	800e022 <_scanf_float+0x7a>
 800e248:	1e6b      	subs	r3, r5, #1
 800e24a:	2b06      	cmp	r3, #6
 800e24c:	d825      	bhi.n	800e29a <_scanf_float+0x2f2>
 800e24e:	2d02      	cmp	r5, #2
 800e250:	d836      	bhi.n	800e2c0 <_scanf_float+0x318>
 800e252:	455e      	cmp	r6, fp
 800e254:	f67f aee8 	bls.w	800e028 <_scanf_float+0x80>
 800e258:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e25c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e260:	463a      	mov	r2, r7
 800e262:	4640      	mov	r0, r8
 800e264:	4798      	blx	r3
 800e266:	6923      	ldr	r3, [r4, #16]
 800e268:	3b01      	subs	r3, #1
 800e26a:	6123      	str	r3, [r4, #16]
 800e26c:	e7f1      	b.n	800e252 <_scanf_float+0x2aa>
 800e26e:	9802      	ldr	r0, [sp, #8]
 800e270:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e274:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e278:	9002      	str	r0, [sp, #8]
 800e27a:	463a      	mov	r2, r7
 800e27c:	4640      	mov	r0, r8
 800e27e:	4798      	blx	r3
 800e280:	6923      	ldr	r3, [r4, #16]
 800e282:	3b01      	subs	r3, #1
 800e284:	6123      	str	r3, [r4, #16]
 800e286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e28a:	fa5f fa8a 	uxtb.w	sl, sl
 800e28e:	f1ba 0f02 	cmp.w	sl, #2
 800e292:	d1ec      	bne.n	800e26e <_scanf_float+0x2c6>
 800e294:	3d03      	subs	r5, #3
 800e296:	b2ed      	uxtb	r5, r5
 800e298:	1b76      	subs	r6, r6, r5
 800e29a:	6823      	ldr	r3, [r4, #0]
 800e29c:	05da      	lsls	r2, r3, #23
 800e29e:	d52f      	bpl.n	800e300 <_scanf_float+0x358>
 800e2a0:	055b      	lsls	r3, r3, #21
 800e2a2:	d510      	bpl.n	800e2c6 <_scanf_float+0x31e>
 800e2a4:	455e      	cmp	r6, fp
 800e2a6:	f67f aebf 	bls.w	800e028 <_scanf_float+0x80>
 800e2aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e2ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e2b2:	463a      	mov	r2, r7
 800e2b4:	4640      	mov	r0, r8
 800e2b6:	4798      	blx	r3
 800e2b8:	6923      	ldr	r3, [r4, #16]
 800e2ba:	3b01      	subs	r3, #1
 800e2bc:	6123      	str	r3, [r4, #16]
 800e2be:	e7f1      	b.n	800e2a4 <_scanf_float+0x2fc>
 800e2c0:	46aa      	mov	sl, r5
 800e2c2:	9602      	str	r6, [sp, #8]
 800e2c4:	e7df      	b.n	800e286 <_scanf_float+0x2de>
 800e2c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e2ca:	6923      	ldr	r3, [r4, #16]
 800e2cc:	2965      	cmp	r1, #101	; 0x65
 800e2ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800e2d2:	f106 35ff 	add.w	r5, r6, #4294967295
 800e2d6:	6123      	str	r3, [r4, #16]
 800e2d8:	d00c      	beq.n	800e2f4 <_scanf_float+0x34c>
 800e2da:	2945      	cmp	r1, #69	; 0x45
 800e2dc:	d00a      	beq.n	800e2f4 <_scanf_float+0x34c>
 800e2de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e2e2:	463a      	mov	r2, r7
 800e2e4:	4640      	mov	r0, r8
 800e2e6:	4798      	blx	r3
 800e2e8:	6923      	ldr	r3, [r4, #16]
 800e2ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e2ee:	3b01      	subs	r3, #1
 800e2f0:	1eb5      	subs	r5, r6, #2
 800e2f2:	6123      	str	r3, [r4, #16]
 800e2f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e2f8:	463a      	mov	r2, r7
 800e2fa:	4640      	mov	r0, r8
 800e2fc:	4798      	blx	r3
 800e2fe:	462e      	mov	r6, r5
 800e300:	6825      	ldr	r5, [r4, #0]
 800e302:	f015 0510 	ands.w	r5, r5, #16
 800e306:	d158      	bne.n	800e3ba <_scanf_float+0x412>
 800e308:	7035      	strb	r5, [r6, #0]
 800e30a:	6823      	ldr	r3, [r4, #0]
 800e30c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e314:	d11c      	bne.n	800e350 <_scanf_float+0x3a8>
 800e316:	9b01      	ldr	r3, [sp, #4]
 800e318:	454b      	cmp	r3, r9
 800e31a:	eba3 0209 	sub.w	r2, r3, r9
 800e31e:	d124      	bne.n	800e36a <_scanf_float+0x3c2>
 800e320:	2200      	movs	r2, #0
 800e322:	4659      	mov	r1, fp
 800e324:	4640      	mov	r0, r8
 800e326:	f002 fcdf 	bl	8010ce8 <_strtod_r>
 800e32a:	9b03      	ldr	r3, [sp, #12]
 800e32c:	6821      	ldr	r1, [r4, #0]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f011 0f02 	tst.w	r1, #2
 800e334:	ec57 6b10 	vmov	r6, r7, d0
 800e338:	f103 0204 	add.w	r2, r3, #4
 800e33c:	d020      	beq.n	800e380 <_scanf_float+0x3d8>
 800e33e:	9903      	ldr	r1, [sp, #12]
 800e340:	600a      	str	r2, [r1, #0]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	e9c3 6700 	strd	r6, r7, [r3]
 800e348:	68e3      	ldr	r3, [r4, #12]
 800e34a:	3301      	adds	r3, #1
 800e34c:	60e3      	str	r3, [r4, #12]
 800e34e:	e66c      	b.n	800e02a <_scanf_float+0x82>
 800e350:	9b04      	ldr	r3, [sp, #16]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d0e4      	beq.n	800e320 <_scanf_float+0x378>
 800e356:	9905      	ldr	r1, [sp, #20]
 800e358:	230a      	movs	r3, #10
 800e35a:	462a      	mov	r2, r5
 800e35c:	3101      	adds	r1, #1
 800e35e:	4640      	mov	r0, r8
 800e360:	f002 fd4a 	bl	8010df8 <_strtol_r>
 800e364:	9b04      	ldr	r3, [sp, #16]
 800e366:	9e05      	ldr	r6, [sp, #20]
 800e368:	1ac2      	subs	r2, r0, r3
 800e36a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e36e:	429e      	cmp	r6, r3
 800e370:	bf28      	it	cs
 800e372:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e376:	4912      	ldr	r1, [pc, #72]	; (800e3c0 <_scanf_float+0x418>)
 800e378:	4630      	mov	r0, r6
 800e37a:	f000 f8e7 	bl	800e54c <siprintf>
 800e37e:	e7cf      	b.n	800e320 <_scanf_float+0x378>
 800e380:	f011 0f04 	tst.w	r1, #4
 800e384:	9903      	ldr	r1, [sp, #12]
 800e386:	600a      	str	r2, [r1, #0]
 800e388:	d1db      	bne.n	800e342 <_scanf_float+0x39a>
 800e38a:	f8d3 8000 	ldr.w	r8, [r3]
 800e38e:	ee10 2a10 	vmov	r2, s0
 800e392:	ee10 0a10 	vmov	r0, s0
 800e396:	463b      	mov	r3, r7
 800e398:	4639      	mov	r1, r7
 800e39a:	f7f2 fbc7 	bl	8000b2c <__aeabi_dcmpun>
 800e39e:	b128      	cbz	r0, 800e3ac <_scanf_float+0x404>
 800e3a0:	4808      	ldr	r0, [pc, #32]	; (800e3c4 <_scanf_float+0x41c>)
 800e3a2:	f000 fa67 	bl	800e874 <nanf>
 800e3a6:	ed88 0a00 	vstr	s0, [r8]
 800e3aa:	e7cd      	b.n	800e348 <_scanf_float+0x3a0>
 800e3ac:	4630      	mov	r0, r6
 800e3ae:	4639      	mov	r1, r7
 800e3b0:	f7f2 fc1a 	bl	8000be8 <__aeabi_d2f>
 800e3b4:	f8c8 0000 	str.w	r0, [r8]
 800e3b8:	e7c6      	b.n	800e348 <_scanf_float+0x3a0>
 800e3ba:	2500      	movs	r5, #0
 800e3bc:	e635      	b.n	800e02a <_scanf_float+0x82>
 800e3be:	bf00      	nop
 800e3c0:	080140ae 	.word	0x080140ae
 800e3c4:	08014460 	.word	0x08014460

0800e3c8 <std>:
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	b510      	push	{r4, lr}
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	e9c0 3300 	strd	r3, r3, [r0]
 800e3d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e3d6:	6083      	str	r3, [r0, #8]
 800e3d8:	8181      	strh	r1, [r0, #12]
 800e3da:	6643      	str	r3, [r0, #100]	; 0x64
 800e3dc:	81c2      	strh	r2, [r0, #14]
 800e3de:	6183      	str	r3, [r0, #24]
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	2208      	movs	r2, #8
 800e3e4:	305c      	adds	r0, #92	; 0x5c
 800e3e6:	f000 f942 	bl	800e66e <memset>
 800e3ea:	4b0d      	ldr	r3, [pc, #52]	; (800e420 <std+0x58>)
 800e3ec:	6263      	str	r3, [r4, #36]	; 0x24
 800e3ee:	4b0d      	ldr	r3, [pc, #52]	; (800e424 <std+0x5c>)
 800e3f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800e3f2:	4b0d      	ldr	r3, [pc, #52]	; (800e428 <std+0x60>)
 800e3f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e3f6:	4b0d      	ldr	r3, [pc, #52]	; (800e42c <std+0x64>)
 800e3f8:	6323      	str	r3, [r4, #48]	; 0x30
 800e3fa:	4b0d      	ldr	r3, [pc, #52]	; (800e430 <std+0x68>)
 800e3fc:	6224      	str	r4, [r4, #32]
 800e3fe:	429c      	cmp	r4, r3
 800e400:	d006      	beq.n	800e410 <std+0x48>
 800e402:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800e406:	4294      	cmp	r4, r2
 800e408:	d002      	beq.n	800e410 <std+0x48>
 800e40a:	33d0      	adds	r3, #208	; 0xd0
 800e40c:	429c      	cmp	r4, r3
 800e40e:	d105      	bne.n	800e41c <std+0x54>
 800e410:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e418:	f000 ba12 	b.w	800e840 <__retarget_lock_init_recursive>
 800e41c:	bd10      	pop	{r4, pc}
 800e41e:	bf00      	nop
 800e420:	0800e5e5 	.word	0x0800e5e5
 800e424:	0800e60b 	.word	0x0800e60b
 800e428:	0800e643 	.word	0x0800e643
 800e42c:	0800e667 	.word	0x0800e667
 800e430:	20008b24 	.word	0x20008b24

0800e434 <stdio_exit_handler>:
 800e434:	4a02      	ldr	r2, [pc, #8]	; (800e440 <stdio_exit_handler+0xc>)
 800e436:	4903      	ldr	r1, [pc, #12]	; (800e444 <stdio_exit_handler+0x10>)
 800e438:	4803      	ldr	r0, [pc, #12]	; (800e448 <stdio_exit_handler+0x14>)
 800e43a:	f000 b869 	b.w	800e510 <_fwalk_sglue>
 800e43e:	bf00      	nop
 800e440:	200000d8 	.word	0x200000d8
 800e444:	080117f9 	.word	0x080117f9
 800e448:	200000e4 	.word	0x200000e4

0800e44c <cleanup_stdio>:
 800e44c:	6841      	ldr	r1, [r0, #4]
 800e44e:	4b0c      	ldr	r3, [pc, #48]	; (800e480 <cleanup_stdio+0x34>)
 800e450:	4299      	cmp	r1, r3
 800e452:	b510      	push	{r4, lr}
 800e454:	4604      	mov	r4, r0
 800e456:	d001      	beq.n	800e45c <cleanup_stdio+0x10>
 800e458:	f003 f9ce 	bl	80117f8 <_fflush_r>
 800e45c:	68a1      	ldr	r1, [r4, #8]
 800e45e:	4b09      	ldr	r3, [pc, #36]	; (800e484 <cleanup_stdio+0x38>)
 800e460:	4299      	cmp	r1, r3
 800e462:	d002      	beq.n	800e46a <cleanup_stdio+0x1e>
 800e464:	4620      	mov	r0, r4
 800e466:	f003 f9c7 	bl	80117f8 <_fflush_r>
 800e46a:	68e1      	ldr	r1, [r4, #12]
 800e46c:	4b06      	ldr	r3, [pc, #24]	; (800e488 <cleanup_stdio+0x3c>)
 800e46e:	4299      	cmp	r1, r3
 800e470:	d004      	beq.n	800e47c <cleanup_stdio+0x30>
 800e472:	4620      	mov	r0, r4
 800e474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e478:	f003 b9be 	b.w	80117f8 <_fflush_r>
 800e47c:	bd10      	pop	{r4, pc}
 800e47e:	bf00      	nop
 800e480:	20008b24 	.word	0x20008b24
 800e484:	20008b8c 	.word	0x20008b8c
 800e488:	20008bf4 	.word	0x20008bf4

0800e48c <global_stdio_init.part.0>:
 800e48c:	b510      	push	{r4, lr}
 800e48e:	4b0b      	ldr	r3, [pc, #44]	; (800e4bc <global_stdio_init.part.0+0x30>)
 800e490:	4c0b      	ldr	r4, [pc, #44]	; (800e4c0 <global_stdio_init.part.0+0x34>)
 800e492:	4a0c      	ldr	r2, [pc, #48]	; (800e4c4 <global_stdio_init.part.0+0x38>)
 800e494:	601a      	str	r2, [r3, #0]
 800e496:	4620      	mov	r0, r4
 800e498:	2200      	movs	r2, #0
 800e49a:	2104      	movs	r1, #4
 800e49c:	f7ff ff94 	bl	800e3c8 <std>
 800e4a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800e4a4:	2201      	movs	r2, #1
 800e4a6:	2109      	movs	r1, #9
 800e4a8:	f7ff ff8e 	bl	800e3c8 <std>
 800e4ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800e4b0:	2202      	movs	r2, #2
 800e4b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4b6:	2112      	movs	r1, #18
 800e4b8:	f7ff bf86 	b.w	800e3c8 <std>
 800e4bc:	20008c5c 	.word	0x20008c5c
 800e4c0:	20008b24 	.word	0x20008b24
 800e4c4:	0800e435 	.word	0x0800e435

0800e4c8 <__sfp_lock_acquire>:
 800e4c8:	4801      	ldr	r0, [pc, #4]	; (800e4d0 <__sfp_lock_acquire+0x8>)
 800e4ca:	f000 b9ba 	b.w	800e842 <__retarget_lock_acquire_recursive>
 800e4ce:	bf00      	nop
 800e4d0:	20008c65 	.word	0x20008c65

0800e4d4 <__sfp_lock_release>:
 800e4d4:	4801      	ldr	r0, [pc, #4]	; (800e4dc <__sfp_lock_release+0x8>)
 800e4d6:	f000 b9b5 	b.w	800e844 <__retarget_lock_release_recursive>
 800e4da:	bf00      	nop
 800e4dc:	20008c65 	.word	0x20008c65

0800e4e0 <__sinit>:
 800e4e0:	b510      	push	{r4, lr}
 800e4e2:	4604      	mov	r4, r0
 800e4e4:	f7ff fff0 	bl	800e4c8 <__sfp_lock_acquire>
 800e4e8:	6a23      	ldr	r3, [r4, #32]
 800e4ea:	b11b      	cbz	r3, 800e4f4 <__sinit+0x14>
 800e4ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4f0:	f7ff bff0 	b.w	800e4d4 <__sfp_lock_release>
 800e4f4:	4b04      	ldr	r3, [pc, #16]	; (800e508 <__sinit+0x28>)
 800e4f6:	6223      	str	r3, [r4, #32]
 800e4f8:	4b04      	ldr	r3, [pc, #16]	; (800e50c <__sinit+0x2c>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d1f5      	bne.n	800e4ec <__sinit+0xc>
 800e500:	f7ff ffc4 	bl	800e48c <global_stdio_init.part.0>
 800e504:	e7f2      	b.n	800e4ec <__sinit+0xc>
 800e506:	bf00      	nop
 800e508:	0800e44d 	.word	0x0800e44d
 800e50c:	20008c5c 	.word	0x20008c5c

0800e510 <_fwalk_sglue>:
 800e510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e514:	4607      	mov	r7, r0
 800e516:	4688      	mov	r8, r1
 800e518:	4614      	mov	r4, r2
 800e51a:	2600      	movs	r6, #0
 800e51c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e520:	f1b9 0901 	subs.w	r9, r9, #1
 800e524:	d505      	bpl.n	800e532 <_fwalk_sglue+0x22>
 800e526:	6824      	ldr	r4, [r4, #0]
 800e528:	2c00      	cmp	r4, #0
 800e52a:	d1f7      	bne.n	800e51c <_fwalk_sglue+0xc>
 800e52c:	4630      	mov	r0, r6
 800e52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e532:	89ab      	ldrh	r3, [r5, #12]
 800e534:	2b01      	cmp	r3, #1
 800e536:	d907      	bls.n	800e548 <_fwalk_sglue+0x38>
 800e538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e53c:	3301      	adds	r3, #1
 800e53e:	d003      	beq.n	800e548 <_fwalk_sglue+0x38>
 800e540:	4629      	mov	r1, r5
 800e542:	4638      	mov	r0, r7
 800e544:	47c0      	blx	r8
 800e546:	4306      	orrs	r6, r0
 800e548:	3568      	adds	r5, #104	; 0x68
 800e54a:	e7e9      	b.n	800e520 <_fwalk_sglue+0x10>

0800e54c <siprintf>:
 800e54c:	b40e      	push	{r1, r2, r3}
 800e54e:	b500      	push	{lr}
 800e550:	b09c      	sub	sp, #112	; 0x70
 800e552:	ab1d      	add	r3, sp, #116	; 0x74
 800e554:	9002      	str	r0, [sp, #8]
 800e556:	9006      	str	r0, [sp, #24]
 800e558:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e55c:	4809      	ldr	r0, [pc, #36]	; (800e584 <siprintf+0x38>)
 800e55e:	9107      	str	r1, [sp, #28]
 800e560:	9104      	str	r1, [sp, #16]
 800e562:	4909      	ldr	r1, [pc, #36]	; (800e588 <siprintf+0x3c>)
 800e564:	f853 2b04 	ldr.w	r2, [r3], #4
 800e568:	9105      	str	r1, [sp, #20]
 800e56a:	6800      	ldr	r0, [r0, #0]
 800e56c:	9301      	str	r3, [sp, #4]
 800e56e:	a902      	add	r1, sp, #8
 800e570:	f002 fc9e 	bl	8010eb0 <_svfiprintf_r>
 800e574:	9b02      	ldr	r3, [sp, #8]
 800e576:	2200      	movs	r2, #0
 800e578:	701a      	strb	r2, [r3, #0]
 800e57a:	b01c      	add	sp, #112	; 0x70
 800e57c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e580:	b003      	add	sp, #12
 800e582:	4770      	bx	lr
 800e584:	20000130 	.word	0x20000130
 800e588:	ffff0208 	.word	0xffff0208

0800e58c <siscanf>:
 800e58c:	b40e      	push	{r1, r2, r3}
 800e58e:	b510      	push	{r4, lr}
 800e590:	b09f      	sub	sp, #124	; 0x7c
 800e592:	ac21      	add	r4, sp, #132	; 0x84
 800e594:	f44f 7101 	mov.w	r1, #516	; 0x204
 800e598:	f854 2b04 	ldr.w	r2, [r4], #4
 800e59c:	9201      	str	r2, [sp, #4]
 800e59e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800e5a2:	9004      	str	r0, [sp, #16]
 800e5a4:	9008      	str	r0, [sp, #32]
 800e5a6:	f7f1 fe63 	bl	8000270 <strlen>
 800e5aa:	4b0c      	ldr	r3, [pc, #48]	; (800e5dc <siscanf+0x50>)
 800e5ac:	9005      	str	r0, [sp, #20]
 800e5ae:	9009      	str	r0, [sp, #36]	; 0x24
 800e5b0:	930d      	str	r3, [sp, #52]	; 0x34
 800e5b2:	480b      	ldr	r0, [pc, #44]	; (800e5e0 <siscanf+0x54>)
 800e5b4:	9a01      	ldr	r2, [sp, #4]
 800e5b6:	6800      	ldr	r0, [r0, #0]
 800e5b8:	9403      	str	r4, [sp, #12]
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	9311      	str	r3, [sp, #68]	; 0x44
 800e5be:	9316      	str	r3, [sp, #88]	; 0x58
 800e5c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e5c4:	f8ad 301e 	strh.w	r3, [sp, #30]
 800e5c8:	a904      	add	r1, sp, #16
 800e5ca:	4623      	mov	r3, r4
 800e5cc:	f002 fdc8 	bl	8011160 <__ssvfiscanf_r>
 800e5d0:	b01f      	add	sp, #124	; 0x7c
 800e5d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5d6:	b003      	add	sp, #12
 800e5d8:	4770      	bx	lr
 800e5da:	bf00      	nop
 800e5dc:	0800e607 	.word	0x0800e607
 800e5e0:	20000130 	.word	0x20000130

0800e5e4 <__sread>:
 800e5e4:	b510      	push	{r4, lr}
 800e5e6:	460c      	mov	r4, r1
 800e5e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5ec:	f000 f8da 	bl	800e7a4 <_read_r>
 800e5f0:	2800      	cmp	r0, #0
 800e5f2:	bfab      	itete	ge
 800e5f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e5f6:	89a3      	ldrhlt	r3, [r4, #12]
 800e5f8:	181b      	addge	r3, r3, r0
 800e5fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e5fe:	bfac      	ite	ge
 800e600:	6563      	strge	r3, [r4, #84]	; 0x54
 800e602:	81a3      	strhlt	r3, [r4, #12]
 800e604:	bd10      	pop	{r4, pc}

0800e606 <__seofread>:
 800e606:	2000      	movs	r0, #0
 800e608:	4770      	bx	lr

0800e60a <__swrite>:
 800e60a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e60e:	461f      	mov	r7, r3
 800e610:	898b      	ldrh	r3, [r1, #12]
 800e612:	05db      	lsls	r3, r3, #23
 800e614:	4605      	mov	r5, r0
 800e616:	460c      	mov	r4, r1
 800e618:	4616      	mov	r6, r2
 800e61a:	d505      	bpl.n	800e628 <__swrite+0x1e>
 800e61c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e620:	2302      	movs	r3, #2
 800e622:	2200      	movs	r2, #0
 800e624:	f000 f8ac 	bl	800e780 <_lseek_r>
 800e628:	89a3      	ldrh	r3, [r4, #12]
 800e62a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e62e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e632:	81a3      	strh	r3, [r4, #12]
 800e634:	4632      	mov	r2, r6
 800e636:	463b      	mov	r3, r7
 800e638:	4628      	mov	r0, r5
 800e63a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e63e:	f000 b8c3 	b.w	800e7c8 <_write_r>

0800e642 <__sseek>:
 800e642:	b510      	push	{r4, lr}
 800e644:	460c      	mov	r4, r1
 800e646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e64a:	f000 f899 	bl	800e780 <_lseek_r>
 800e64e:	1c43      	adds	r3, r0, #1
 800e650:	89a3      	ldrh	r3, [r4, #12]
 800e652:	bf15      	itete	ne
 800e654:	6560      	strne	r0, [r4, #84]	; 0x54
 800e656:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e65a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e65e:	81a3      	strheq	r3, [r4, #12]
 800e660:	bf18      	it	ne
 800e662:	81a3      	strhne	r3, [r4, #12]
 800e664:	bd10      	pop	{r4, pc}

0800e666 <__sclose>:
 800e666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e66a:	f000 b823 	b.w	800e6b4 <_close_r>

0800e66e <memset>:
 800e66e:	4402      	add	r2, r0
 800e670:	4603      	mov	r3, r0
 800e672:	4293      	cmp	r3, r2
 800e674:	d100      	bne.n	800e678 <memset+0xa>
 800e676:	4770      	bx	lr
 800e678:	f803 1b01 	strb.w	r1, [r3], #1
 800e67c:	e7f9      	b.n	800e672 <memset+0x4>

0800e67e <strstr>:
 800e67e:	780a      	ldrb	r2, [r1, #0]
 800e680:	b570      	push	{r4, r5, r6, lr}
 800e682:	b96a      	cbnz	r2, 800e6a0 <strstr+0x22>
 800e684:	bd70      	pop	{r4, r5, r6, pc}
 800e686:	429a      	cmp	r2, r3
 800e688:	d109      	bne.n	800e69e <strstr+0x20>
 800e68a:	460c      	mov	r4, r1
 800e68c:	4605      	mov	r5, r0
 800e68e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e692:	2b00      	cmp	r3, #0
 800e694:	d0f6      	beq.n	800e684 <strstr+0x6>
 800e696:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e69a:	429e      	cmp	r6, r3
 800e69c:	d0f7      	beq.n	800e68e <strstr+0x10>
 800e69e:	3001      	adds	r0, #1
 800e6a0:	7803      	ldrb	r3, [r0, #0]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d1ef      	bne.n	800e686 <strstr+0x8>
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	e7ec      	b.n	800e684 <strstr+0x6>
	...

0800e6ac <_localeconv_r>:
 800e6ac:	4800      	ldr	r0, [pc, #0]	; (800e6b0 <_localeconv_r+0x4>)
 800e6ae:	4770      	bx	lr
 800e6b0:	20000224 	.word	0x20000224

0800e6b4 <_close_r>:
 800e6b4:	b538      	push	{r3, r4, r5, lr}
 800e6b6:	4d06      	ldr	r5, [pc, #24]	; (800e6d0 <_close_r+0x1c>)
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	4604      	mov	r4, r0
 800e6bc:	4608      	mov	r0, r1
 800e6be:	602b      	str	r3, [r5, #0]
 800e6c0:	f7f5 f9f3 	bl	8003aaa <_close>
 800e6c4:	1c43      	adds	r3, r0, #1
 800e6c6:	d102      	bne.n	800e6ce <_close_r+0x1a>
 800e6c8:	682b      	ldr	r3, [r5, #0]
 800e6ca:	b103      	cbz	r3, 800e6ce <_close_r+0x1a>
 800e6cc:	6023      	str	r3, [r4, #0]
 800e6ce:	bd38      	pop	{r3, r4, r5, pc}
 800e6d0:	20008c60 	.word	0x20008c60

0800e6d4 <_reclaim_reent>:
 800e6d4:	4b29      	ldr	r3, [pc, #164]	; (800e77c <_reclaim_reent+0xa8>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4283      	cmp	r3, r0
 800e6da:	b570      	push	{r4, r5, r6, lr}
 800e6dc:	4604      	mov	r4, r0
 800e6de:	d04b      	beq.n	800e778 <_reclaim_reent+0xa4>
 800e6e0:	69c3      	ldr	r3, [r0, #28]
 800e6e2:	b143      	cbz	r3, 800e6f6 <_reclaim_reent+0x22>
 800e6e4:	68db      	ldr	r3, [r3, #12]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d144      	bne.n	800e774 <_reclaim_reent+0xa0>
 800e6ea:	69e3      	ldr	r3, [r4, #28]
 800e6ec:	6819      	ldr	r1, [r3, #0]
 800e6ee:	b111      	cbz	r1, 800e6f6 <_reclaim_reent+0x22>
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	f000 ff3f 	bl	800f574 <_free_r>
 800e6f6:	6961      	ldr	r1, [r4, #20]
 800e6f8:	b111      	cbz	r1, 800e700 <_reclaim_reent+0x2c>
 800e6fa:	4620      	mov	r0, r4
 800e6fc:	f000 ff3a 	bl	800f574 <_free_r>
 800e700:	69e1      	ldr	r1, [r4, #28]
 800e702:	b111      	cbz	r1, 800e70a <_reclaim_reent+0x36>
 800e704:	4620      	mov	r0, r4
 800e706:	f000 ff35 	bl	800f574 <_free_r>
 800e70a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e70c:	b111      	cbz	r1, 800e714 <_reclaim_reent+0x40>
 800e70e:	4620      	mov	r0, r4
 800e710:	f000 ff30 	bl	800f574 <_free_r>
 800e714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e716:	b111      	cbz	r1, 800e71e <_reclaim_reent+0x4a>
 800e718:	4620      	mov	r0, r4
 800e71a:	f000 ff2b 	bl	800f574 <_free_r>
 800e71e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e720:	b111      	cbz	r1, 800e728 <_reclaim_reent+0x54>
 800e722:	4620      	mov	r0, r4
 800e724:	f000 ff26 	bl	800f574 <_free_r>
 800e728:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e72a:	b111      	cbz	r1, 800e732 <_reclaim_reent+0x5e>
 800e72c:	4620      	mov	r0, r4
 800e72e:	f000 ff21 	bl	800f574 <_free_r>
 800e732:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e734:	b111      	cbz	r1, 800e73c <_reclaim_reent+0x68>
 800e736:	4620      	mov	r0, r4
 800e738:	f000 ff1c 	bl	800f574 <_free_r>
 800e73c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800e73e:	b111      	cbz	r1, 800e746 <_reclaim_reent+0x72>
 800e740:	4620      	mov	r0, r4
 800e742:	f000 ff17 	bl	800f574 <_free_r>
 800e746:	6a23      	ldr	r3, [r4, #32]
 800e748:	b1b3      	cbz	r3, 800e778 <_reclaim_reent+0xa4>
 800e74a:	4620      	mov	r0, r4
 800e74c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e750:	4718      	bx	r3
 800e752:	5949      	ldr	r1, [r1, r5]
 800e754:	b941      	cbnz	r1, 800e768 <_reclaim_reent+0x94>
 800e756:	3504      	adds	r5, #4
 800e758:	69e3      	ldr	r3, [r4, #28]
 800e75a:	2d80      	cmp	r5, #128	; 0x80
 800e75c:	68d9      	ldr	r1, [r3, #12]
 800e75e:	d1f8      	bne.n	800e752 <_reclaim_reent+0x7e>
 800e760:	4620      	mov	r0, r4
 800e762:	f000 ff07 	bl	800f574 <_free_r>
 800e766:	e7c0      	b.n	800e6ea <_reclaim_reent+0x16>
 800e768:	680e      	ldr	r6, [r1, #0]
 800e76a:	4620      	mov	r0, r4
 800e76c:	f000 ff02 	bl	800f574 <_free_r>
 800e770:	4631      	mov	r1, r6
 800e772:	e7ef      	b.n	800e754 <_reclaim_reent+0x80>
 800e774:	2500      	movs	r5, #0
 800e776:	e7ef      	b.n	800e758 <_reclaim_reent+0x84>
 800e778:	bd70      	pop	{r4, r5, r6, pc}
 800e77a:	bf00      	nop
 800e77c:	20000130 	.word	0x20000130

0800e780 <_lseek_r>:
 800e780:	b538      	push	{r3, r4, r5, lr}
 800e782:	4d07      	ldr	r5, [pc, #28]	; (800e7a0 <_lseek_r+0x20>)
 800e784:	4604      	mov	r4, r0
 800e786:	4608      	mov	r0, r1
 800e788:	4611      	mov	r1, r2
 800e78a:	2200      	movs	r2, #0
 800e78c:	602a      	str	r2, [r5, #0]
 800e78e:	461a      	mov	r2, r3
 800e790:	f7f5 f9b2 	bl	8003af8 <_lseek>
 800e794:	1c43      	adds	r3, r0, #1
 800e796:	d102      	bne.n	800e79e <_lseek_r+0x1e>
 800e798:	682b      	ldr	r3, [r5, #0]
 800e79a:	b103      	cbz	r3, 800e79e <_lseek_r+0x1e>
 800e79c:	6023      	str	r3, [r4, #0]
 800e79e:	bd38      	pop	{r3, r4, r5, pc}
 800e7a0:	20008c60 	.word	0x20008c60

0800e7a4 <_read_r>:
 800e7a4:	b538      	push	{r3, r4, r5, lr}
 800e7a6:	4d07      	ldr	r5, [pc, #28]	; (800e7c4 <_read_r+0x20>)
 800e7a8:	4604      	mov	r4, r0
 800e7aa:	4608      	mov	r0, r1
 800e7ac:	4611      	mov	r1, r2
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	602a      	str	r2, [r5, #0]
 800e7b2:	461a      	mov	r2, r3
 800e7b4:	f7f5 f940 	bl	8003a38 <_read>
 800e7b8:	1c43      	adds	r3, r0, #1
 800e7ba:	d102      	bne.n	800e7c2 <_read_r+0x1e>
 800e7bc:	682b      	ldr	r3, [r5, #0]
 800e7be:	b103      	cbz	r3, 800e7c2 <_read_r+0x1e>
 800e7c0:	6023      	str	r3, [r4, #0]
 800e7c2:	bd38      	pop	{r3, r4, r5, pc}
 800e7c4:	20008c60 	.word	0x20008c60

0800e7c8 <_write_r>:
 800e7c8:	b538      	push	{r3, r4, r5, lr}
 800e7ca:	4d07      	ldr	r5, [pc, #28]	; (800e7e8 <_write_r+0x20>)
 800e7cc:	4604      	mov	r4, r0
 800e7ce:	4608      	mov	r0, r1
 800e7d0:	4611      	mov	r1, r2
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	602a      	str	r2, [r5, #0]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	f7f5 f94b 	bl	8003a72 <_write>
 800e7dc:	1c43      	adds	r3, r0, #1
 800e7de:	d102      	bne.n	800e7e6 <_write_r+0x1e>
 800e7e0:	682b      	ldr	r3, [r5, #0]
 800e7e2:	b103      	cbz	r3, 800e7e6 <_write_r+0x1e>
 800e7e4:	6023      	str	r3, [r4, #0]
 800e7e6:	bd38      	pop	{r3, r4, r5, pc}
 800e7e8:	20008c60 	.word	0x20008c60

0800e7ec <__errno>:
 800e7ec:	4b01      	ldr	r3, [pc, #4]	; (800e7f4 <__errno+0x8>)
 800e7ee:	6818      	ldr	r0, [r3, #0]
 800e7f0:	4770      	bx	lr
 800e7f2:	bf00      	nop
 800e7f4:	20000130 	.word	0x20000130

0800e7f8 <__libc_init_array>:
 800e7f8:	b570      	push	{r4, r5, r6, lr}
 800e7fa:	4d0d      	ldr	r5, [pc, #52]	; (800e830 <__libc_init_array+0x38>)
 800e7fc:	4c0d      	ldr	r4, [pc, #52]	; (800e834 <__libc_init_array+0x3c>)
 800e7fe:	1b64      	subs	r4, r4, r5
 800e800:	10a4      	asrs	r4, r4, #2
 800e802:	2600      	movs	r6, #0
 800e804:	42a6      	cmp	r6, r4
 800e806:	d109      	bne.n	800e81c <__libc_init_array+0x24>
 800e808:	4d0b      	ldr	r5, [pc, #44]	; (800e838 <__libc_init_array+0x40>)
 800e80a:	4c0c      	ldr	r4, [pc, #48]	; (800e83c <__libc_init_array+0x44>)
 800e80c:	f005 fbb2 	bl	8013f74 <_init>
 800e810:	1b64      	subs	r4, r4, r5
 800e812:	10a4      	asrs	r4, r4, #2
 800e814:	2600      	movs	r6, #0
 800e816:	42a6      	cmp	r6, r4
 800e818:	d105      	bne.n	800e826 <__libc_init_array+0x2e>
 800e81a:	bd70      	pop	{r4, r5, r6, pc}
 800e81c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e820:	4798      	blx	r3
 800e822:	3601      	adds	r6, #1
 800e824:	e7ee      	b.n	800e804 <__libc_init_array+0xc>
 800e826:	f855 3b04 	ldr.w	r3, [r5], #4
 800e82a:	4798      	blx	r3
 800e82c:	3601      	adds	r6, #1
 800e82e:	e7f2      	b.n	800e816 <__libc_init_array+0x1e>
 800e830:	08014570 	.word	0x08014570
 800e834:	08014570 	.word	0x08014570
 800e838:	08014570 	.word	0x08014570
 800e83c:	08014574 	.word	0x08014574

0800e840 <__retarget_lock_init_recursive>:
 800e840:	4770      	bx	lr

0800e842 <__retarget_lock_acquire_recursive>:
 800e842:	4770      	bx	lr

0800e844 <__retarget_lock_release_recursive>:
 800e844:	4770      	bx	lr

0800e846 <strcpy>:
 800e846:	4603      	mov	r3, r0
 800e848:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e84c:	f803 2b01 	strb.w	r2, [r3], #1
 800e850:	2a00      	cmp	r2, #0
 800e852:	d1f9      	bne.n	800e848 <strcpy+0x2>
 800e854:	4770      	bx	lr

0800e856 <memcpy>:
 800e856:	440a      	add	r2, r1
 800e858:	4291      	cmp	r1, r2
 800e85a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e85e:	d100      	bne.n	800e862 <memcpy+0xc>
 800e860:	4770      	bx	lr
 800e862:	b510      	push	{r4, lr}
 800e864:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e868:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e86c:	4291      	cmp	r1, r2
 800e86e:	d1f9      	bne.n	800e864 <memcpy+0xe>
 800e870:	bd10      	pop	{r4, pc}
	...

0800e874 <nanf>:
 800e874:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e87c <nanf+0x8>
 800e878:	4770      	bx	lr
 800e87a:	bf00      	nop
 800e87c:	7fc00000 	.word	0x7fc00000

0800e880 <quorem>:
 800e880:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e884:	6903      	ldr	r3, [r0, #16]
 800e886:	690c      	ldr	r4, [r1, #16]
 800e888:	42a3      	cmp	r3, r4
 800e88a:	4607      	mov	r7, r0
 800e88c:	db7e      	blt.n	800e98c <quorem+0x10c>
 800e88e:	3c01      	subs	r4, #1
 800e890:	f101 0814 	add.w	r8, r1, #20
 800e894:	f100 0514 	add.w	r5, r0, #20
 800e898:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e89c:	9301      	str	r3, [sp, #4]
 800e89e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e8a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e8a6:	3301      	adds	r3, #1
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e8ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e8b2:	fbb2 f6f3 	udiv	r6, r2, r3
 800e8b6:	d331      	bcc.n	800e91c <quorem+0x9c>
 800e8b8:	f04f 0e00 	mov.w	lr, #0
 800e8bc:	4640      	mov	r0, r8
 800e8be:	46ac      	mov	ip, r5
 800e8c0:	46f2      	mov	sl, lr
 800e8c2:	f850 2b04 	ldr.w	r2, [r0], #4
 800e8c6:	b293      	uxth	r3, r2
 800e8c8:	fb06 e303 	mla	r3, r6, r3, lr
 800e8cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e8d0:	0c1a      	lsrs	r2, r3, #16
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	ebaa 0303 	sub.w	r3, sl, r3
 800e8d8:	f8dc a000 	ldr.w	sl, [ip]
 800e8dc:	fa13 f38a 	uxtah	r3, r3, sl
 800e8e0:	fb06 220e 	mla	r2, r6, lr, r2
 800e8e4:	9300      	str	r3, [sp, #0]
 800e8e6:	9b00      	ldr	r3, [sp, #0]
 800e8e8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e8ec:	b292      	uxth	r2, r2
 800e8ee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e8f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e8f6:	f8bd 3000 	ldrh.w	r3, [sp]
 800e8fa:	4581      	cmp	r9, r0
 800e8fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e900:	f84c 3b04 	str.w	r3, [ip], #4
 800e904:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e908:	d2db      	bcs.n	800e8c2 <quorem+0x42>
 800e90a:	f855 300b 	ldr.w	r3, [r5, fp]
 800e90e:	b92b      	cbnz	r3, 800e91c <quorem+0x9c>
 800e910:	9b01      	ldr	r3, [sp, #4]
 800e912:	3b04      	subs	r3, #4
 800e914:	429d      	cmp	r5, r3
 800e916:	461a      	mov	r2, r3
 800e918:	d32c      	bcc.n	800e974 <quorem+0xf4>
 800e91a:	613c      	str	r4, [r7, #16]
 800e91c:	4638      	mov	r0, r7
 800e91e:	f001 f9ef 	bl	800fd00 <__mcmp>
 800e922:	2800      	cmp	r0, #0
 800e924:	db22      	blt.n	800e96c <quorem+0xec>
 800e926:	3601      	adds	r6, #1
 800e928:	4629      	mov	r1, r5
 800e92a:	2000      	movs	r0, #0
 800e92c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e930:	f8d1 c000 	ldr.w	ip, [r1]
 800e934:	b293      	uxth	r3, r2
 800e936:	1ac3      	subs	r3, r0, r3
 800e938:	0c12      	lsrs	r2, r2, #16
 800e93a:	fa13 f38c 	uxtah	r3, r3, ip
 800e93e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800e942:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e946:	b29b      	uxth	r3, r3
 800e948:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e94c:	45c1      	cmp	r9, r8
 800e94e:	f841 3b04 	str.w	r3, [r1], #4
 800e952:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e956:	d2e9      	bcs.n	800e92c <quorem+0xac>
 800e958:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e95c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e960:	b922      	cbnz	r2, 800e96c <quorem+0xec>
 800e962:	3b04      	subs	r3, #4
 800e964:	429d      	cmp	r5, r3
 800e966:	461a      	mov	r2, r3
 800e968:	d30a      	bcc.n	800e980 <quorem+0x100>
 800e96a:	613c      	str	r4, [r7, #16]
 800e96c:	4630      	mov	r0, r6
 800e96e:	b003      	add	sp, #12
 800e970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e974:	6812      	ldr	r2, [r2, #0]
 800e976:	3b04      	subs	r3, #4
 800e978:	2a00      	cmp	r2, #0
 800e97a:	d1ce      	bne.n	800e91a <quorem+0x9a>
 800e97c:	3c01      	subs	r4, #1
 800e97e:	e7c9      	b.n	800e914 <quorem+0x94>
 800e980:	6812      	ldr	r2, [r2, #0]
 800e982:	3b04      	subs	r3, #4
 800e984:	2a00      	cmp	r2, #0
 800e986:	d1f0      	bne.n	800e96a <quorem+0xea>
 800e988:	3c01      	subs	r4, #1
 800e98a:	e7eb      	b.n	800e964 <quorem+0xe4>
 800e98c:	2000      	movs	r0, #0
 800e98e:	e7ee      	b.n	800e96e <quorem+0xee>

0800e990 <_dtoa_r>:
 800e990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e994:	ed2d 8b04 	vpush	{d8-d9}
 800e998:	69c5      	ldr	r5, [r0, #28]
 800e99a:	b093      	sub	sp, #76	; 0x4c
 800e99c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e9a0:	ec57 6b10 	vmov	r6, r7, d0
 800e9a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e9a8:	9107      	str	r1, [sp, #28]
 800e9aa:	4604      	mov	r4, r0
 800e9ac:	920a      	str	r2, [sp, #40]	; 0x28
 800e9ae:	930d      	str	r3, [sp, #52]	; 0x34
 800e9b0:	b975      	cbnz	r5, 800e9d0 <_dtoa_r+0x40>
 800e9b2:	2010      	movs	r0, #16
 800e9b4:	f000 fe2a 	bl	800f60c <malloc>
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	61e0      	str	r0, [r4, #28]
 800e9bc:	b920      	cbnz	r0, 800e9c8 <_dtoa_r+0x38>
 800e9be:	4bae      	ldr	r3, [pc, #696]	; (800ec78 <_dtoa_r+0x2e8>)
 800e9c0:	21ef      	movs	r1, #239	; 0xef
 800e9c2:	48ae      	ldr	r0, [pc, #696]	; (800ec7c <_dtoa_r+0x2ec>)
 800e9c4:	f002 fff8 	bl	80119b8 <__assert_func>
 800e9c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e9cc:	6005      	str	r5, [r0, #0]
 800e9ce:	60c5      	str	r5, [r0, #12]
 800e9d0:	69e3      	ldr	r3, [r4, #28]
 800e9d2:	6819      	ldr	r1, [r3, #0]
 800e9d4:	b151      	cbz	r1, 800e9ec <_dtoa_r+0x5c>
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	604a      	str	r2, [r1, #4]
 800e9da:	2301      	movs	r3, #1
 800e9dc:	4093      	lsls	r3, r2
 800e9de:	608b      	str	r3, [r1, #8]
 800e9e0:	4620      	mov	r0, r4
 800e9e2:	f000 ff07 	bl	800f7f4 <_Bfree>
 800e9e6:	69e3      	ldr	r3, [r4, #28]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	601a      	str	r2, [r3, #0]
 800e9ec:	1e3b      	subs	r3, r7, #0
 800e9ee:	bfbb      	ittet	lt
 800e9f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e9f4:	9303      	strlt	r3, [sp, #12]
 800e9f6:	2300      	movge	r3, #0
 800e9f8:	2201      	movlt	r2, #1
 800e9fa:	bfac      	ite	ge
 800e9fc:	f8c8 3000 	strge.w	r3, [r8]
 800ea00:	f8c8 2000 	strlt.w	r2, [r8]
 800ea04:	4b9e      	ldr	r3, [pc, #632]	; (800ec80 <_dtoa_r+0x2f0>)
 800ea06:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ea0a:	ea33 0308 	bics.w	r3, r3, r8
 800ea0e:	d11b      	bne.n	800ea48 <_dtoa_r+0xb8>
 800ea10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ea12:	f242 730f 	movw	r3, #9999	; 0x270f
 800ea16:	6013      	str	r3, [r2, #0]
 800ea18:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ea1c:	4333      	orrs	r3, r6
 800ea1e:	f000 8593 	beq.w	800f548 <_dtoa_r+0xbb8>
 800ea22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ea24:	b963      	cbnz	r3, 800ea40 <_dtoa_r+0xb0>
 800ea26:	4b97      	ldr	r3, [pc, #604]	; (800ec84 <_dtoa_r+0x2f4>)
 800ea28:	e027      	b.n	800ea7a <_dtoa_r+0xea>
 800ea2a:	4b97      	ldr	r3, [pc, #604]	; (800ec88 <_dtoa_r+0x2f8>)
 800ea2c:	9300      	str	r3, [sp, #0]
 800ea2e:	3308      	adds	r3, #8
 800ea30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ea32:	6013      	str	r3, [r2, #0]
 800ea34:	9800      	ldr	r0, [sp, #0]
 800ea36:	b013      	add	sp, #76	; 0x4c
 800ea38:	ecbd 8b04 	vpop	{d8-d9}
 800ea3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea40:	4b90      	ldr	r3, [pc, #576]	; (800ec84 <_dtoa_r+0x2f4>)
 800ea42:	9300      	str	r3, [sp, #0]
 800ea44:	3303      	adds	r3, #3
 800ea46:	e7f3      	b.n	800ea30 <_dtoa_r+0xa0>
 800ea48:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	ec51 0b17 	vmov	r0, r1, d7
 800ea52:	eeb0 8a47 	vmov.f32	s16, s14
 800ea56:	eef0 8a67 	vmov.f32	s17, s15
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	f7f2 f834 	bl	8000ac8 <__aeabi_dcmpeq>
 800ea60:	4681      	mov	r9, r0
 800ea62:	b160      	cbz	r0, 800ea7e <_dtoa_r+0xee>
 800ea64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ea66:	2301      	movs	r3, #1
 800ea68:	6013      	str	r3, [r2, #0]
 800ea6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	f000 8568 	beq.w	800f542 <_dtoa_r+0xbb2>
 800ea72:	4b86      	ldr	r3, [pc, #536]	; (800ec8c <_dtoa_r+0x2fc>)
 800ea74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ea76:	6013      	str	r3, [r2, #0]
 800ea78:	3b01      	subs	r3, #1
 800ea7a:	9300      	str	r3, [sp, #0]
 800ea7c:	e7da      	b.n	800ea34 <_dtoa_r+0xa4>
 800ea7e:	aa10      	add	r2, sp, #64	; 0x40
 800ea80:	a911      	add	r1, sp, #68	; 0x44
 800ea82:	4620      	mov	r0, r4
 800ea84:	eeb0 0a48 	vmov.f32	s0, s16
 800ea88:	eef0 0a68 	vmov.f32	s1, s17
 800ea8c:	f001 fa4e 	bl	800ff2c <__d2b>
 800ea90:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ea94:	4682      	mov	sl, r0
 800ea96:	2d00      	cmp	r5, #0
 800ea98:	d07f      	beq.n	800eb9a <_dtoa_r+0x20a>
 800ea9a:	ee18 3a90 	vmov	r3, s17
 800ea9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eaa2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800eaa6:	ec51 0b18 	vmov	r0, r1, d8
 800eaaa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800eaae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eab2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800eab6:	4619      	mov	r1, r3
 800eab8:	2200      	movs	r2, #0
 800eaba:	4b75      	ldr	r3, [pc, #468]	; (800ec90 <_dtoa_r+0x300>)
 800eabc:	f7f1 fbe4 	bl	8000288 <__aeabi_dsub>
 800eac0:	a367      	add	r3, pc, #412	; (adr r3, 800ec60 <_dtoa_r+0x2d0>)
 800eac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac6:	f7f1 fd97 	bl	80005f8 <__aeabi_dmul>
 800eaca:	a367      	add	r3, pc, #412	; (adr r3, 800ec68 <_dtoa_r+0x2d8>)
 800eacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead0:	f7f1 fbdc 	bl	800028c <__adddf3>
 800ead4:	4606      	mov	r6, r0
 800ead6:	4628      	mov	r0, r5
 800ead8:	460f      	mov	r7, r1
 800eada:	f7f1 fd23 	bl	8000524 <__aeabi_i2d>
 800eade:	a364      	add	r3, pc, #400	; (adr r3, 800ec70 <_dtoa_r+0x2e0>)
 800eae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae4:	f7f1 fd88 	bl	80005f8 <__aeabi_dmul>
 800eae8:	4602      	mov	r2, r0
 800eaea:	460b      	mov	r3, r1
 800eaec:	4630      	mov	r0, r6
 800eaee:	4639      	mov	r1, r7
 800eaf0:	f7f1 fbcc 	bl	800028c <__adddf3>
 800eaf4:	4606      	mov	r6, r0
 800eaf6:	460f      	mov	r7, r1
 800eaf8:	f7f2 f82e 	bl	8000b58 <__aeabi_d2iz>
 800eafc:	2200      	movs	r2, #0
 800eafe:	4683      	mov	fp, r0
 800eb00:	2300      	movs	r3, #0
 800eb02:	4630      	mov	r0, r6
 800eb04:	4639      	mov	r1, r7
 800eb06:	f7f1 ffe9 	bl	8000adc <__aeabi_dcmplt>
 800eb0a:	b148      	cbz	r0, 800eb20 <_dtoa_r+0x190>
 800eb0c:	4658      	mov	r0, fp
 800eb0e:	f7f1 fd09 	bl	8000524 <__aeabi_i2d>
 800eb12:	4632      	mov	r2, r6
 800eb14:	463b      	mov	r3, r7
 800eb16:	f7f1 ffd7 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb1a:	b908      	cbnz	r0, 800eb20 <_dtoa_r+0x190>
 800eb1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eb20:	f1bb 0f16 	cmp.w	fp, #22
 800eb24:	d857      	bhi.n	800ebd6 <_dtoa_r+0x246>
 800eb26:	4b5b      	ldr	r3, [pc, #364]	; (800ec94 <_dtoa_r+0x304>)
 800eb28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800eb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb30:	ec51 0b18 	vmov	r0, r1, d8
 800eb34:	f7f1 ffd2 	bl	8000adc <__aeabi_dcmplt>
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	d04e      	beq.n	800ebda <_dtoa_r+0x24a>
 800eb3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eb40:	2300      	movs	r3, #0
 800eb42:	930c      	str	r3, [sp, #48]	; 0x30
 800eb44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eb46:	1b5b      	subs	r3, r3, r5
 800eb48:	1e5a      	subs	r2, r3, #1
 800eb4a:	bf45      	ittet	mi
 800eb4c:	f1c3 0301 	rsbmi	r3, r3, #1
 800eb50:	9305      	strmi	r3, [sp, #20]
 800eb52:	2300      	movpl	r3, #0
 800eb54:	2300      	movmi	r3, #0
 800eb56:	9206      	str	r2, [sp, #24]
 800eb58:	bf54      	ite	pl
 800eb5a:	9305      	strpl	r3, [sp, #20]
 800eb5c:	9306      	strmi	r3, [sp, #24]
 800eb5e:	f1bb 0f00 	cmp.w	fp, #0
 800eb62:	db3c      	blt.n	800ebde <_dtoa_r+0x24e>
 800eb64:	9b06      	ldr	r3, [sp, #24]
 800eb66:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800eb6a:	445b      	add	r3, fp
 800eb6c:	9306      	str	r3, [sp, #24]
 800eb6e:	2300      	movs	r3, #0
 800eb70:	9308      	str	r3, [sp, #32]
 800eb72:	9b07      	ldr	r3, [sp, #28]
 800eb74:	2b09      	cmp	r3, #9
 800eb76:	d868      	bhi.n	800ec4a <_dtoa_r+0x2ba>
 800eb78:	2b05      	cmp	r3, #5
 800eb7a:	bfc4      	itt	gt
 800eb7c:	3b04      	subgt	r3, #4
 800eb7e:	9307      	strgt	r3, [sp, #28]
 800eb80:	9b07      	ldr	r3, [sp, #28]
 800eb82:	f1a3 0302 	sub.w	r3, r3, #2
 800eb86:	bfcc      	ite	gt
 800eb88:	2500      	movgt	r5, #0
 800eb8a:	2501      	movle	r5, #1
 800eb8c:	2b03      	cmp	r3, #3
 800eb8e:	f200 8085 	bhi.w	800ec9c <_dtoa_r+0x30c>
 800eb92:	e8df f003 	tbb	[pc, r3]
 800eb96:	3b2e      	.short	0x3b2e
 800eb98:	5839      	.short	0x5839
 800eb9a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800eb9e:	441d      	add	r5, r3
 800eba0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800eba4:	2b20      	cmp	r3, #32
 800eba6:	bfc1      	itttt	gt
 800eba8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ebac:	fa08 f803 	lslgt.w	r8, r8, r3
 800ebb0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ebb4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ebb8:	bfd6      	itet	le
 800ebba:	f1c3 0320 	rsble	r3, r3, #32
 800ebbe:	ea48 0003 	orrgt.w	r0, r8, r3
 800ebc2:	fa06 f003 	lslle.w	r0, r6, r3
 800ebc6:	f7f1 fc9d 	bl	8000504 <__aeabi_ui2d>
 800ebca:	2201      	movs	r2, #1
 800ebcc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ebd0:	3d01      	subs	r5, #1
 800ebd2:	920e      	str	r2, [sp, #56]	; 0x38
 800ebd4:	e76f      	b.n	800eab6 <_dtoa_r+0x126>
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	e7b3      	b.n	800eb42 <_dtoa_r+0x1b2>
 800ebda:	900c      	str	r0, [sp, #48]	; 0x30
 800ebdc:	e7b2      	b.n	800eb44 <_dtoa_r+0x1b4>
 800ebde:	9b05      	ldr	r3, [sp, #20]
 800ebe0:	eba3 030b 	sub.w	r3, r3, fp
 800ebe4:	9305      	str	r3, [sp, #20]
 800ebe6:	f1cb 0300 	rsb	r3, fp, #0
 800ebea:	9308      	str	r3, [sp, #32]
 800ebec:	2300      	movs	r3, #0
 800ebee:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebf0:	e7bf      	b.n	800eb72 <_dtoa_r+0x1e2>
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	9309      	str	r3, [sp, #36]	; 0x24
 800ebf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	dc52      	bgt.n	800eca2 <_dtoa_r+0x312>
 800ebfc:	2301      	movs	r3, #1
 800ebfe:	9301      	str	r3, [sp, #4]
 800ec00:	9304      	str	r3, [sp, #16]
 800ec02:	461a      	mov	r2, r3
 800ec04:	920a      	str	r2, [sp, #40]	; 0x28
 800ec06:	e00b      	b.n	800ec20 <_dtoa_r+0x290>
 800ec08:	2301      	movs	r3, #1
 800ec0a:	e7f3      	b.n	800ebf4 <_dtoa_r+0x264>
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ec10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec12:	445b      	add	r3, fp
 800ec14:	9301      	str	r3, [sp, #4]
 800ec16:	3301      	adds	r3, #1
 800ec18:	2b01      	cmp	r3, #1
 800ec1a:	9304      	str	r3, [sp, #16]
 800ec1c:	bfb8      	it	lt
 800ec1e:	2301      	movlt	r3, #1
 800ec20:	69e0      	ldr	r0, [r4, #28]
 800ec22:	2100      	movs	r1, #0
 800ec24:	2204      	movs	r2, #4
 800ec26:	f102 0614 	add.w	r6, r2, #20
 800ec2a:	429e      	cmp	r6, r3
 800ec2c:	d93d      	bls.n	800ecaa <_dtoa_r+0x31a>
 800ec2e:	6041      	str	r1, [r0, #4]
 800ec30:	4620      	mov	r0, r4
 800ec32:	f000 fd9f 	bl	800f774 <_Balloc>
 800ec36:	9000      	str	r0, [sp, #0]
 800ec38:	2800      	cmp	r0, #0
 800ec3a:	d139      	bne.n	800ecb0 <_dtoa_r+0x320>
 800ec3c:	4b16      	ldr	r3, [pc, #88]	; (800ec98 <_dtoa_r+0x308>)
 800ec3e:	4602      	mov	r2, r0
 800ec40:	f240 11af 	movw	r1, #431	; 0x1af
 800ec44:	e6bd      	b.n	800e9c2 <_dtoa_r+0x32>
 800ec46:	2301      	movs	r3, #1
 800ec48:	e7e1      	b.n	800ec0e <_dtoa_r+0x27e>
 800ec4a:	2501      	movs	r5, #1
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	9307      	str	r3, [sp, #28]
 800ec50:	9509      	str	r5, [sp, #36]	; 0x24
 800ec52:	f04f 33ff 	mov.w	r3, #4294967295
 800ec56:	9301      	str	r3, [sp, #4]
 800ec58:	9304      	str	r3, [sp, #16]
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	2312      	movs	r3, #18
 800ec5e:	e7d1      	b.n	800ec04 <_dtoa_r+0x274>
 800ec60:	636f4361 	.word	0x636f4361
 800ec64:	3fd287a7 	.word	0x3fd287a7
 800ec68:	8b60c8b3 	.word	0x8b60c8b3
 800ec6c:	3fc68a28 	.word	0x3fc68a28
 800ec70:	509f79fb 	.word	0x509f79fb
 800ec74:	3fd34413 	.word	0x3fd34413
 800ec78:	080140c0 	.word	0x080140c0
 800ec7c:	080140d7 	.word	0x080140d7
 800ec80:	7ff00000 	.word	0x7ff00000
 800ec84:	080140bc 	.word	0x080140bc
 800ec88:	080140b3 	.word	0x080140b3
 800ec8c:	08014419 	.word	0x08014419
 800ec90:	3ff80000 	.word	0x3ff80000
 800ec94:	080141c8 	.word	0x080141c8
 800ec98:	0801412f 	.word	0x0801412f
 800ec9c:	2301      	movs	r3, #1
 800ec9e:	9309      	str	r3, [sp, #36]	; 0x24
 800eca0:	e7d7      	b.n	800ec52 <_dtoa_r+0x2c2>
 800eca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eca4:	9301      	str	r3, [sp, #4]
 800eca6:	9304      	str	r3, [sp, #16]
 800eca8:	e7ba      	b.n	800ec20 <_dtoa_r+0x290>
 800ecaa:	3101      	adds	r1, #1
 800ecac:	0052      	lsls	r2, r2, #1
 800ecae:	e7ba      	b.n	800ec26 <_dtoa_r+0x296>
 800ecb0:	69e3      	ldr	r3, [r4, #28]
 800ecb2:	9a00      	ldr	r2, [sp, #0]
 800ecb4:	601a      	str	r2, [r3, #0]
 800ecb6:	9b04      	ldr	r3, [sp, #16]
 800ecb8:	2b0e      	cmp	r3, #14
 800ecba:	f200 80a8 	bhi.w	800ee0e <_dtoa_r+0x47e>
 800ecbe:	2d00      	cmp	r5, #0
 800ecc0:	f000 80a5 	beq.w	800ee0e <_dtoa_r+0x47e>
 800ecc4:	f1bb 0f00 	cmp.w	fp, #0
 800ecc8:	dd38      	ble.n	800ed3c <_dtoa_r+0x3ac>
 800ecca:	4bc0      	ldr	r3, [pc, #768]	; (800efcc <_dtoa_r+0x63c>)
 800eccc:	f00b 020f 	and.w	r2, fp, #15
 800ecd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ecd4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ecd8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ecdc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ece0:	d019      	beq.n	800ed16 <_dtoa_r+0x386>
 800ece2:	4bbb      	ldr	r3, [pc, #748]	; (800efd0 <_dtoa_r+0x640>)
 800ece4:	ec51 0b18 	vmov	r0, r1, d8
 800ece8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ecec:	f7f1 fdae 	bl	800084c <__aeabi_ddiv>
 800ecf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ecf4:	f008 080f 	and.w	r8, r8, #15
 800ecf8:	2503      	movs	r5, #3
 800ecfa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800efd0 <_dtoa_r+0x640>
 800ecfe:	f1b8 0f00 	cmp.w	r8, #0
 800ed02:	d10a      	bne.n	800ed1a <_dtoa_r+0x38a>
 800ed04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed08:	4632      	mov	r2, r6
 800ed0a:	463b      	mov	r3, r7
 800ed0c:	f7f1 fd9e 	bl	800084c <__aeabi_ddiv>
 800ed10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed14:	e02b      	b.n	800ed6e <_dtoa_r+0x3de>
 800ed16:	2502      	movs	r5, #2
 800ed18:	e7ef      	b.n	800ecfa <_dtoa_r+0x36a>
 800ed1a:	f018 0f01 	tst.w	r8, #1
 800ed1e:	d008      	beq.n	800ed32 <_dtoa_r+0x3a2>
 800ed20:	4630      	mov	r0, r6
 800ed22:	4639      	mov	r1, r7
 800ed24:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ed28:	f7f1 fc66 	bl	80005f8 <__aeabi_dmul>
 800ed2c:	3501      	adds	r5, #1
 800ed2e:	4606      	mov	r6, r0
 800ed30:	460f      	mov	r7, r1
 800ed32:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ed36:	f109 0908 	add.w	r9, r9, #8
 800ed3a:	e7e0      	b.n	800ecfe <_dtoa_r+0x36e>
 800ed3c:	f000 809f 	beq.w	800ee7e <_dtoa_r+0x4ee>
 800ed40:	f1cb 0600 	rsb	r6, fp, #0
 800ed44:	4ba1      	ldr	r3, [pc, #644]	; (800efcc <_dtoa_r+0x63c>)
 800ed46:	4fa2      	ldr	r7, [pc, #648]	; (800efd0 <_dtoa_r+0x640>)
 800ed48:	f006 020f 	and.w	r2, r6, #15
 800ed4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed54:	ec51 0b18 	vmov	r0, r1, d8
 800ed58:	f7f1 fc4e 	bl	80005f8 <__aeabi_dmul>
 800ed5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed60:	1136      	asrs	r6, r6, #4
 800ed62:	2300      	movs	r3, #0
 800ed64:	2502      	movs	r5, #2
 800ed66:	2e00      	cmp	r6, #0
 800ed68:	d17e      	bne.n	800ee68 <_dtoa_r+0x4d8>
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d1d0      	bne.n	800ed10 <_dtoa_r+0x380>
 800ed6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed70:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f000 8084 	beq.w	800ee82 <_dtoa_r+0x4f2>
 800ed7a:	4b96      	ldr	r3, [pc, #600]	; (800efd4 <_dtoa_r+0x644>)
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	4640      	mov	r0, r8
 800ed80:	4649      	mov	r1, r9
 800ed82:	f7f1 feab 	bl	8000adc <__aeabi_dcmplt>
 800ed86:	2800      	cmp	r0, #0
 800ed88:	d07b      	beq.n	800ee82 <_dtoa_r+0x4f2>
 800ed8a:	9b04      	ldr	r3, [sp, #16]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d078      	beq.n	800ee82 <_dtoa_r+0x4f2>
 800ed90:	9b01      	ldr	r3, [sp, #4]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	dd39      	ble.n	800ee0a <_dtoa_r+0x47a>
 800ed96:	4b90      	ldr	r3, [pc, #576]	; (800efd8 <_dtoa_r+0x648>)
 800ed98:	2200      	movs	r2, #0
 800ed9a:	4640      	mov	r0, r8
 800ed9c:	4649      	mov	r1, r9
 800ed9e:	f7f1 fc2b 	bl	80005f8 <__aeabi_dmul>
 800eda2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eda6:	9e01      	ldr	r6, [sp, #4]
 800eda8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800edac:	3501      	adds	r5, #1
 800edae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800edb2:	4628      	mov	r0, r5
 800edb4:	f7f1 fbb6 	bl	8000524 <__aeabi_i2d>
 800edb8:	4642      	mov	r2, r8
 800edba:	464b      	mov	r3, r9
 800edbc:	f7f1 fc1c 	bl	80005f8 <__aeabi_dmul>
 800edc0:	4b86      	ldr	r3, [pc, #536]	; (800efdc <_dtoa_r+0x64c>)
 800edc2:	2200      	movs	r2, #0
 800edc4:	f7f1 fa62 	bl	800028c <__adddf3>
 800edc8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800edcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800edd0:	9303      	str	r3, [sp, #12]
 800edd2:	2e00      	cmp	r6, #0
 800edd4:	d158      	bne.n	800ee88 <_dtoa_r+0x4f8>
 800edd6:	4b82      	ldr	r3, [pc, #520]	; (800efe0 <_dtoa_r+0x650>)
 800edd8:	2200      	movs	r2, #0
 800edda:	4640      	mov	r0, r8
 800eddc:	4649      	mov	r1, r9
 800edde:	f7f1 fa53 	bl	8000288 <__aeabi_dsub>
 800ede2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ede6:	4680      	mov	r8, r0
 800ede8:	4689      	mov	r9, r1
 800edea:	f7f1 fe95 	bl	8000b18 <__aeabi_dcmpgt>
 800edee:	2800      	cmp	r0, #0
 800edf0:	f040 8296 	bne.w	800f320 <_dtoa_r+0x990>
 800edf4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800edf8:	4640      	mov	r0, r8
 800edfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800edfe:	4649      	mov	r1, r9
 800ee00:	f7f1 fe6c 	bl	8000adc <__aeabi_dcmplt>
 800ee04:	2800      	cmp	r0, #0
 800ee06:	f040 8289 	bne.w	800f31c <_dtoa_r+0x98c>
 800ee0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ee0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f2c0 814e 	blt.w	800f0b2 <_dtoa_r+0x722>
 800ee16:	f1bb 0f0e 	cmp.w	fp, #14
 800ee1a:	f300 814a 	bgt.w	800f0b2 <_dtoa_r+0x722>
 800ee1e:	4b6b      	ldr	r3, [pc, #428]	; (800efcc <_dtoa_r+0x63c>)
 800ee20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ee24:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ee28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	f280 80dc 	bge.w	800efe8 <_dtoa_r+0x658>
 800ee30:	9b04      	ldr	r3, [sp, #16]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	f300 80d8 	bgt.w	800efe8 <_dtoa_r+0x658>
 800ee38:	f040 826f 	bne.w	800f31a <_dtoa_r+0x98a>
 800ee3c:	4b68      	ldr	r3, [pc, #416]	; (800efe0 <_dtoa_r+0x650>)
 800ee3e:	2200      	movs	r2, #0
 800ee40:	4640      	mov	r0, r8
 800ee42:	4649      	mov	r1, r9
 800ee44:	f7f1 fbd8 	bl	80005f8 <__aeabi_dmul>
 800ee48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee4c:	f7f1 fe5a 	bl	8000b04 <__aeabi_dcmpge>
 800ee50:	9e04      	ldr	r6, [sp, #16]
 800ee52:	4637      	mov	r7, r6
 800ee54:	2800      	cmp	r0, #0
 800ee56:	f040 8245 	bne.w	800f2e4 <_dtoa_r+0x954>
 800ee5a:	9d00      	ldr	r5, [sp, #0]
 800ee5c:	2331      	movs	r3, #49	; 0x31
 800ee5e:	f805 3b01 	strb.w	r3, [r5], #1
 800ee62:	f10b 0b01 	add.w	fp, fp, #1
 800ee66:	e241      	b.n	800f2ec <_dtoa_r+0x95c>
 800ee68:	07f2      	lsls	r2, r6, #31
 800ee6a:	d505      	bpl.n	800ee78 <_dtoa_r+0x4e8>
 800ee6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee70:	f7f1 fbc2 	bl	80005f8 <__aeabi_dmul>
 800ee74:	3501      	adds	r5, #1
 800ee76:	2301      	movs	r3, #1
 800ee78:	1076      	asrs	r6, r6, #1
 800ee7a:	3708      	adds	r7, #8
 800ee7c:	e773      	b.n	800ed66 <_dtoa_r+0x3d6>
 800ee7e:	2502      	movs	r5, #2
 800ee80:	e775      	b.n	800ed6e <_dtoa_r+0x3de>
 800ee82:	9e04      	ldr	r6, [sp, #16]
 800ee84:	465f      	mov	r7, fp
 800ee86:	e792      	b.n	800edae <_dtoa_r+0x41e>
 800ee88:	9900      	ldr	r1, [sp, #0]
 800ee8a:	4b50      	ldr	r3, [pc, #320]	; (800efcc <_dtoa_r+0x63c>)
 800ee8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ee90:	4431      	add	r1, r6
 800ee92:	9102      	str	r1, [sp, #8]
 800ee94:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee96:	eeb0 9a47 	vmov.f32	s18, s14
 800ee9a:	eef0 9a67 	vmov.f32	s19, s15
 800ee9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800eea2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eea6:	2900      	cmp	r1, #0
 800eea8:	d044      	beq.n	800ef34 <_dtoa_r+0x5a4>
 800eeaa:	494e      	ldr	r1, [pc, #312]	; (800efe4 <_dtoa_r+0x654>)
 800eeac:	2000      	movs	r0, #0
 800eeae:	f7f1 fccd 	bl	800084c <__aeabi_ddiv>
 800eeb2:	ec53 2b19 	vmov	r2, r3, d9
 800eeb6:	f7f1 f9e7 	bl	8000288 <__aeabi_dsub>
 800eeba:	9d00      	ldr	r5, [sp, #0]
 800eebc:	ec41 0b19 	vmov	d9, r0, r1
 800eec0:	4649      	mov	r1, r9
 800eec2:	4640      	mov	r0, r8
 800eec4:	f7f1 fe48 	bl	8000b58 <__aeabi_d2iz>
 800eec8:	4606      	mov	r6, r0
 800eeca:	f7f1 fb2b 	bl	8000524 <__aeabi_i2d>
 800eece:	4602      	mov	r2, r0
 800eed0:	460b      	mov	r3, r1
 800eed2:	4640      	mov	r0, r8
 800eed4:	4649      	mov	r1, r9
 800eed6:	f7f1 f9d7 	bl	8000288 <__aeabi_dsub>
 800eeda:	3630      	adds	r6, #48	; 0x30
 800eedc:	f805 6b01 	strb.w	r6, [r5], #1
 800eee0:	ec53 2b19 	vmov	r2, r3, d9
 800eee4:	4680      	mov	r8, r0
 800eee6:	4689      	mov	r9, r1
 800eee8:	f7f1 fdf8 	bl	8000adc <__aeabi_dcmplt>
 800eeec:	2800      	cmp	r0, #0
 800eeee:	d164      	bne.n	800efba <_dtoa_r+0x62a>
 800eef0:	4642      	mov	r2, r8
 800eef2:	464b      	mov	r3, r9
 800eef4:	4937      	ldr	r1, [pc, #220]	; (800efd4 <_dtoa_r+0x644>)
 800eef6:	2000      	movs	r0, #0
 800eef8:	f7f1 f9c6 	bl	8000288 <__aeabi_dsub>
 800eefc:	ec53 2b19 	vmov	r2, r3, d9
 800ef00:	f7f1 fdec 	bl	8000adc <__aeabi_dcmplt>
 800ef04:	2800      	cmp	r0, #0
 800ef06:	f040 80b6 	bne.w	800f076 <_dtoa_r+0x6e6>
 800ef0a:	9b02      	ldr	r3, [sp, #8]
 800ef0c:	429d      	cmp	r5, r3
 800ef0e:	f43f af7c 	beq.w	800ee0a <_dtoa_r+0x47a>
 800ef12:	4b31      	ldr	r3, [pc, #196]	; (800efd8 <_dtoa_r+0x648>)
 800ef14:	ec51 0b19 	vmov	r0, r1, d9
 800ef18:	2200      	movs	r2, #0
 800ef1a:	f7f1 fb6d 	bl	80005f8 <__aeabi_dmul>
 800ef1e:	4b2e      	ldr	r3, [pc, #184]	; (800efd8 <_dtoa_r+0x648>)
 800ef20:	ec41 0b19 	vmov	d9, r0, r1
 800ef24:	2200      	movs	r2, #0
 800ef26:	4640      	mov	r0, r8
 800ef28:	4649      	mov	r1, r9
 800ef2a:	f7f1 fb65 	bl	80005f8 <__aeabi_dmul>
 800ef2e:	4680      	mov	r8, r0
 800ef30:	4689      	mov	r9, r1
 800ef32:	e7c5      	b.n	800eec0 <_dtoa_r+0x530>
 800ef34:	ec51 0b17 	vmov	r0, r1, d7
 800ef38:	f7f1 fb5e 	bl	80005f8 <__aeabi_dmul>
 800ef3c:	9b02      	ldr	r3, [sp, #8]
 800ef3e:	9d00      	ldr	r5, [sp, #0]
 800ef40:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef42:	ec41 0b19 	vmov	d9, r0, r1
 800ef46:	4649      	mov	r1, r9
 800ef48:	4640      	mov	r0, r8
 800ef4a:	f7f1 fe05 	bl	8000b58 <__aeabi_d2iz>
 800ef4e:	4606      	mov	r6, r0
 800ef50:	f7f1 fae8 	bl	8000524 <__aeabi_i2d>
 800ef54:	3630      	adds	r6, #48	; 0x30
 800ef56:	4602      	mov	r2, r0
 800ef58:	460b      	mov	r3, r1
 800ef5a:	4640      	mov	r0, r8
 800ef5c:	4649      	mov	r1, r9
 800ef5e:	f7f1 f993 	bl	8000288 <__aeabi_dsub>
 800ef62:	f805 6b01 	strb.w	r6, [r5], #1
 800ef66:	9b02      	ldr	r3, [sp, #8]
 800ef68:	429d      	cmp	r5, r3
 800ef6a:	4680      	mov	r8, r0
 800ef6c:	4689      	mov	r9, r1
 800ef6e:	f04f 0200 	mov.w	r2, #0
 800ef72:	d124      	bne.n	800efbe <_dtoa_r+0x62e>
 800ef74:	4b1b      	ldr	r3, [pc, #108]	; (800efe4 <_dtoa_r+0x654>)
 800ef76:	ec51 0b19 	vmov	r0, r1, d9
 800ef7a:	f7f1 f987 	bl	800028c <__adddf3>
 800ef7e:	4602      	mov	r2, r0
 800ef80:	460b      	mov	r3, r1
 800ef82:	4640      	mov	r0, r8
 800ef84:	4649      	mov	r1, r9
 800ef86:	f7f1 fdc7 	bl	8000b18 <__aeabi_dcmpgt>
 800ef8a:	2800      	cmp	r0, #0
 800ef8c:	d173      	bne.n	800f076 <_dtoa_r+0x6e6>
 800ef8e:	ec53 2b19 	vmov	r2, r3, d9
 800ef92:	4914      	ldr	r1, [pc, #80]	; (800efe4 <_dtoa_r+0x654>)
 800ef94:	2000      	movs	r0, #0
 800ef96:	f7f1 f977 	bl	8000288 <__aeabi_dsub>
 800ef9a:	4602      	mov	r2, r0
 800ef9c:	460b      	mov	r3, r1
 800ef9e:	4640      	mov	r0, r8
 800efa0:	4649      	mov	r1, r9
 800efa2:	f7f1 fd9b 	bl	8000adc <__aeabi_dcmplt>
 800efa6:	2800      	cmp	r0, #0
 800efa8:	f43f af2f 	beq.w	800ee0a <_dtoa_r+0x47a>
 800efac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800efae:	1e6b      	subs	r3, r5, #1
 800efb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800efb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800efb6:	2b30      	cmp	r3, #48	; 0x30
 800efb8:	d0f8      	beq.n	800efac <_dtoa_r+0x61c>
 800efba:	46bb      	mov	fp, r7
 800efbc:	e04a      	b.n	800f054 <_dtoa_r+0x6c4>
 800efbe:	4b06      	ldr	r3, [pc, #24]	; (800efd8 <_dtoa_r+0x648>)
 800efc0:	f7f1 fb1a 	bl	80005f8 <__aeabi_dmul>
 800efc4:	4680      	mov	r8, r0
 800efc6:	4689      	mov	r9, r1
 800efc8:	e7bd      	b.n	800ef46 <_dtoa_r+0x5b6>
 800efca:	bf00      	nop
 800efcc:	080141c8 	.word	0x080141c8
 800efd0:	080141a0 	.word	0x080141a0
 800efd4:	3ff00000 	.word	0x3ff00000
 800efd8:	40240000 	.word	0x40240000
 800efdc:	401c0000 	.word	0x401c0000
 800efe0:	40140000 	.word	0x40140000
 800efe4:	3fe00000 	.word	0x3fe00000
 800efe8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800efec:	9d00      	ldr	r5, [sp, #0]
 800efee:	4642      	mov	r2, r8
 800eff0:	464b      	mov	r3, r9
 800eff2:	4630      	mov	r0, r6
 800eff4:	4639      	mov	r1, r7
 800eff6:	f7f1 fc29 	bl	800084c <__aeabi_ddiv>
 800effa:	f7f1 fdad 	bl	8000b58 <__aeabi_d2iz>
 800effe:	9001      	str	r0, [sp, #4]
 800f000:	f7f1 fa90 	bl	8000524 <__aeabi_i2d>
 800f004:	4642      	mov	r2, r8
 800f006:	464b      	mov	r3, r9
 800f008:	f7f1 faf6 	bl	80005f8 <__aeabi_dmul>
 800f00c:	4602      	mov	r2, r0
 800f00e:	460b      	mov	r3, r1
 800f010:	4630      	mov	r0, r6
 800f012:	4639      	mov	r1, r7
 800f014:	f7f1 f938 	bl	8000288 <__aeabi_dsub>
 800f018:	9e01      	ldr	r6, [sp, #4]
 800f01a:	9f04      	ldr	r7, [sp, #16]
 800f01c:	3630      	adds	r6, #48	; 0x30
 800f01e:	f805 6b01 	strb.w	r6, [r5], #1
 800f022:	9e00      	ldr	r6, [sp, #0]
 800f024:	1bae      	subs	r6, r5, r6
 800f026:	42b7      	cmp	r7, r6
 800f028:	4602      	mov	r2, r0
 800f02a:	460b      	mov	r3, r1
 800f02c:	d134      	bne.n	800f098 <_dtoa_r+0x708>
 800f02e:	f7f1 f92d 	bl	800028c <__adddf3>
 800f032:	4642      	mov	r2, r8
 800f034:	464b      	mov	r3, r9
 800f036:	4606      	mov	r6, r0
 800f038:	460f      	mov	r7, r1
 800f03a:	f7f1 fd6d 	bl	8000b18 <__aeabi_dcmpgt>
 800f03e:	b9c8      	cbnz	r0, 800f074 <_dtoa_r+0x6e4>
 800f040:	4642      	mov	r2, r8
 800f042:	464b      	mov	r3, r9
 800f044:	4630      	mov	r0, r6
 800f046:	4639      	mov	r1, r7
 800f048:	f7f1 fd3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f04c:	b110      	cbz	r0, 800f054 <_dtoa_r+0x6c4>
 800f04e:	9b01      	ldr	r3, [sp, #4]
 800f050:	07db      	lsls	r3, r3, #31
 800f052:	d40f      	bmi.n	800f074 <_dtoa_r+0x6e4>
 800f054:	4651      	mov	r1, sl
 800f056:	4620      	mov	r0, r4
 800f058:	f000 fbcc 	bl	800f7f4 <_Bfree>
 800f05c:	2300      	movs	r3, #0
 800f05e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f060:	702b      	strb	r3, [r5, #0]
 800f062:	f10b 0301 	add.w	r3, fp, #1
 800f066:	6013      	str	r3, [r2, #0]
 800f068:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	f43f ace2 	beq.w	800ea34 <_dtoa_r+0xa4>
 800f070:	601d      	str	r5, [r3, #0]
 800f072:	e4df      	b.n	800ea34 <_dtoa_r+0xa4>
 800f074:	465f      	mov	r7, fp
 800f076:	462b      	mov	r3, r5
 800f078:	461d      	mov	r5, r3
 800f07a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f07e:	2a39      	cmp	r2, #57	; 0x39
 800f080:	d106      	bne.n	800f090 <_dtoa_r+0x700>
 800f082:	9a00      	ldr	r2, [sp, #0]
 800f084:	429a      	cmp	r2, r3
 800f086:	d1f7      	bne.n	800f078 <_dtoa_r+0x6e8>
 800f088:	9900      	ldr	r1, [sp, #0]
 800f08a:	2230      	movs	r2, #48	; 0x30
 800f08c:	3701      	adds	r7, #1
 800f08e:	700a      	strb	r2, [r1, #0]
 800f090:	781a      	ldrb	r2, [r3, #0]
 800f092:	3201      	adds	r2, #1
 800f094:	701a      	strb	r2, [r3, #0]
 800f096:	e790      	b.n	800efba <_dtoa_r+0x62a>
 800f098:	4ba3      	ldr	r3, [pc, #652]	; (800f328 <_dtoa_r+0x998>)
 800f09a:	2200      	movs	r2, #0
 800f09c:	f7f1 faac 	bl	80005f8 <__aeabi_dmul>
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	4606      	mov	r6, r0
 800f0a6:	460f      	mov	r7, r1
 800f0a8:	f7f1 fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0ac:	2800      	cmp	r0, #0
 800f0ae:	d09e      	beq.n	800efee <_dtoa_r+0x65e>
 800f0b0:	e7d0      	b.n	800f054 <_dtoa_r+0x6c4>
 800f0b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f0b4:	2a00      	cmp	r2, #0
 800f0b6:	f000 80ca 	beq.w	800f24e <_dtoa_r+0x8be>
 800f0ba:	9a07      	ldr	r2, [sp, #28]
 800f0bc:	2a01      	cmp	r2, #1
 800f0be:	f300 80ad 	bgt.w	800f21c <_dtoa_r+0x88c>
 800f0c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f0c4:	2a00      	cmp	r2, #0
 800f0c6:	f000 80a5 	beq.w	800f214 <_dtoa_r+0x884>
 800f0ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f0ce:	9e08      	ldr	r6, [sp, #32]
 800f0d0:	9d05      	ldr	r5, [sp, #20]
 800f0d2:	9a05      	ldr	r2, [sp, #20]
 800f0d4:	441a      	add	r2, r3
 800f0d6:	9205      	str	r2, [sp, #20]
 800f0d8:	9a06      	ldr	r2, [sp, #24]
 800f0da:	2101      	movs	r1, #1
 800f0dc:	441a      	add	r2, r3
 800f0de:	4620      	mov	r0, r4
 800f0e0:	9206      	str	r2, [sp, #24]
 800f0e2:	f000 fc87 	bl	800f9f4 <__i2b>
 800f0e6:	4607      	mov	r7, r0
 800f0e8:	b165      	cbz	r5, 800f104 <_dtoa_r+0x774>
 800f0ea:	9b06      	ldr	r3, [sp, #24]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	dd09      	ble.n	800f104 <_dtoa_r+0x774>
 800f0f0:	42ab      	cmp	r3, r5
 800f0f2:	9a05      	ldr	r2, [sp, #20]
 800f0f4:	bfa8      	it	ge
 800f0f6:	462b      	movge	r3, r5
 800f0f8:	1ad2      	subs	r2, r2, r3
 800f0fa:	9205      	str	r2, [sp, #20]
 800f0fc:	9a06      	ldr	r2, [sp, #24]
 800f0fe:	1aed      	subs	r5, r5, r3
 800f100:	1ad3      	subs	r3, r2, r3
 800f102:	9306      	str	r3, [sp, #24]
 800f104:	9b08      	ldr	r3, [sp, #32]
 800f106:	b1f3      	cbz	r3, 800f146 <_dtoa_r+0x7b6>
 800f108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	f000 80a3 	beq.w	800f256 <_dtoa_r+0x8c6>
 800f110:	2e00      	cmp	r6, #0
 800f112:	dd10      	ble.n	800f136 <_dtoa_r+0x7a6>
 800f114:	4639      	mov	r1, r7
 800f116:	4632      	mov	r2, r6
 800f118:	4620      	mov	r0, r4
 800f11a:	f000 fd2b 	bl	800fb74 <__pow5mult>
 800f11e:	4652      	mov	r2, sl
 800f120:	4601      	mov	r1, r0
 800f122:	4607      	mov	r7, r0
 800f124:	4620      	mov	r0, r4
 800f126:	f000 fc7b 	bl	800fa20 <__multiply>
 800f12a:	4651      	mov	r1, sl
 800f12c:	4680      	mov	r8, r0
 800f12e:	4620      	mov	r0, r4
 800f130:	f000 fb60 	bl	800f7f4 <_Bfree>
 800f134:	46c2      	mov	sl, r8
 800f136:	9b08      	ldr	r3, [sp, #32]
 800f138:	1b9a      	subs	r2, r3, r6
 800f13a:	d004      	beq.n	800f146 <_dtoa_r+0x7b6>
 800f13c:	4651      	mov	r1, sl
 800f13e:	4620      	mov	r0, r4
 800f140:	f000 fd18 	bl	800fb74 <__pow5mult>
 800f144:	4682      	mov	sl, r0
 800f146:	2101      	movs	r1, #1
 800f148:	4620      	mov	r0, r4
 800f14a:	f000 fc53 	bl	800f9f4 <__i2b>
 800f14e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f150:	2b00      	cmp	r3, #0
 800f152:	4606      	mov	r6, r0
 800f154:	f340 8081 	ble.w	800f25a <_dtoa_r+0x8ca>
 800f158:	461a      	mov	r2, r3
 800f15a:	4601      	mov	r1, r0
 800f15c:	4620      	mov	r0, r4
 800f15e:	f000 fd09 	bl	800fb74 <__pow5mult>
 800f162:	9b07      	ldr	r3, [sp, #28]
 800f164:	2b01      	cmp	r3, #1
 800f166:	4606      	mov	r6, r0
 800f168:	dd7a      	ble.n	800f260 <_dtoa_r+0x8d0>
 800f16a:	f04f 0800 	mov.w	r8, #0
 800f16e:	6933      	ldr	r3, [r6, #16]
 800f170:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f174:	6918      	ldr	r0, [r3, #16]
 800f176:	f000 fbef 	bl	800f958 <__hi0bits>
 800f17a:	f1c0 0020 	rsb	r0, r0, #32
 800f17e:	9b06      	ldr	r3, [sp, #24]
 800f180:	4418      	add	r0, r3
 800f182:	f010 001f 	ands.w	r0, r0, #31
 800f186:	f000 8094 	beq.w	800f2b2 <_dtoa_r+0x922>
 800f18a:	f1c0 0320 	rsb	r3, r0, #32
 800f18e:	2b04      	cmp	r3, #4
 800f190:	f340 8085 	ble.w	800f29e <_dtoa_r+0x90e>
 800f194:	9b05      	ldr	r3, [sp, #20]
 800f196:	f1c0 001c 	rsb	r0, r0, #28
 800f19a:	4403      	add	r3, r0
 800f19c:	9305      	str	r3, [sp, #20]
 800f19e:	9b06      	ldr	r3, [sp, #24]
 800f1a0:	4403      	add	r3, r0
 800f1a2:	4405      	add	r5, r0
 800f1a4:	9306      	str	r3, [sp, #24]
 800f1a6:	9b05      	ldr	r3, [sp, #20]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	dd05      	ble.n	800f1b8 <_dtoa_r+0x828>
 800f1ac:	4651      	mov	r1, sl
 800f1ae:	461a      	mov	r2, r3
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	f000 fd39 	bl	800fc28 <__lshift>
 800f1b6:	4682      	mov	sl, r0
 800f1b8:	9b06      	ldr	r3, [sp, #24]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	dd05      	ble.n	800f1ca <_dtoa_r+0x83a>
 800f1be:	4631      	mov	r1, r6
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	f000 fd30 	bl	800fc28 <__lshift>
 800f1c8:	4606      	mov	r6, r0
 800f1ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d072      	beq.n	800f2b6 <_dtoa_r+0x926>
 800f1d0:	4631      	mov	r1, r6
 800f1d2:	4650      	mov	r0, sl
 800f1d4:	f000 fd94 	bl	800fd00 <__mcmp>
 800f1d8:	2800      	cmp	r0, #0
 800f1da:	da6c      	bge.n	800f2b6 <_dtoa_r+0x926>
 800f1dc:	2300      	movs	r3, #0
 800f1de:	4651      	mov	r1, sl
 800f1e0:	220a      	movs	r2, #10
 800f1e2:	4620      	mov	r0, r4
 800f1e4:	f000 fb28 	bl	800f838 <__multadd>
 800f1e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f1ee:	4682      	mov	sl, r0
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	f000 81b0 	beq.w	800f556 <_dtoa_r+0xbc6>
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	4639      	mov	r1, r7
 800f1fa:	220a      	movs	r2, #10
 800f1fc:	4620      	mov	r0, r4
 800f1fe:	f000 fb1b 	bl	800f838 <__multadd>
 800f202:	9b01      	ldr	r3, [sp, #4]
 800f204:	2b00      	cmp	r3, #0
 800f206:	4607      	mov	r7, r0
 800f208:	f300 8096 	bgt.w	800f338 <_dtoa_r+0x9a8>
 800f20c:	9b07      	ldr	r3, [sp, #28]
 800f20e:	2b02      	cmp	r3, #2
 800f210:	dc59      	bgt.n	800f2c6 <_dtoa_r+0x936>
 800f212:	e091      	b.n	800f338 <_dtoa_r+0x9a8>
 800f214:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f216:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f21a:	e758      	b.n	800f0ce <_dtoa_r+0x73e>
 800f21c:	9b04      	ldr	r3, [sp, #16]
 800f21e:	1e5e      	subs	r6, r3, #1
 800f220:	9b08      	ldr	r3, [sp, #32]
 800f222:	42b3      	cmp	r3, r6
 800f224:	bfbf      	itttt	lt
 800f226:	9b08      	ldrlt	r3, [sp, #32]
 800f228:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800f22a:	9608      	strlt	r6, [sp, #32]
 800f22c:	1af3      	sublt	r3, r6, r3
 800f22e:	bfb4      	ite	lt
 800f230:	18d2      	addlt	r2, r2, r3
 800f232:	1b9e      	subge	r6, r3, r6
 800f234:	9b04      	ldr	r3, [sp, #16]
 800f236:	bfbc      	itt	lt
 800f238:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800f23a:	2600      	movlt	r6, #0
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	bfb7      	itett	lt
 800f240:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800f244:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800f248:	1a9d      	sublt	r5, r3, r2
 800f24a:	2300      	movlt	r3, #0
 800f24c:	e741      	b.n	800f0d2 <_dtoa_r+0x742>
 800f24e:	9e08      	ldr	r6, [sp, #32]
 800f250:	9d05      	ldr	r5, [sp, #20]
 800f252:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f254:	e748      	b.n	800f0e8 <_dtoa_r+0x758>
 800f256:	9a08      	ldr	r2, [sp, #32]
 800f258:	e770      	b.n	800f13c <_dtoa_r+0x7ac>
 800f25a:	9b07      	ldr	r3, [sp, #28]
 800f25c:	2b01      	cmp	r3, #1
 800f25e:	dc19      	bgt.n	800f294 <_dtoa_r+0x904>
 800f260:	9b02      	ldr	r3, [sp, #8]
 800f262:	b9bb      	cbnz	r3, 800f294 <_dtoa_r+0x904>
 800f264:	9b03      	ldr	r3, [sp, #12]
 800f266:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f26a:	b99b      	cbnz	r3, 800f294 <_dtoa_r+0x904>
 800f26c:	9b03      	ldr	r3, [sp, #12]
 800f26e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f272:	0d1b      	lsrs	r3, r3, #20
 800f274:	051b      	lsls	r3, r3, #20
 800f276:	b183      	cbz	r3, 800f29a <_dtoa_r+0x90a>
 800f278:	9b05      	ldr	r3, [sp, #20]
 800f27a:	3301      	adds	r3, #1
 800f27c:	9305      	str	r3, [sp, #20]
 800f27e:	9b06      	ldr	r3, [sp, #24]
 800f280:	3301      	adds	r3, #1
 800f282:	9306      	str	r3, [sp, #24]
 800f284:	f04f 0801 	mov.w	r8, #1
 800f288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	f47f af6f 	bne.w	800f16e <_dtoa_r+0x7de>
 800f290:	2001      	movs	r0, #1
 800f292:	e774      	b.n	800f17e <_dtoa_r+0x7ee>
 800f294:	f04f 0800 	mov.w	r8, #0
 800f298:	e7f6      	b.n	800f288 <_dtoa_r+0x8f8>
 800f29a:	4698      	mov	r8, r3
 800f29c:	e7f4      	b.n	800f288 <_dtoa_r+0x8f8>
 800f29e:	d082      	beq.n	800f1a6 <_dtoa_r+0x816>
 800f2a0:	9a05      	ldr	r2, [sp, #20]
 800f2a2:	331c      	adds	r3, #28
 800f2a4:	441a      	add	r2, r3
 800f2a6:	9205      	str	r2, [sp, #20]
 800f2a8:	9a06      	ldr	r2, [sp, #24]
 800f2aa:	441a      	add	r2, r3
 800f2ac:	441d      	add	r5, r3
 800f2ae:	9206      	str	r2, [sp, #24]
 800f2b0:	e779      	b.n	800f1a6 <_dtoa_r+0x816>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	e7f4      	b.n	800f2a0 <_dtoa_r+0x910>
 800f2b6:	9b04      	ldr	r3, [sp, #16]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	dc37      	bgt.n	800f32c <_dtoa_r+0x99c>
 800f2bc:	9b07      	ldr	r3, [sp, #28]
 800f2be:	2b02      	cmp	r3, #2
 800f2c0:	dd34      	ble.n	800f32c <_dtoa_r+0x99c>
 800f2c2:	9b04      	ldr	r3, [sp, #16]
 800f2c4:	9301      	str	r3, [sp, #4]
 800f2c6:	9b01      	ldr	r3, [sp, #4]
 800f2c8:	b963      	cbnz	r3, 800f2e4 <_dtoa_r+0x954>
 800f2ca:	4631      	mov	r1, r6
 800f2cc:	2205      	movs	r2, #5
 800f2ce:	4620      	mov	r0, r4
 800f2d0:	f000 fab2 	bl	800f838 <__multadd>
 800f2d4:	4601      	mov	r1, r0
 800f2d6:	4606      	mov	r6, r0
 800f2d8:	4650      	mov	r0, sl
 800f2da:	f000 fd11 	bl	800fd00 <__mcmp>
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	f73f adbb 	bgt.w	800ee5a <_dtoa_r+0x4ca>
 800f2e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2e6:	9d00      	ldr	r5, [sp, #0]
 800f2e8:	ea6f 0b03 	mvn.w	fp, r3
 800f2ec:	f04f 0800 	mov.w	r8, #0
 800f2f0:	4631      	mov	r1, r6
 800f2f2:	4620      	mov	r0, r4
 800f2f4:	f000 fa7e 	bl	800f7f4 <_Bfree>
 800f2f8:	2f00      	cmp	r7, #0
 800f2fa:	f43f aeab 	beq.w	800f054 <_dtoa_r+0x6c4>
 800f2fe:	f1b8 0f00 	cmp.w	r8, #0
 800f302:	d005      	beq.n	800f310 <_dtoa_r+0x980>
 800f304:	45b8      	cmp	r8, r7
 800f306:	d003      	beq.n	800f310 <_dtoa_r+0x980>
 800f308:	4641      	mov	r1, r8
 800f30a:	4620      	mov	r0, r4
 800f30c:	f000 fa72 	bl	800f7f4 <_Bfree>
 800f310:	4639      	mov	r1, r7
 800f312:	4620      	mov	r0, r4
 800f314:	f000 fa6e 	bl	800f7f4 <_Bfree>
 800f318:	e69c      	b.n	800f054 <_dtoa_r+0x6c4>
 800f31a:	2600      	movs	r6, #0
 800f31c:	4637      	mov	r7, r6
 800f31e:	e7e1      	b.n	800f2e4 <_dtoa_r+0x954>
 800f320:	46bb      	mov	fp, r7
 800f322:	4637      	mov	r7, r6
 800f324:	e599      	b.n	800ee5a <_dtoa_r+0x4ca>
 800f326:	bf00      	nop
 800f328:	40240000 	.word	0x40240000
 800f32c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f32e:	2b00      	cmp	r3, #0
 800f330:	f000 80c8 	beq.w	800f4c4 <_dtoa_r+0xb34>
 800f334:	9b04      	ldr	r3, [sp, #16]
 800f336:	9301      	str	r3, [sp, #4]
 800f338:	2d00      	cmp	r5, #0
 800f33a:	dd05      	ble.n	800f348 <_dtoa_r+0x9b8>
 800f33c:	4639      	mov	r1, r7
 800f33e:	462a      	mov	r2, r5
 800f340:	4620      	mov	r0, r4
 800f342:	f000 fc71 	bl	800fc28 <__lshift>
 800f346:	4607      	mov	r7, r0
 800f348:	f1b8 0f00 	cmp.w	r8, #0
 800f34c:	d05b      	beq.n	800f406 <_dtoa_r+0xa76>
 800f34e:	6879      	ldr	r1, [r7, #4]
 800f350:	4620      	mov	r0, r4
 800f352:	f000 fa0f 	bl	800f774 <_Balloc>
 800f356:	4605      	mov	r5, r0
 800f358:	b928      	cbnz	r0, 800f366 <_dtoa_r+0x9d6>
 800f35a:	4b83      	ldr	r3, [pc, #524]	; (800f568 <_dtoa_r+0xbd8>)
 800f35c:	4602      	mov	r2, r0
 800f35e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800f362:	f7ff bb2e 	b.w	800e9c2 <_dtoa_r+0x32>
 800f366:	693a      	ldr	r2, [r7, #16]
 800f368:	3202      	adds	r2, #2
 800f36a:	0092      	lsls	r2, r2, #2
 800f36c:	f107 010c 	add.w	r1, r7, #12
 800f370:	300c      	adds	r0, #12
 800f372:	f7ff fa70 	bl	800e856 <memcpy>
 800f376:	2201      	movs	r2, #1
 800f378:	4629      	mov	r1, r5
 800f37a:	4620      	mov	r0, r4
 800f37c:	f000 fc54 	bl	800fc28 <__lshift>
 800f380:	9b00      	ldr	r3, [sp, #0]
 800f382:	3301      	adds	r3, #1
 800f384:	9304      	str	r3, [sp, #16]
 800f386:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f38a:	4413      	add	r3, r2
 800f38c:	9308      	str	r3, [sp, #32]
 800f38e:	9b02      	ldr	r3, [sp, #8]
 800f390:	f003 0301 	and.w	r3, r3, #1
 800f394:	46b8      	mov	r8, r7
 800f396:	9306      	str	r3, [sp, #24]
 800f398:	4607      	mov	r7, r0
 800f39a:	9b04      	ldr	r3, [sp, #16]
 800f39c:	4631      	mov	r1, r6
 800f39e:	3b01      	subs	r3, #1
 800f3a0:	4650      	mov	r0, sl
 800f3a2:	9301      	str	r3, [sp, #4]
 800f3a4:	f7ff fa6c 	bl	800e880 <quorem>
 800f3a8:	4641      	mov	r1, r8
 800f3aa:	9002      	str	r0, [sp, #8]
 800f3ac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f3b0:	4650      	mov	r0, sl
 800f3b2:	f000 fca5 	bl	800fd00 <__mcmp>
 800f3b6:	463a      	mov	r2, r7
 800f3b8:	9005      	str	r0, [sp, #20]
 800f3ba:	4631      	mov	r1, r6
 800f3bc:	4620      	mov	r0, r4
 800f3be:	f000 fcbb 	bl	800fd38 <__mdiff>
 800f3c2:	68c2      	ldr	r2, [r0, #12]
 800f3c4:	4605      	mov	r5, r0
 800f3c6:	bb02      	cbnz	r2, 800f40a <_dtoa_r+0xa7a>
 800f3c8:	4601      	mov	r1, r0
 800f3ca:	4650      	mov	r0, sl
 800f3cc:	f000 fc98 	bl	800fd00 <__mcmp>
 800f3d0:	4602      	mov	r2, r0
 800f3d2:	4629      	mov	r1, r5
 800f3d4:	4620      	mov	r0, r4
 800f3d6:	9209      	str	r2, [sp, #36]	; 0x24
 800f3d8:	f000 fa0c 	bl	800f7f4 <_Bfree>
 800f3dc:	9b07      	ldr	r3, [sp, #28]
 800f3de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3e0:	9d04      	ldr	r5, [sp, #16]
 800f3e2:	ea43 0102 	orr.w	r1, r3, r2
 800f3e6:	9b06      	ldr	r3, [sp, #24]
 800f3e8:	4319      	orrs	r1, r3
 800f3ea:	d110      	bne.n	800f40e <_dtoa_r+0xa7e>
 800f3ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f3f0:	d029      	beq.n	800f446 <_dtoa_r+0xab6>
 800f3f2:	9b05      	ldr	r3, [sp, #20]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	dd02      	ble.n	800f3fe <_dtoa_r+0xa6e>
 800f3f8:	9b02      	ldr	r3, [sp, #8]
 800f3fa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800f3fe:	9b01      	ldr	r3, [sp, #4]
 800f400:	f883 9000 	strb.w	r9, [r3]
 800f404:	e774      	b.n	800f2f0 <_dtoa_r+0x960>
 800f406:	4638      	mov	r0, r7
 800f408:	e7ba      	b.n	800f380 <_dtoa_r+0x9f0>
 800f40a:	2201      	movs	r2, #1
 800f40c:	e7e1      	b.n	800f3d2 <_dtoa_r+0xa42>
 800f40e:	9b05      	ldr	r3, [sp, #20]
 800f410:	2b00      	cmp	r3, #0
 800f412:	db04      	blt.n	800f41e <_dtoa_r+0xa8e>
 800f414:	9907      	ldr	r1, [sp, #28]
 800f416:	430b      	orrs	r3, r1
 800f418:	9906      	ldr	r1, [sp, #24]
 800f41a:	430b      	orrs	r3, r1
 800f41c:	d120      	bne.n	800f460 <_dtoa_r+0xad0>
 800f41e:	2a00      	cmp	r2, #0
 800f420:	dded      	ble.n	800f3fe <_dtoa_r+0xa6e>
 800f422:	4651      	mov	r1, sl
 800f424:	2201      	movs	r2, #1
 800f426:	4620      	mov	r0, r4
 800f428:	f000 fbfe 	bl	800fc28 <__lshift>
 800f42c:	4631      	mov	r1, r6
 800f42e:	4682      	mov	sl, r0
 800f430:	f000 fc66 	bl	800fd00 <__mcmp>
 800f434:	2800      	cmp	r0, #0
 800f436:	dc03      	bgt.n	800f440 <_dtoa_r+0xab0>
 800f438:	d1e1      	bne.n	800f3fe <_dtoa_r+0xa6e>
 800f43a:	f019 0f01 	tst.w	r9, #1
 800f43e:	d0de      	beq.n	800f3fe <_dtoa_r+0xa6e>
 800f440:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f444:	d1d8      	bne.n	800f3f8 <_dtoa_r+0xa68>
 800f446:	9a01      	ldr	r2, [sp, #4]
 800f448:	2339      	movs	r3, #57	; 0x39
 800f44a:	7013      	strb	r3, [r2, #0]
 800f44c:	462b      	mov	r3, r5
 800f44e:	461d      	mov	r5, r3
 800f450:	3b01      	subs	r3, #1
 800f452:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f456:	2a39      	cmp	r2, #57	; 0x39
 800f458:	d06c      	beq.n	800f534 <_dtoa_r+0xba4>
 800f45a:	3201      	adds	r2, #1
 800f45c:	701a      	strb	r2, [r3, #0]
 800f45e:	e747      	b.n	800f2f0 <_dtoa_r+0x960>
 800f460:	2a00      	cmp	r2, #0
 800f462:	dd07      	ble.n	800f474 <_dtoa_r+0xae4>
 800f464:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f468:	d0ed      	beq.n	800f446 <_dtoa_r+0xab6>
 800f46a:	9a01      	ldr	r2, [sp, #4]
 800f46c:	f109 0301 	add.w	r3, r9, #1
 800f470:	7013      	strb	r3, [r2, #0]
 800f472:	e73d      	b.n	800f2f0 <_dtoa_r+0x960>
 800f474:	9b04      	ldr	r3, [sp, #16]
 800f476:	9a08      	ldr	r2, [sp, #32]
 800f478:	f803 9c01 	strb.w	r9, [r3, #-1]
 800f47c:	4293      	cmp	r3, r2
 800f47e:	d043      	beq.n	800f508 <_dtoa_r+0xb78>
 800f480:	4651      	mov	r1, sl
 800f482:	2300      	movs	r3, #0
 800f484:	220a      	movs	r2, #10
 800f486:	4620      	mov	r0, r4
 800f488:	f000 f9d6 	bl	800f838 <__multadd>
 800f48c:	45b8      	cmp	r8, r7
 800f48e:	4682      	mov	sl, r0
 800f490:	f04f 0300 	mov.w	r3, #0
 800f494:	f04f 020a 	mov.w	r2, #10
 800f498:	4641      	mov	r1, r8
 800f49a:	4620      	mov	r0, r4
 800f49c:	d107      	bne.n	800f4ae <_dtoa_r+0xb1e>
 800f49e:	f000 f9cb 	bl	800f838 <__multadd>
 800f4a2:	4680      	mov	r8, r0
 800f4a4:	4607      	mov	r7, r0
 800f4a6:	9b04      	ldr	r3, [sp, #16]
 800f4a8:	3301      	adds	r3, #1
 800f4aa:	9304      	str	r3, [sp, #16]
 800f4ac:	e775      	b.n	800f39a <_dtoa_r+0xa0a>
 800f4ae:	f000 f9c3 	bl	800f838 <__multadd>
 800f4b2:	4639      	mov	r1, r7
 800f4b4:	4680      	mov	r8, r0
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	220a      	movs	r2, #10
 800f4ba:	4620      	mov	r0, r4
 800f4bc:	f000 f9bc 	bl	800f838 <__multadd>
 800f4c0:	4607      	mov	r7, r0
 800f4c2:	e7f0      	b.n	800f4a6 <_dtoa_r+0xb16>
 800f4c4:	9b04      	ldr	r3, [sp, #16]
 800f4c6:	9301      	str	r3, [sp, #4]
 800f4c8:	9d00      	ldr	r5, [sp, #0]
 800f4ca:	4631      	mov	r1, r6
 800f4cc:	4650      	mov	r0, sl
 800f4ce:	f7ff f9d7 	bl	800e880 <quorem>
 800f4d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f4d6:	9b00      	ldr	r3, [sp, #0]
 800f4d8:	f805 9b01 	strb.w	r9, [r5], #1
 800f4dc:	1aea      	subs	r2, r5, r3
 800f4de:	9b01      	ldr	r3, [sp, #4]
 800f4e0:	4293      	cmp	r3, r2
 800f4e2:	dd07      	ble.n	800f4f4 <_dtoa_r+0xb64>
 800f4e4:	4651      	mov	r1, sl
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	220a      	movs	r2, #10
 800f4ea:	4620      	mov	r0, r4
 800f4ec:	f000 f9a4 	bl	800f838 <__multadd>
 800f4f0:	4682      	mov	sl, r0
 800f4f2:	e7ea      	b.n	800f4ca <_dtoa_r+0xb3a>
 800f4f4:	9b01      	ldr	r3, [sp, #4]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	bfc8      	it	gt
 800f4fa:	461d      	movgt	r5, r3
 800f4fc:	9b00      	ldr	r3, [sp, #0]
 800f4fe:	bfd8      	it	le
 800f500:	2501      	movle	r5, #1
 800f502:	441d      	add	r5, r3
 800f504:	f04f 0800 	mov.w	r8, #0
 800f508:	4651      	mov	r1, sl
 800f50a:	2201      	movs	r2, #1
 800f50c:	4620      	mov	r0, r4
 800f50e:	f000 fb8b 	bl	800fc28 <__lshift>
 800f512:	4631      	mov	r1, r6
 800f514:	4682      	mov	sl, r0
 800f516:	f000 fbf3 	bl	800fd00 <__mcmp>
 800f51a:	2800      	cmp	r0, #0
 800f51c:	dc96      	bgt.n	800f44c <_dtoa_r+0xabc>
 800f51e:	d102      	bne.n	800f526 <_dtoa_r+0xb96>
 800f520:	f019 0f01 	tst.w	r9, #1
 800f524:	d192      	bne.n	800f44c <_dtoa_r+0xabc>
 800f526:	462b      	mov	r3, r5
 800f528:	461d      	mov	r5, r3
 800f52a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f52e:	2a30      	cmp	r2, #48	; 0x30
 800f530:	d0fa      	beq.n	800f528 <_dtoa_r+0xb98>
 800f532:	e6dd      	b.n	800f2f0 <_dtoa_r+0x960>
 800f534:	9a00      	ldr	r2, [sp, #0]
 800f536:	429a      	cmp	r2, r3
 800f538:	d189      	bne.n	800f44e <_dtoa_r+0xabe>
 800f53a:	f10b 0b01 	add.w	fp, fp, #1
 800f53e:	2331      	movs	r3, #49	; 0x31
 800f540:	e796      	b.n	800f470 <_dtoa_r+0xae0>
 800f542:	4b0a      	ldr	r3, [pc, #40]	; (800f56c <_dtoa_r+0xbdc>)
 800f544:	f7ff ba99 	b.w	800ea7a <_dtoa_r+0xea>
 800f548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	f47f aa6d 	bne.w	800ea2a <_dtoa_r+0x9a>
 800f550:	4b07      	ldr	r3, [pc, #28]	; (800f570 <_dtoa_r+0xbe0>)
 800f552:	f7ff ba92 	b.w	800ea7a <_dtoa_r+0xea>
 800f556:	9b01      	ldr	r3, [sp, #4]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	dcb5      	bgt.n	800f4c8 <_dtoa_r+0xb38>
 800f55c:	9b07      	ldr	r3, [sp, #28]
 800f55e:	2b02      	cmp	r3, #2
 800f560:	f73f aeb1 	bgt.w	800f2c6 <_dtoa_r+0x936>
 800f564:	e7b0      	b.n	800f4c8 <_dtoa_r+0xb38>
 800f566:	bf00      	nop
 800f568:	0801412f 	.word	0x0801412f
 800f56c:	08014418 	.word	0x08014418
 800f570:	080140b3 	.word	0x080140b3

0800f574 <_free_r>:
 800f574:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f576:	2900      	cmp	r1, #0
 800f578:	d044      	beq.n	800f604 <_free_r+0x90>
 800f57a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f57e:	9001      	str	r0, [sp, #4]
 800f580:	2b00      	cmp	r3, #0
 800f582:	f1a1 0404 	sub.w	r4, r1, #4
 800f586:	bfb8      	it	lt
 800f588:	18e4      	addlt	r4, r4, r3
 800f58a:	f000 f8e7 	bl	800f75c <__malloc_lock>
 800f58e:	4a1e      	ldr	r2, [pc, #120]	; (800f608 <_free_r+0x94>)
 800f590:	9801      	ldr	r0, [sp, #4]
 800f592:	6813      	ldr	r3, [r2, #0]
 800f594:	b933      	cbnz	r3, 800f5a4 <_free_r+0x30>
 800f596:	6063      	str	r3, [r4, #4]
 800f598:	6014      	str	r4, [r2, #0]
 800f59a:	b003      	add	sp, #12
 800f59c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f5a0:	f000 b8e2 	b.w	800f768 <__malloc_unlock>
 800f5a4:	42a3      	cmp	r3, r4
 800f5a6:	d908      	bls.n	800f5ba <_free_r+0x46>
 800f5a8:	6825      	ldr	r5, [r4, #0]
 800f5aa:	1961      	adds	r1, r4, r5
 800f5ac:	428b      	cmp	r3, r1
 800f5ae:	bf01      	itttt	eq
 800f5b0:	6819      	ldreq	r1, [r3, #0]
 800f5b2:	685b      	ldreq	r3, [r3, #4]
 800f5b4:	1949      	addeq	r1, r1, r5
 800f5b6:	6021      	streq	r1, [r4, #0]
 800f5b8:	e7ed      	b.n	800f596 <_free_r+0x22>
 800f5ba:	461a      	mov	r2, r3
 800f5bc:	685b      	ldr	r3, [r3, #4]
 800f5be:	b10b      	cbz	r3, 800f5c4 <_free_r+0x50>
 800f5c0:	42a3      	cmp	r3, r4
 800f5c2:	d9fa      	bls.n	800f5ba <_free_r+0x46>
 800f5c4:	6811      	ldr	r1, [r2, #0]
 800f5c6:	1855      	adds	r5, r2, r1
 800f5c8:	42a5      	cmp	r5, r4
 800f5ca:	d10b      	bne.n	800f5e4 <_free_r+0x70>
 800f5cc:	6824      	ldr	r4, [r4, #0]
 800f5ce:	4421      	add	r1, r4
 800f5d0:	1854      	adds	r4, r2, r1
 800f5d2:	42a3      	cmp	r3, r4
 800f5d4:	6011      	str	r1, [r2, #0]
 800f5d6:	d1e0      	bne.n	800f59a <_free_r+0x26>
 800f5d8:	681c      	ldr	r4, [r3, #0]
 800f5da:	685b      	ldr	r3, [r3, #4]
 800f5dc:	6053      	str	r3, [r2, #4]
 800f5de:	440c      	add	r4, r1
 800f5e0:	6014      	str	r4, [r2, #0]
 800f5e2:	e7da      	b.n	800f59a <_free_r+0x26>
 800f5e4:	d902      	bls.n	800f5ec <_free_r+0x78>
 800f5e6:	230c      	movs	r3, #12
 800f5e8:	6003      	str	r3, [r0, #0]
 800f5ea:	e7d6      	b.n	800f59a <_free_r+0x26>
 800f5ec:	6825      	ldr	r5, [r4, #0]
 800f5ee:	1961      	adds	r1, r4, r5
 800f5f0:	428b      	cmp	r3, r1
 800f5f2:	bf04      	itt	eq
 800f5f4:	6819      	ldreq	r1, [r3, #0]
 800f5f6:	685b      	ldreq	r3, [r3, #4]
 800f5f8:	6063      	str	r3, [r4, #4]
 800f5fa:	bf04      	itt	eq
 800f5fc:	1949      	addeq	r1, r1, r5
 800f5fe:	6021      	streq	r1, [r4, #0]
 800f600:	6054      	str	r4, [r2, #4]
 800f602:	e7ca      	b.n	800f59a <_free_r+0x26>
 800f604:	b003      	add	sp, #12
 800f606:	bd30      	pop	{r4, r5, pc}
 800f608:	20008c68 	.word	0x20008c68

0800f60c <malloc>:
 800f60c:	4b02      	ldr	r3, [pc, #8]	; (800f618 <malloc+0xc>)
 800f60e:	4601      	mov	r1, r0
 800f610:	6818      	ldr	r0, [r3, #0]
 800f612:	f000 b823 	b.w	800f65c <_malloc_r>
 800f616:	bf00      	nop
 800f618:	20000130 	.word	0x20000130

0800f61c <sbrk_aligned>:
 800f61c:	b570      	push	{r4, r5, r6, lr}
 800f61e:	4e0e      	ldr	r6, [pc, #56]	; (800f658 <sbrk_aligned+0x3c>)
 800f620:	460c      	mov	r4, r1
 800f622:	6831      	ldr	r1, [r6, #0]
 800f624:	4605      	mov	r5, r0
 800f626:	b911      	cbnz	r1, 800f62e <sbrk_aligned+0x12>
 800f628:	f002 f9ae 	bl	8011988 <_sbrk_r>
 800f62c:	6030      	str	r0, [r6, #0]
 800f62e:	4621      	mov	r1, r4
 800f630:	4628      	mov	r0, r5
 800f632:	f002 f9a9 	bl	8011988 <_sbrk_r>
 800f636:	1c43      	adds	r3, r0, #1
 800f638:	d00a      	beq.n	800f650 <sbrk_aligned+0x34>
 800f63a:	1cc4      	adds	r4, r0, #3
 800f63c:	f024 0403 	bic.w	r4, r4, #3
 800f640:	42a0      	cmp	r0, r4
 800f642:	d007      	beq.n	800f654 <sbrk_aligned+0x38>
 800f644:	1a21      	subs	r1, r4, r0
 800f646:	4628      	mov	r0, r5
 800f648:	f002 f99e 	bl	8011988 <_sbrk_r>
 800f64c:	3001      	adds	r0, #1
 800f64e:	d101      	bne.n	800f654 <sbrk_aligned+0x38>
 800f650:	f04f 34ff 	mov.w	r4, #4294967295
 800f654:	4620      	mov	r0, r4
 800f656:	bd70      	pop	{r4, r5, r6, pc}
 800f658:	20008c6c 	.word	0x20008c6c

0800f65c <_malloc_r>:
 800f65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f660:	1ccd      	adds	r5, r1, #3
 800f662:	f025 0503 	bic.w	r5, r5, #3
 800f666:	3508      	adds	r5, #8
 800f668:	2d0c      	cmp	r5, #12
 800f66a:	bf38      	it	cc
 800f66c:	250c      	movcc	r5, #12
 800f66e:	2d00      	cmp	r5, #0
 800f670:	4607      	mov	r7, r0
 800f672:	db01      	blt.n	800f678 <_malloc_r+0x1c>
 800f674:	42a9      	cmp	r1, r5
 800f676:	d905      	bls.n	800f684 <_malloc_r+0x28>
 800f678:	230c      	movs	r3, #12
 800f67a:	603b      	str	r3, [r7, #0]
 800f67c:	2600      	movs	r6, #0
 800f67e:	4630      	mov	r0, r6
 800f680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f684:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f758 <_malloc_r+0xfc>
 800f688:	f000 f868 	bl	800f75c <__malloc_lock>
 800f68c:	f8d8 3000 	ldr.w	r3, [r8]
 800f690:	461c      	mov	r4, r3
 800f692:	bb5c      	cbnz	r4, 800f6ec <_malloc_r+0x90>
 800f694:	4629      	mov	r1, r5
 800f696:	4638      	mov	r0, r7
 800f698:	f7ff ffc0 	bl	800f61c <sbrk_aligned>
 800f69c:	1c43      	adds	r3, r0, #1
 800f69e:	4604      	mov	r4, r0
 800f6a0:	d155      	bne.n	800f74e <_malloc_r+0xf2>
 800f6a2:	f8d8 4000 	ldr.w	r4, [r8]
 800f6a6:	4626      	mov	r6, r4
 800f6a8:	2e00      	cmp	r6, #0
 800f6aa:	d145      	bne.n	800f738 <_malloc_r+0xdc>
 800f6ac:	2c00      	cmp	r4, #0
 800f6ae:	d048      	beq.n	800f742 <_malloc_r+0xe6>
 800f6b0:	6823      	ldr	r3, [r4, #0]
 800f6b2:	4631      	mov	r1, r6
 800f6b4:	4638      	mov	r0, r7
 800f6b6:	eb04 0903 	add.w	r9, r4, r3
 800f6ba:	f002 f965 	bl	8011988 <_sbrk_r>
 800f6be:	4581      	cmp	r9, r0
 800f6c0:	d13f      	bne.n	800f742 <_malloc_r+0xe6>
 800f6c2:	6821      	ldr	r1, [r4, #0]
 800f6c4:	1a6d      	subs	r5, r5, r1
 800f6c6:	4629      	mov	r1, r5
 800f6c8:	4638      	mov	r0, r7
 800f6ca:	f7ff ffa7 	bl	800f61c <sbrk_aligned>
 800f6ce:	3001      	adds	r0, #1
 800f6d0:	d037      	beq.n	800f742 <_malloc_r+0xe6>
 800f6d2:	6823      	ldr	r3, [r4, #0]
 800f6d4:	442b      	add	r3, r5
 800f6d6:	6023      	str	r3, [r4, #0]
 800f6d8:	f8d8 3000 	ldr.w	r3, [r8]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d038      	beq.n	800f752 <_malloc_r+0xf6>
 800f6e0:	685a      	ldr	r2, [r3, #4]
 800f6e2:	42a2      	cmp	r2, r4
 800f6e4:	d12b      	bne.n	800f73e <_malloc_r+0xe2>
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	605a      	str	r2, [r3, #4]
 800f6ea:	e00f      	b.n	800f70c <_malloc_r+0xb0>
 800f6ec:	6822      	ldr	r2, [r4, #0]
 800f6ee:	1b52      	subs	r2, r2, r5
 800f6f0:	d41f      	bmi.n	800f732 <_malloc_r+0xd6>
 800f6f2:	2a0b      	cmp	r2, #11
 800f6f4:	d917      	bls.n	800f726 <_malloc_r+0xca>
 800f6f6:	1961      	adds	r1, r4, r5
 800f6f8:	42a3      	cmp	r3, r4
 800f6fa:	6025      	str	r5, [r4, #0]
 800f6fc:	bf18      	it	ne
 800f6fe:	6059      	strne	r1, [r3, #4]
 800f700:	6863      	ldr	r3, [r4, #4]
 800f702:	bf08      	it	eq
 800f704:	f8c8 1000 	streq.w	r1, [r8]
 800f708:	5162      	str	r2, [r4, r5]
 800f70a:	604b      	str	r3, [r1, #4]
 800f70c:	4638      	mov	r0, r7
 800f70e:	f104 060b 	add.w	r6, r4, #11
 800f712:	f000 f829 	bl	800f768 <__malloc_unlock>
 800f716:	f026 0607 	bic.w	r6, r6, #7
 800f71a:	1d23      	adds	r3, r4, #4
 800f71c:	1af2      	subs	r2, r6, r3
 800f71e:	d0ae      	beq.n	800f67e <_malloc_r+0x22>
 800f720:	1b9b      	subs	r3, r3, r6
 800f722:	50a3      	str	r3, [r4, r2]
 800f724:	e7ab      	b.n	800f67e <_malloc_r+0x22>
 800f726:	42a3      	cmp	r3, r4
 800f728:	6862      	ldr	r2, [r4, #4]
 800f72a:	d1dd      	bne.n	800f6e8 <_malloc_r+0x8c>
 800f72c:	f8c8 2000 	str.w	r2, [r8]
 800f730:	e7ec      	b.n	800f70c <_malloc_r+0xb0>
 800f732:	4623      	mov	r3, r4
 800f734:	6864      	ldr	r4, [r4, #4]
 800f736:	e7ac      	b.n	800f692 <_malloc_r+0x36>
 800f738:	4634      	mov	r4, r6
 800f73a:	6876      	ldr	r6, [r6, #4]
 800f73c:	e7b4      	b.n	800f6a8 <_malloc_r+0x4c>
 800f73e:	4613      	mov	r3, r2
 800f740:	e7cc      	b.n	800f6dc <_malloc_r+0x80>
 800f742:	230c      	movs	r3, #12
 800f744:	603b      	str	r3, [r7, #0]
 800f746:	4638      	mov	r0, r7
 800f748:	f000 f80e 	bl	800f768 <__malloc_unlock>
 800f74c:	e797      	b.n	800f67e <_malloc_r+0x22>
 800f74e:	6025      	str	r5, [r4, #0]
 800f750:	e7dc      	b.n	800f70c <_malloc_r+0xb0>
 800f752:	605b      	str	r3, [r3, #4]
 800f754:	deff      	udf	#255	; 0xff
 800f756:	bf00      	nop
 800f758:	20008c68 	.word	0x20008c68

0800f75c <__malloc_lock>:
 800f75c:	4801      	ldr	r0, [pc, #4]	; (800f764 <__malloc_lock+0x8>)
 800f75e:	f7ff b870 	b.w	800e842 <__retarget_lock_acquire_recursive>
 800f762:	bf00      	nop
 800f764:	20008c64 	.word	0x20008c64

0800f768 <__malloc_unlock>:
 800f768:	4801      	ldr	r0, [pc, #4]	; (800f770 <__malloc_unlock+0x8>)
 800f76a:	f7ff b86b 	b.w	800e844 <__retarget_lock_release_recursive>
 800f76e:	bf00      	nop
 800f770:	20008c64 	.word	0x20008c64

0800f774 <_Balloc>:
 800f774:	b570      	push	{r4, r5, r6, lr}
 800f776:	69c6      	ldr	r6, [r0, #28]
 800f778:	4604      	mov	r4, r0
 800f77a:	460d      	mov	r5, r1
 800f77c:	b976      	cbnz	r6, 800f79c <_Balloc+0x28>
 800f77e:	2010      	movs	r0, #16
 800f780:	f7ff ff44 	bl	800f60c <malloc>
 800f784:	4602      	mov	r2, r0
 800f786:	61e0      	str	r0, [r4, #28]
 800f788:	b920      	cbnz	r0, 800f794 <_Balloc+0x20>
 800f78a:	4b18      	ldr	r3, [pc, #96]	; (800f7ec <_Balloc+0x78>)
 800f78c:	4818      	ldr	r0, [pc, #96]	; (800f7f0 <_Balloc+0x7c>)
 800f78e:	216b      	movs	r1, #107	; 0x6b
 800f790:	f002 f912 	bl	80119b8 <__assert_func>
 800f794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f798:	6006      	str	r6, [r0, #0]
 800f79a:	60c6      	str	r6, [r0, #12]
 800f79c:	69e6      	ldr	r6, [r4, #28]
 800f79e:	68f3      	ldr	r3, [r6, #12]
 800f7a0:	b183      	cbz	r3, 800f7c4 <_Balloc+0x50>
 800f7a2:	69e3      	ldr	r3, [r4, #28]
 800f7a4:	68db      	ldr	r3, [r3, #12]
 800f7a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f7aa:	b9b8      	cbnz	r0, 800f7dc <_Balloc+0x68>
 800f7ac:	2101      	movs	r1, #1
 800f7ae:	fa01 f605 	lsl.w	r6, r1, r5
 800f7b2:	1d72      	adds	r2, r6, #5
 800f7b4:	0092      	lsls	r2, r2, #2
 800f7b6:	4620      	mov	r0, r4
 800f7b8:	f002 f91c 	bl	80119f4 <_calloc_r>
 800f7bc:	b160      	cbz	r0, 800f7d8 <_Balloc+0x64>
 800f7be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f7c2:	e00e      	b.n	800f7e2 <_Balloc+0x6e>
 800f7c4:	2221      	movs	r2, #33	; 0x21
 800f7c6:	2104      	movs	r1, #4
 800f7c8:	4620      	mov	r0, r4
 800f7ca:	f002 f913 	bl	80119f4 <_calloc_r>
 800f7ce:	69e3      	ldr	r3, [r4, #28]
 800f7d0:	60f0      	str	r0, [r6, #12]
 800f7d2:	68db      	ldr	r3, [r3, #12]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d1e4      	bne.n	800f7a2 <_Balloc+0x2e>
 800f7d8:	2000      	movs	r0, #0
 800f7da:	bd70      	pop	{r4, r5, r6, pc}
 800f7dc:	6802      	ldr	r2, [r0, #0]
 800f7de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7e8:	e7f7      	b.n	800f7da <_Balloc+0x66>
 800f7ea:	bf00      	nop
 800f7ec:	080140c0 	.word	0x080140c0
 800f7f0:	08014140 	.word	0x08014140

0800f7f4 <_Bfree>:
 800f7f4:	b570      	push	{r4, r5, r6, lr}
 800f7f6:	69c6      	ldr	r6, [r0, #28]
 800f7f8:	4605      	mov	r5, r0
 800f7fa:	460c      	mov	r4, r1
 800f7fc:	b976      	cbnz	r6, 800f81c <_Bfree+0x28>
 800f7fe:	2010      	movs	r0, #16
 800f800:	f7ff ff04 	bl	800f60c <malloc>
 800f804:	4602      	mov	r2, r0
 800f806:	61e8      	str	r0, [r5, #28]
 800f808:	b920      	cbnz	r0, 800f814 <_Bfree+0x20>
 800f80a:	4b09      	ldr	r3, [pc, #36]	; (800f830 <_Bfree+0x3c>)
 800f80c:	4809      	ldr	r0, [pc, #36]	; (800f834 <_Bfree+0x40>)
 800f80e:	218f      	movs	r1, #143	; 0x8f
 800f810:	f002 f8d2 	bl	80119b8 <__assert_func>
 800f814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f818:	6006      	str	r6, [r0, #0]
 800f81a:	60c6      	str	r6, [r0, #12]
 800f81c:	b13c      	cbz	r4, 800f82e <_Bfree+0x3a>
 800f81e:	69eb      	ldr	r3, [r5, #28]
 800f820:	6862      	ldr	r2, [r4, #4]
 800f822:	68db      	ldr	r3, [r3, #12]
 800f824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f828:	6021      	str	r1, [r4, #0]
 800f82a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f82e:	bd70      	pop	{r4, r5, r6, pc}
 800f830:	080140c0 	.word	0x080140c0
 800f834:	08014140 	.word	0x08014140

0800f838 <__multadd>:
 800f838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f83c:	690d      	ldr	r5, [r1, #16]
 800f83e:	4607      	mov	r7, r0
 800f840:	460c      	mov	r4, r1
 800f842:	461e      	mov	r6, r3
 800f844:	f101 0c14 	add.w	ip, r1, #20
 800f848:	2000      	movs	r0, #0
 800f84a:	f8dc 3000 	ldr.w	r3, [ip]
 800f84e:	b299      	uxth	r1, r3
 800f850:	fb02 6101 	mla	r1, r2, r1, r6
 800f854:	0c1e      	lsrs	r6, r3, #16
 800f856:	0c0b      	lsrs	r3, r1, #16
 800f858:	fb02 3306 	mla	r3, r2, r6, r3
 800f85c:	b289      	uxth	r1, r1
 800f85e:	3001      	adds	r0, #1
 800f860:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f864:	4285      	cmp	r5, r0
 800f866:	f84c 1b04 	str.w	r1, [ip], #4
 800f86a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f86e:	dcec      	bgt.n	800f84a <__multadd+0x12>
 800f870:	b30e      	cbz	r6, 800f8b6 <__multadd+0x7e>
 800f872:	68a3      	ldr	r3, [r4, #8]
 800f874:	42ab      	cmp	r3, r5
 800f876:	dc19      	bgt.n	800f8ac <__multadd+0x74>
 800f878:	6861      	ldr	r1, [r4, #4]
 800f87a:	4638      	mov	r0, r7
 800f87c:	3101      	adds	r1, #1
 800f87e:	f7ff ff79 	bl	800f774 <_Balloc>
 800f882:	4680      	mov	r8, r0
 800f884:	b928      	cbnz	r0, 800f892 <__multadd+0x5a>
 800f886:	4602      	mov	r2, r0
 800f888:	4b0c      	ldr	r3, [pc, #48]	; (800f8bc <__multadd+0x84>)
 800f88a:	480d      	ldr	r0, [pc, #52]	; (800f8c0 <__multadd+0x88>)
 800f88c:	21ba      	movs	r1, #186	; 0xba
 800f88e:	f002 f893 	bl	80119b8 <__assert_func>
 800f892:	6922      	ldr	r2, [r4, #16]
 800f894:	3202      	adds	r2, #2
 800f896:	f104 010c 	add.w	r1, r4, #12
 800f89a:	0092      	lsls	r2, r2, #2
 800f89c:	300c      	adds	r0, #12
 800f89e:	f7fe ffda 	bl	800e856 <memcpy>
 800f8a2:	4621      	mov	r1, r4
 800f8a4:	4638      	mov	r0, r7
 800f8a6:	f7ff ffa5 	bl	800f7f4 <_Bfree>
 800f8aa:	4644      	mov	r4, r8
 800f8ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f8b0:	3501      	adds	r5, #1
 800f8b2:	615e      	str	r6, [r3, #20]
 800f8b4:	6125      	str	r5, [r4, #16]
 800f8b6:	4620      	mov	r0, r4
 800f8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8bc:	0801412f 	.word	0x0801412f
 800f8c0:	08014140 	.word	0x08014140

0800f8c4 <__s2b>:
 800f8c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8c8:	460c      	mov	r4, r1
 800f8ca:	4615      	mov	r5, r2
 800f8cc:	461f      	mov	r7, r3
 800f8ce:	2209      	movs	r2, #9
 800f8d0:	3308      	adds	r3, #8
 800f8d2:	4606      	mov	r6, r0
 800f8d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8d8:	2100      	movs	r1, #0
 800f8da:	2201      	movs	r2, #1
 800f8dc:	429a      	cmp	r2, r3
 800f8de:	db09      	blt.n	800f8f4 <__s2b+0x30>
 800f8e0:	4630      	mov	r0, r6
 800f8e2:	f7ff ff47 	bl	800f774 <_Balloc>
 800f8e6:	b940      	cbnz	r0, 800f8fa <__s2b+0x36>
 800f8e8:	4602      	mov	r2, r0
 800f8ea:	4b19      	ldr	r3, [pc, #100]	; (800f950 <__s2b+0x8c>)
 800f8ec:	4819      	ldr	r0, [pc, #100]	; (800f954 <__s2b+0x90>)
 800f8ee:	21d3      	movs	r1, #211	; 0xd3
 800f8f0:	f002 f862 	bl	80119b8 <__assert_func>
 800f8f4:	0052      	lsls	r2, r2, #1
 800f8f6:	3101      	adds	r1, #1
 800f8f8:	e7f0      	b.n	800f8dc <__s2b+0x18>
 800f8fa:	9b08      	ldr	r3, [sp, #32]
 800f8fc:	6143      	str	r3, [r0, #20]
 800f8fe:	2d09      	cmp	r5, #9
 800f900:	f04f 0301 	mov.w	r3, #1
 800f904:	6103      	str	r3, [r0, #16]
 800f906:	dd16      	ble.n	800f936 <__s2b+0x72>
 800f908:	f104 0909 	add.w	r9, r4, #9
 800f90c:	46c8      	mov	r8, r9
 800f90e:	442c      	add	r4, r5
 800f910:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f914:	4601      	mov	r1, r0
 800f916:	3b30      	subs	r3, #48	; 0x30
 800f918:	220a      	movs	r2, #10
 800f91a:	4630      	mov	r0, r6
 800f91c:	f7ff ff8c 	bl	800f838 <__multadd>
 800f920:	45a0      	cmp	r8, r4
 800f922:	d1f5      	bne.n	800f910 <__s2b+0x4c>
 800f924:	f1a5 0408 	sub.w	r4, r5, #8
 800f928:	444c      	add	r4, r9
 800f92a:	1b2d      	subs	r5, r5, r4
 800f92c:	1963      	adds	r3, r4, r5
 800f92e:	42bb      	cmp	r3, r7
 800f930:	db04      	blt.n	800f93c <__s2b+0x78>
 800f932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f936:	340a      	adds	r4, #10
 800f938:	2509      	movs	r5, #9
 800f93a:	e7f6      	b.n	800f92a <__s2b+0x66>
 800f93c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f940:	4601      	mov	r1, r0
 800f942:	3b30      	subs	r3, #48	; 0x30
 800f944:	220a      	movs	r2, #10
 800f946:	4630      	mov	r0, r6
 800f948:	f7ff ff76 	bl	800f838 <__multadd>
 800f94c:	e7ee      	b.n	800f92c <__s2b+0x68>
 800f94e:	bf00      	nop
 800f950:	0801412f 	.word	0x0801412f
 800f954:	08014140 	.word	0x08014140

0800f958 <__hi0bits>:
 800f958:	0c03      	lsrs	r3, r0, #16
 800f95a:	041b      	lsls	r3, r3, #16
 800f95c:	b9d3      	cbnz	r3, 800f994 <__hi0bits+0x3c>
 800f95e:	0400      	lsls	r0, r0, #16
 800f960:	2310      	movs	r3, #16
 800f962:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f966:	bf04      	itt	eq
 800f968:	0200      	lsleq	r0, r0, #8
 800f96a:	3308      	addeq	r3, #8
 800f96c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f970:	bf04      	itt	eq
 800f972:	0100      	lsleq	r0, r0, #4
 800f974:	3304      	addeq	r3, #4
 800f976:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f97a:	bf04      	itt	eq
 800f97c:	0080      	lsleq	r0, r0, #2
 800f97e:	3302      	addeq	r3, #2
 800f980:	2800      	cmp	r0, #0
 800f982:	db05      	blt.n	800f990 <__hi0bits+0x38>
 800f984:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f988:	f103 0301 	add.w	r3, r3, #1
 800f98c:	bf08      	it	eq
 800f98e:	2320      	moveq	r3, #32
 800f990:	4618      	mov	r0, r3
 800f992:	4770      	bx	lr
 800f994:	2300      	movs	r3, #0
 800f996:	e7e4      	b.n	800f962 <__hi0bits+0xa>

0800f998 <__lo0bits>:
 800f998:	6803      	ldr	r3, [r0, #0]
 800f99a:	f013 0207 	ands.w	r2, r3, #7
 800f99e:	d00c      	beq.n	800f9ba <__lo0bits+0x22>
 800f9a0:	07d9      	lsls	r1, r3, #31
 800f9a2:	d422      	bmi.n	800f9ea <__lo0bits+0x52>
 800f9a4:	079a      	lsls	r2, r3, #30
 800f9a6:	bf49      	itett	mi
 800f9a8:	085b      	lsrmi	r3, r3, #1
 800f9aa:	089b      	lsrpl	r3, r3, #2
 800f9ac:	6003      	strmi	r3, [r0, #0]
 800f9ae:	2201      	movmi	r2, #1
 800f9b0:	bf5c      	itt	pl
 800f9b2:	6003      	strpl	r3, [r0, #0]
 800f9b4:	2202      	movpl	r2, #2
 800f9b6:	4610      	mov	r0, r2
 800f9b8:	4770      	bx	lr
 800f9ba:	b299      	uxth	r1, r3
 800f9bc:	b909      	cbnz	r1, 800f9c2 <__lo0bits+0x2a>
 800f9be:	0c1b      	lsrs	r3, r3, #16
 800f9c0:	2210      	movs	r2, #16
 800f9c2:	b2d9      	uxtb	r1, r3
 800f9c4:	b909      	cbnz	r1, 800f9ca <__lo0bits+0x32>
 800f9c6:	3208      	adds	r2, #8
 800f9c8:	0a1b      	lsrs	r3, r3, #8
 800f9ca:	0719      	lsls	r1, r3, #28
 800f9cc:	bf04      	itt	eq
 800f9ce:	091b      	lsreq	r3, r3, #4
 800f9d0:	3204      	addeq	r2, #4
 800f9d2:	0799      	lsls	r1, r3, #30
 800f9d4:	bf04      	itt	eq
 800f9d6:	089b      	lsreq	r3, r3, #2
 800f9d8:	3202      	addeq	r2, #2
 800f9da:	07d9      	lsls	r1, r3, #31
 800f9dc:	d403      	bmi.n	800f9e6 <__lo0bits+0x4e>
 800f9de:	085b      	lsrs	r3, r3, #1
 800f9e0:	f102 0201 	add.w	r2, r2, #1
 800f9e4:	d003      	beq.n	800f9ee <__lo0bits+0x56>
 800f9e6:	6003      	str	r3, [r0, #0]
 800f9e8:	e7e5      	b.n	800f9b6 <__lo0bits+0x1e>
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	e7e3      	b.n	800f9b6 <__lo0bits+0x1e>
 800f9ee:	2220      	movs	r2, #32
 800f9f0:	e7e1      	b.n	800f9b6 <__lo0bits+0x1e>
	...

0800f9f4 <__i2b>:
 800f9f4:	b510      	push	{r4, lr}
 800f9f6:	460c      	mov	r4, r1
 800f9f8:	2101      	movs	r1, #1
 800f9fa:	f7ff febb 	bl	800f774 <_Balloc>
 800f9fe:	4602      	mov	r2, r0
 800fa00:	b928      	cbnz	r0, 800fa0e <__i2b+0x1a>
 800fa02:	4b05      	ldr	r3, [pc, #20]	; (800fa18 <__i2b+0x24>)
 800fa04:	4805      	ldr	r0, [pc, #20]	; (800fa1c <__i2b+0x28>)
 800fa06:	f240 1145 	movw	r1, #325	; 0x145
 800fa0a:	f001 ffd5 	bl	80119b8 <__assert_func>
 800fa0e:	2301      	movs	r3, #1
 800fa10:	6144      	str	r4, [r0, #20]
 800fa12:	6103      	str	r3, [r0, #16]
 800fa14:	bd10      	pop	{r4, pc}
 800fa16:	bf00      	nop
 800fa18:	0801412f 	.word	0x0801412f
 800fa1c:	08014140 	.word	0x08014140

0800fa20 <__multiply>:
 800fa20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa24:	4691      	mov	r9, r2
 800fa26:	690a      	ldr	r2, [r1, #16]
 800fa28:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fa2c:	429a      	cmp	r2, r3
 800fa2e:	bfb8      	it	lt
 800fa30:	460b      	movlt	r3, r1
 800fa32:	460c      	mov	r4, r1
 800fa34:	bfbc      	itt	lt
 800fa36:	464c      	movlt	r4, r9
 800fa38:	4699      	movlt	r9, r3
 800fa3a:	6927      	ldr	r7, [r4, #16]
 800fa3c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fa40:	68a3      	ldr	r3, [r4, #8]
 800fa42:	6861      	ldr	r1, [r4, #4]
 800fa44:	eb07 060a 	add.w	r6, r7, sl
 800fa48:	42b3      	cmp	r3, r6
 800fa4a:	b085      	sub	sp, #20
 800fa4c:	bfb8      	it	lt
 800fa4e:	3101      	addlt	r1, #1
 800fa50:	f7ff fe90 	bl	800f774 <_Balloc>
 800fa54:	b930      	cbnz	r0, 800fa64 <__multiply+0x44>
 800fa56:	4602      	mov	r2, r0
 800fa58:	4b44      	ldr	r3, [pc, #272]	; (800fb6c <__multiply+0x14c>)
 800fa5a:	4845      	ldr	r0, [pc, #276]	; (800fb70 <__multiply+0x150>)
 800fa5c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800fa60:	f001 ffaa 	bl	80119b8 <__assert_func>
 800fa64:	f100 0514 	add.w	r5, r0, #20
 800fa68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fa6c:	462b      	mov	r3, r5
 800fa6e:	2200      	movs	r2, #0
 800fa70:	4543      	cmp	r3, r8
 800fa72:	d321      	bcc.n	800fab8 <__multiply+0x98>
 800fa74:	f104 0314 	add.w	r3, r4, #20
 800fa78:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800fa7c:	f109 0314 	add.w	r3, r9, #20
 800fa80:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800fa84:	9202      	str	r2, [sp, #8]
 800fa86:	1b3a      	subs	r2, r7, r4
 800fa88:	3a15      	subs	r2, #21
 800fa8a:	f022 0203 	bic.w	r2, r2, #3
 800fa8e:	3204      	adds	r2, #4
 800fa90:	f104 0115 	add.w	r1, r4, #21
 800fa94:	428f      	cmp	r7, r1
 800fa96:	bf38      	it	cc
 800fa98:	2204      	movcc	r2, #4
 800fa9a:	9201      	str	r2, [sp, #4]
 800fa9c:	9a02      	ldr	r2, [sp, #8]
 800fa9e:	9303      	str	r3, [sp, #12]
 800faa0:	429a      	cmp	r2, r3
 800faa2:	d80c      	bhi.n	800fabe <__multiply+0x9e>
 800faa4:	2e00      	cmp	r6, #0
 800faa6:	dd03      	ble.n	800fab0 <__multiply+0x90>
 800faa8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800faac:	2b00      	cmp	r3, #0
 800faae:	d05b      	beq.n	800fb68 <__multiply+0x148>
 800fab0:	6106      	str	r6, [r0, #16]
 800fab2:	b005      	add	sp, #20
 800fab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab8:	f843 2b04 	str.w	r2, [r3], #4
 800fabc:	e7d8      	b.n	800fa70 <__multiply+0x50>
 800fabe:	f8b3 a000 	ldrh.w	sl, [r3]
 800fac2:	f1ba 0f00 	cmp.w	sl, #0
 800fac6:	d024      	beq.n	800fb12 <__multiply+0xf2>
 800fac8:	f104 0e14 	add.w	lr, r4, #20
 800facc:	46a9      	mov	r9, r5
 800face:	f04f 0c00 	mov.w	ip, #0
 800fad2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800fad6:	f8d9 1000 	ldr.w	r1, [r9]
 800fada:	fa1f fb82 	uxth.w	fp, r2
 800fade:	b289      	uxth	r1, r1
 800fae0:	fb0a 110b 	mla	r1, sl, fp, r1
 800fae4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fae8:	f8d9 2000 	ldr.w	r2, [r9]
 800faec:	4461      	add	r1, ip
 800faee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800faf2:	fb0a c20b 	mla	r2, sl, fp, ip
 800faf6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fafa:	b289      	uxth	r1, r1
 800fafc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fb00:	4577      	cmp	r7, lr
 800fb02:	f849 1b04 	str.w	r1, [r9], #4
 800fb06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fb0a:	d8e2      	bhi.n	800fad2 <__multiply+0xb2>
 800fb0c:	9a01      	ldr	r2, [sp, #4]
 800fb0e:	f845 c002 	str.w	ip, [r5, r2]
 800fb12:	9a03      	ldr	r2, [sp, #12]
 800fb14:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fb18:	3304      	adds	r3, #4
 800fb1a:	f1b9 0f00 	cmp.w	r9, #0
 800fb1e:	d021      	beq.n	800fb64 <__multiply+0x144>
 800fb20:	6829      	ldr	r1, [r5, #0]
 800fb22:	f104 0c14 	add.w	ip, r4, #20
 800fb26:	46ae      	mov	lr, r5
 800fb28:	f04f 0a00 	mov.w	sl, #0
 800fb2c:	f8bc b000 	ldrh.w	fp, [ip]
 800fb30:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800fb34:	fb09 220b 	mla	r2, r9, fp, r2
 800fb38:	4452      	add	r2, sl
 800fb3a:	b289      	uxth	r1, r1
 800fb3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fb40:	f84e 1b04 	str.w	r1, [lr], #4
 800fb44:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fb48:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fb4c:	f8be 1000 	ldrh.w	r1, [lr]
 800fb50:	fb09 110a 	mla	r1, r9, sl, r1
 800fb54:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800fb58:	4567      	cmp	r7, ip
 800fb5a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fb5e:	d8e5      	bhi.n	800fb2c <__multiply+0x10c>
 800fb60:	9a01      	ldr	r2, [sp, #4]
 800fb62:	50a9      	str	r1, [r5, r2]
 800fb64:	3504      	adds	r5, #4
 800fb66:	e799      	b.n	800fa9c <__multiply+0x7c>
 800fb68:	3e01      	subs	r6, #1
 800fb6a:	e79b      	b.n	800faa4 <__multiply+0x84>
 800fb6c:	0801412f 	.word	0x0801412f
 800fb70:	08014140 	.word	0x08014140

0800fb74 <__pow5mult>:
 800fb74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb78:	4615      	mov	r5, r2
 800fb7a:	f012 0203 	ands.w	r2, r2, #3
 800fb7e:	4606      	mov	r6, r0
 800fb80:	460f      	mov	r7, r1
 800fb82:	d007      	beq.n	800fb94 <__pow5mult+0x20>
 800fb84:	4c25      	ldr	r4, [pc, #148]	; (800fc1c <__pow5mult+0xa8>)
 800fb86:	3a01      	subs	r2, #1
 800fb88:	2300      	movs	r3, #0
 800fb8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb8e:	f7ff fe53 	bl	800f838 <__multadd>
 800fb92:	4607      	mov	r7, r0
 800fb94:	10ad      	asrs	r5, r5, #2
 800fb96:	d03d      	beq.n	800fc14 <__pow5mult+0xa0>
 800fb98:	69f4      	ldr	r4, [r6, #28]
 800fb9a:	b97c      	cbnz	r4, 800fbbc <__pow5mult+0x48>
 800fb9c:	2010      	movs	r0, #16
 800fb9e:	f7ff fd35 	bl	800f60c <malloc>
 800fba2:	4602      	mov	r2, r0
 800fba4:	61f0      	str	r0, [r6, #28]
 800fba6:	b928      	cbnz	r0, 800fbb4 <__pow5mult+0x40>
 800fba8:	4b1d      	ldr	r3, [pc, #116]	; (800fc20 <__pow5mult+0xac>)
 800fbaa:	481e      	ldr	r0, [pc, #120]	; (800fc24 <__pow5mult+0xb0>)
 800fbac:	f240 11b3 	movw	r1, #435	; 0x1b3
 800fbb0:	f001 ff02 	bl	80119b8 <__assert_func>
 800fbb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fbb8:	6004      	str	r4, [r0, #0]
 800fbba:	60c4      	str	r4, [r0, #12]
 800fbbc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800fbc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fbc4:	b94c      	cbnz	r4, 800fbda <__pow5mult+0x66>
 800fbc6:	f240 2171 	movw	r1, #625	; 0x271
 800fbca:	4630      	mov	r0, r6
 800fbcc:	f7ff ff12 	bl	800f9f4 <__i2b>
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	f8c8 0008 	str.w	r0, [r8, #8]
 800fbd6:	4604      	mov	r4, r0
 800fbd8:	6003      	str	r3, [r0, #0]
 800fbda:	f04f 0900 	mov.w	r9, #0
 800fbde:	07eb      	lsls	r3, r5, #31
 800fbe0:	d50a      	bpl.n	800fbf8 <__pow5mult+0x84>
 800fbe2:	4639      	mov	r1, r7
 800fbe4:	4622      	mov	r2, r4
 800fbe6:	4630      	mov	r0, r6
 800fbe8:	f7ff ff1a 	bl	800fa20 <__multiply>
 800fbec:	4639      	mov	r1, r7
 800fbee:	4680      	mov	r8, r0
 800fbf0:	4630      	mov	r0, r6
 800fbf2:	f7ff fdff 	bl	800f7f4 <_Bfree>
 800fbf6:	4647      	mov	r7, r8
 800fbf8:	106d      	asrs	r5, r5, #1
 800fbfa:	d00b      	beq.n	800fc14 <__pow5mult+0xa0>
 800fbfc:	6820      	ldr	r0, [r4, #0]
 800fbfe:	b938      	cbnz	r0, 800fc10 <__pow5mult+0x9c>
 800fc00:	4622      	mov	r2, r4
 800fc02:	4621      	mov	r1, r4
 800fc04:	4630      	mov	r0, r6
 800fc06:	f7ff ff0b 	bl	800fa20 <__multiply>
 800fc0a:	6020      	str	r0, [r4, #0]
 800fc0c:	f8c0 9000 	str.w	r9, [r0]
 800fc10:	4604      	mov	r4, r0
 800fc12:	e7e4      	b.n	800fbde <__pow5mult+0x6a>
 800fc14:	4638      	mov	r0, r7
 800fc16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc1a:	bf00      	nop
 800fc1c:	08014290 	.word	0x08014290
 800fc20:	080140c0 	.word	0x080140c0
 800fc24:	08014140 	.word	0x08014140

0800fc28 <__lshift>:
 800fc28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc2c:	460c      	mov	r4, r1
 800fc2e:	6849      	ldr	r1, [r1, #4]
 800fc30:	6923      	ldr	r3, [r4, #16]
 800fc32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fc36:	68a3      	ldr	r3, [r4, #8]
 800fc38:	4607      	mov	r7, r0
 800fc3a:	4691      	mov	r9, r2
 800fc3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fc40:	f108 0601 	add.w	r6, r8, #1
 800fc44:	42b3      	cmp	r3, r6
 800fc46:	db0b      	blt.n	800fc60 <__lshift+0x38>
 800fc48:	4638      	mov	r0, r7
 800fc4a:	f7ff fd93 	bl	800f774 <_Balloc>
 800fc4e:	4605      	mov	r5, r0
 800fc50:	b948      	cbnz	r0, 800fc66 <__lshift+0x3e>
 800fc52:	4602      	mov	r2, r0
 800fc54:	4b28      	ldr	r3, [pc, #160]	; (800fcf8 <__lshift+0xd0>)
 800fc56:	4829      	ldr	r0, [pc, #164]	; (800fcfc <__lshift+0xd4>)
 800fc58:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800fc5c:	f001 feac 	bl	80119b8 <__assert_func>
 800fc60:	3101      	adds	r1, #1
 800fc62:	005b      	lsls	r3, r3, #1
 800fc64:	e7ee      	b.n	800fc44 <__lshift+0x1c>
 800fc66:	2300      	movs	r3, #0
 800fc68:	f100 0114 	add.w	r1, r0, #20
 800fc6c:	f100 0210 	add.w	r2, r0, #16
 800fc70:	4618      	mov	r0, r3
 800fc72:	4553      	cmp	r3, sl
 800fc74:	db33      	blt.n	800fcde <__lshift+0xb6>
 800fc76:	6920      	ldr	r0, [r4, #16]
 800fc78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fc7c:	f104 0314 	add.w	r3, r4, #20
 800fc80:	f019 091f 	ands.w	r9, r9, #31
 800fc84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc8c:	d02b      	beq.n	800fce6 <__lshift+0xbe>
 800fc8e:	f1c9 0e20 	rsb	lr, r9, #32
 800fc92:	468a      	mov	sl, r1
 800fc94:	2200      	movs	r2, #0
 800fc96:	6818      	ldr	r0, [r3, #0]
 800fc98:	fa00 f009 	lsl.w	r0, r0, r9
 800fc9c:	4310      	orrs	r0, r2
 800fc9e:	f84a 0b04 	str.w	r0, [sl], #4
 800fca2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fca6:	459c      	cmp	ip, r3
 800fca8:	fa22 f20e 	lsr.w	r2, r2, lr
 800fcac:	d8f3      	bhi.n	800fc96 <__lshift+0x6e>
 800fcae:	ebac 0304 	sub.w	r3, ip, r4
 800fcb2:	3b15      	subs	r3, #21
 800fcb4:	f023 0303 	bic.w	r3, r3, #3
 800fcb8:	3304      	adds	r3, #4
 800fcba:	f104 0015 	add.w	r0, r4, #21
 800fcbe:	4584      	cmp	ip, r0
 800fcc0:	bf38      	it	cc
 800fcc2:	2304      	movcc	r3, #4
 800fcc4:	50ca      	str	r2, [r1, r3]
 800fcc6:	b10a      	cbz	r2, 800fccc <__lshift+0xa4>
 800fcc8:	f108 0602 	add.w	r6, r8, #2
 800fccc:	3e01      	subs	r6, #1
 800fcce:	4638      	mov	r0, r7
 800fcd0:	612e      	str	r6, [r5, #16]
 800fcd2:	4621      	mov	r1, r4
 800fcd4:	f7ff fd8e 	bl	800f7f4 <_Bfree>
 800fcd8:	4628      	mov	r0, r5
 800fcda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcde:	f842 0f04 	str.w	r0, [r2, #4]!
 800fce2:	3301      	adds	r3, #1
 800fce4:	e7c5      	b.n	800fc72 <__lshift+0x4a>
 800fce6:	3904      	subs	r1, #4
 800fce8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcec:	f841 2f04 	str.w	r2, [r1, #4]!
 800fcf0:	459c      	cmp	ip, r3
 800fcf2:	d8f9      	bhi.n	800fce8 <__lshift+0xc0>
 800fcf4:	e7ea      	b.n	800fccc <__lshift+0xa4>
 800fcf6:	bf00      	nop
 800fcf8:	0801412f 	.word	0x0801412f
 800fcfc:	08014140 	.word	0x08014140

0800fd00 <__mcmp>:
 800fd00:	b530      	push	{r4, r5, lr}
 800fd02:	6902      	ldr	r2, [r0, #16]
 800fd04:	690c      	ldr	r4, [r1, #16]
 800fd06:	1b12      	subs	r2, r2, r4
 800fd08:	d10e      	bne.n	800fd28 <__mcmp+0x28>
 800fd0a:	f100 0314 	add.w	r3, r0, #20
 800fd0e:	3114      	adds	r1, #20
 800fd10:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fd14:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fd18:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fd1c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fd20:	42a5      	cmp	r5, r4
 800fd22:	d003      	beq.n	800fd2c <__mcmp+0x2c>
 800fd24:	d305      	bcc.n	800fd32 <__mcmp+0x32>
 800fd26:	2201      	movs	r2, #1
 800fd28:	4610      	mov	r0, r2
 800fd2a:	bd30      	pop	{r4, r5, pc}
 800fd2c:	4283      	cmp	r3, r0
 800fd2e:	d3f3      	bcc.n	800fd18 <__mcmp+0x18>
 800fd30:	e7fa      	b.n	800fd28 <__mcmp+0x28>
 800fd32:	f04f 32ff 	mov.w	r2, #4294967295
 800fd36:	e7f7      	b.n	800fd28 <__mcmp+0x28>

0800fd38 <__mdiff>:
 800fd38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd3c:	460c      	mov	r4, r1
 800fd3e:	4606      	mov	r6, r0
 800fd40:	4611      	mov	r1, r2
 800fd42:	4620      	mov	r0, r4
 800fd44:	4690      	mov	r8, r2
 800fd46:	f7ff ffdb 	bl	800fd00 <__mcmp>
 800fd4a:	1e05      	subs	r5, r0, #0
 800fd4c:	d110      	bne.n	800fd70 <__mdiff+0x38>
 800fd4e:	4629      	mov	r1, r5
 800fd50:	4630      	mov	r0, r6
 800fd52:	f7ff fd0f 	bl	800f774 <_Balloc>
 800fd56:	b930      	cbnz	r0, 800fd66 <__mdiff+0x2e>
 800fd58:	4b3a      	ldr	r3, [pc, #232]	; (800fe44 <__mdiff+0x10c>)
 800fd5a:	4602      	mov	r2, r0
 800fd5c:	f240 2137 	movw	r1, #567	; 0x237
 800fd60:	4839      	ldr	r0, [pc, #228]	; (800fe48 <__mdiff+0x110>)
 800fd62:	f001 fe29 	bl	80119b8 <__assert_func>
 800fd66:	2301      	movs	r3, #1
 800fd68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fd6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd70:	bfa4      	itt	ge
 800fd72:	4643      	movge	r3, r8
 800fd74:	46a0      	movge	r8, r4
 800fd76:	4630      	mov	r0, r6
 800fd78:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fd7c:	bfa6      	itte	ge
 800fd7e:	461c      	movge	r4, r3
 800fd80:	2500      	movge	r5, #0
 800fd82:	2501      	movlt	r5, #1
 800fd84:	f7ff fcf6 	bl	800f774 <_Balloc>
 800fd88:	b920      	cbnz	r0, 800fd94 <__mdiff+0x5c>
 800fd8a:	4b2e      	ldr	r3, [pc, #184]	; (800fe44 <__mdiff+0x10c>)
 800fd8c:	4602      	mov	r2, r0
 800fd8e:	f240 2145 	movw	r1, #581	; 0x245
 800fd92:	e7e5      	b.n	800fd60 <__mdiff+0x28>
 800fd94:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fd98:	6926      	ldr	r6, [r4, #16]
 800fd9a:	60c5      	str	r5, [r0, #12]
 800fd9c:	f104 0914 	add.w	r9, r4, #20
 800fda0:	f108 0514 	add.w	r5, r8, #20
 800fda4:	f100 0e14 	add.w	lr, r0, #20
 800fda8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fdac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fdb0:	f108 0210 	add.w	r2, r8, #16
 800fdb4:	46f2      	mov	sl, lr
 800fdb6:	2100      	movs	r1, #0
 800fdb8:	f859 3b04 	ldr.w	r3, [r9], #4
 800fdbc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fdc0:	fa11 f88b 	uxtah	r8, r1, fp
 800fdc4:	b299      	uxth	r1, r3
 800fdc6:	0c1b      	lsrs	r3, r3, #16
 800fdc8:	eba8 0801 	sub.w	r8, r8, r1
 800fdcc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fdd0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fdd4:	fa1f f888 	uxth.w	r8, r8
 800fdd8:	1419      	asrs	r1, r3, #16
 800fdda:	454e      	cmp	r6, r9
 800fddc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fde0:	f84a 3b04 	str.w	r3, [sl], #4
 800fde4:	d8e8      	bhi.n	800fdb8 <__mdiff+0x80>
 800fde6:	1b33      	subs	r3, r6, r4
 800fde8:	3b15      	subs	r3, #21
 800fdea:	f023 0303 	bic.w	r3, r3, #3
 800fdee:	3304      	adds	r3, #4
 800fdf0:	3415      	adds	r4, #21
 800fdf2:	42a6      	cmp	r6, r4
 800fdf4:	bf38      	it	cc
 800fdf6:	2304      	movcc	r3, #4
 800fdf8:	441d      	add	r5, r3
 800fdfa:	4473      	add	r3, lr
 800fdfc:	469e      	mov	lr, r3
 800fdfe:	462e      	mov	r6, r5
 800fe00:	4566      	cmp	r6, ip
 800fe02:	d30e      	bcc.n	800fe22 <__mdiff+0xea>
 800fe04:	f10c 0203 	add.w	r2, ip, #3
 800fe08:	1b52      	subs	r2, r2, r5
 800fe0a:	f022 0203 	bic.w	r2, r2, #3
 800fe0e:	3d03      	subs	r5, #3
 800fe10:	45ac      	cmp	ip, r5
 800fe12:	bf38      	it	cc
 800fe14:	2200      	movcc	r2, #0
 800fe16:	4413      	add	r3, r2
 800fe18:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fe1c:	b17a      	cbz	r2, 800fe3e <__mdiff+0x106>
 800fe1e:	6107      	str	r7, [r0, #16]
 800fe20:	e7a4      	b.n	800fd6c <__mdiff+0x34>
 800fe22:	f856 8b04 	ldr.w	r8, [r6], #4
 800fe26:	fa11 f288 	uxtah	r2, r1, r8
 800fe2a:	1414      	asrs	r4, r2, #16
 800fe2c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fe30:	b292      	uxth	r2, r2
 800fe32:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fe36:	f84e 2b04 	str.w	r2, [lr], #4
 800fe3a:	1421      	asrs	r1, r4, #16
 800fe3c:	e7e0      	b.n	800fe00 <__mdiff+0xc8>
 800fe3e:	3f01      	subs	r7, #1
 800fe40:	e7ea      	b.n	800fe18 <__mdiff+0xe0>
 800fe42:	bf00      	nop
 800fe44:	0801412f 	.word	0x0801412f
 800fe48:	08014140 	.word	0x08014140

0800fe4c <__ulp>:
 800fe4c:	b082      	sub	sp, #8
 800fe4e:	ed8d 0b00 	vstr	d0, [sp]
 800fe52:	9a01      	ldr	r2, [sp, #4]
 800fe54:	4b0f      	ldr	r3, [pc, #60]	; (800fe94 <__ulp+0x48>)
 800fe56:	4013      	ands	r3, r2
 800fe58:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	dc08      	bgt.n	800fe72 <__ulp+0x26>
 800fe60:	425b      	negs	r3, r3
 800fe62:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800fe66:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fe6a:	da04      	bge.n	800fe76 <__ulp+0x2a>
 800fe6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800fe70:	4113      	asrs	r3, r2
 800fe72:	2200      	movs	r2, #0
 800fe74:	e008      	b.n	800fe88 <__ulp+0x3c>
 800fe76:	f1a2 0314 	sub.w	r3, r2, #20
 800fe7a:	2b1e      	cmp	r3, #30
 800fe7c:	bfda      	itte	le
 800fe7e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800fe82:	40da      	lsrle	r2, r3
 800fe84:	2201      	movgt	r2, #1
 800fe86:	2300      	movs	r3, #0
 800fe88:	4619      	mov	r1, r3
 800fe8a:	4610      	mov	r0, r2
 800fe8c:	ec41 0b10 	vmov	d0, r0, r1
 800fe90:	b002      	add	sp, #8
 800fe92:	4770      	bx	lr
 800fe94:	7ff00000 	.word	0x7ff00000

0800fe98 <__b2d>:
 800fe98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe9c:	6906      	ldr	r6, [r0, #16]
 800fe9e:	f100 0814 	add.w	r8, r0, #20
 800fea2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800fea6:	1f37      	subs	r7, r6, #4
 800fea8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800feac:	4610      	mov	r0, r2
 800feae:	f7ff fd53 	bl	800f958 <__hi0bits>
 800feb2:	f1c0 0320 	rsb	r3, r0, #32
 800feb6:	280a      	cmp	r0, #10
 800feb8:	600b      	str	r3, [r1, #0]
 800feba:	491b      	ldr	r1, [pc, #108]	; (800ff28 <__b2d+0x90>)
 800febc:	dc15      	bgt.n	800feea <__b2d+0x52>
 800febe:	f1c0 0c0b 	rsb	ip, r0, #11
 800fec2:	fa22 f30c 	lsr.w	r3, r2, ip
 800fec6:	45b8      	cmp	r8, r7
 800fec8:	ea43 0501 	orr.w	r5, r3, r1
 800fecc:	bf34      	ite	cc
 800fece:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fed2:	2300      	movcs	r3, #0
 800fed4:	3015      	adds	r0, #21
 800fed6:	fa02 f000 	lsl.w	r0, r2, r0
 800feda:	fa23 f30c 	lsr.w	r3, r3, ip
 800fede:	4303      	orrs	r3, r0
 800fee0:	461c      	mov	r4, r3
 800fee2:	ec45 4b10 	vmov	d0, r4, r5
 800fee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800feea:	45b8      	cmp	r8, r7
 800feec:	bf3a      	itte	cc
 800feee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fef2:	f1a6 0708 	subcc.w	r7, r6, #8
 800fef6:	2300      	movcs	r3, #0
 800fef8:	380b      	subs	r0, #11
 800fefa:	d012      	beq.n	800ff22 <__b2d+0x8a>
 800fefc:	f1c0 0120 	rsb	r1, r0, #32
 800ff00:	fa23 f401 	lsr.w	r4, r3, r1
 800ff04:	4082      	lsls	r2, r0
 800ff06:	4322      	orrs	r2, r4
 800ff08:	4547      	cmp	r7, r8
 800ff0a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ff0e:	bf8c      	ite	hi
 800ff10:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ff14:	2200      	movls	r2, #0
 800ff16:	4083      	lsls	r3, r0
 800ff18:	40ca      	lsrs	r2, r1
 800ff1a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ff1e:	4313      	orrs	r3, r2
 800ff20:	e7de      	b.n	800fee0 <__b2d+0x48>
 800ff22:	ea42 0501 	orr.w	r5, r2, r1
 800ff26:	e7db      	b.n	800fee0 <__b2d+0x48>
 800ff28:	3ff00000 	.word	0x3ff00000

0800ff2c <__d2b>:
 800ff2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ff30:	460f      	mov	r7, r1
 800ff32:	2101      	movs	r1, #1
 800ff34:	ec59 8b10 	vmov	r8, r9, d0
 800ff38:	4616      	mov	r6, r2
 800ff3a:	f7ff fc1b 	bl	800f774 <_Balloc>
 800ff3e:	4604      	mov	r4, r0
 800ff40:	b930      	cbnz	r0, 800ff50 <__d2b+0x24>
 800ff42:	4602      	mov	r2, r0
 800ff44:	4b24      	ldr	r3, [pc, #144]	; (800ffd8 <__d2b+0xac>)
 800ff46:	4825      	ldr	r0, [pc, #148]	; (800ffdc <__d2b+0xb0>)
 800ff48:	f240 310f 	movw	r1, #783	; 0x30f
 800ff4c:	f001 fd34 	bl	80119b8 <__assert_func>
 800ff50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ff54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ff58:	bb2d      	cbnz	r5, 800ffa6 <__d2b+0x7a>
 800ff5a:	9301      	str	r3, [sp, #4]
 800ff5c:	f1b8 0300 	subs.w	r3, r8, #0
 800ff60:	d026      	beq.n	800ffb0 <__d2b+0x84>
 800ff62:	4668      	mov	r0, sp
 800ff64:	9300      	str	r3, [sp, #0]
 800ff66:	f7ff fd17 	bl	800f998 <__lo0bits>
 800ff6a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ff6e:	b1e8      	cbz	r0, 800ffac <__d2b+0x80>
 800ff70:	f1c0 0320 	rsb	r3, r0, #32
 800ff74:	fa02 f303 	lsl.w	r3, r2, r3
 800ff78:	430b      	orrs	r3, r1
 800ff7a:	40c2      	lsrs	r2, r0
 800ff7c:	6163      	str	r3, [r4, #20]
 800ff7e:	9201      	str	r2, [sp, #4]
 800ff80:	9b01      	ldr	r3, [sp, #4]
 800ff82:	61a3      	str	r3, [r4, #24]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	bf14      	ite	ne
 800ff88:	2202      	movne	r2, #2
 800ff8a:	2201      	moveq	r2, #1
 800ff8c:	6122      	str	r2, [r4, #16]
 800ff8e:	b1bd      	cbz	r5, 800ffc0 <__d2b+0x94>
 800ff90:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ff94:	4405      	add	r5, r0
 800ff96:	603d      	str	r5, [r7, #0]
 800ff98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ff9c:	6030      	str	r0, [r6, #0]
 800ff9e:	4620      	mov	r0, r4
 800ffa0:	b003      	add	sp, #12
 800ffa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ffa6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ffaa:	e7d6      	b.n	800ff5a <__d2b+0x2e>
 800ffac:	6161      	str	r1, [r4, #20]
 800ffae:	e7e7      	b.n	800ff80 <__d2b+0x54>
 800ffb0:	a801      	add	r0, sp, #4
 800ffb2:	f7ff fcf1 	bl	800f998 <__lo0bits>
 800ffb6:	9b01      	ldr	r3, [sp, #4]
 800ffb8:	6163      	str	r3, [r4, #20]
 800ffba:	3020      	adds	r0, #32
 800ffbc:	2201      	movs	r2, #1
 800ffbe:	e7e5      	b.n	800ff8c <__d2b+0x60>
 800ffc0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ffc4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ffc8:	6038      	str	r0, [r7, #0]
 800ffca:	6918      	ldr	r0, [r3, #16]
 800ffcc:	f7ff fcc4 	bl	800f958 <__hi0bits>
 800ffd0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ffd4:	e7e2      	b.n	800ff9c <__d2b+0x70>
 800ffd6:	bf00      	nop
 800ffd8:	0801412f 	.word	0x0801412f
 800ffdc:	08014140 	.word	0x08014140

0800ffe0 <__ratio>:
 800ffe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffe4:	4688      	mov	r8, r1
 800ffe6:	4669      	mov	r1, sp
 800ffe8:	4681      	mov	r9, r0
 800ffea:	f7ff ff55 	bl	800fe98 <__b2d>
 800ffee:	a901      	add	r1, sp, #4
 800fff0:	4640      	mov	r0, r8
 800fff2:	ec55 4b10 	vmov	r4, r5, d0
 800fff6:	f7ff ff4f 	bl	800fe98 <__b2d>
 800fffa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fffe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010002:	eba3 0c02 	sub.w	ip, r3, r2
 8010006:	e9dd 3200 	ldrd	r3, r2, [sp]
 801000a:	1a9b      	subs	r3, r3, r2
 801000c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010010:	ec51 0b10 	vmov	r0, r1, d0
 8010014:	2b00      	cmp	r3, #0
 8010016:	bfd6      	itet	le
 8010018:	460a      	movle	r2, r1
 801001a:	462a      	movgt	r2, r5
 801001c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010020:	468b      	mov	fp, r1
 8010022:	462f      	mov	r7, r5
 8010024:	bfd4      	ite	le
 8010026:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801002a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801002e:	4620      	mov	r0, r4
 8010030:	ee10 2a10 	vmov	r2, s0
 8010034:	465b      	mov	r3, fp
 8010036:	4639      	mov	r1, r7
 8010038:	f7f0 fc08 	bl	800084c <__aeabi_ddiv>
 801003c:	ec41 0b10 	vmov	d0, r0, r1
 8010040:	b003      	add	sp, #12
 8010042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010046 <__copybits>:
 8010046:	3901      	subs	r1, #1
 8010048:	b570      	push	{r4, r5, r6, lr}
 801004a:	1149      	asrs	r1, r1, #5
 801004c:	6914      	ldr	r4, [r2, #16]
 801004e:	3101      	adds	r1, #1
 8010050:	f102 0314 	add.w	r3, r2, #20
 8010054:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010058:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801005c:	1f05      	subs	r5, r0, #4
 801005e:	42a3      	cmp	r3, r4
 8010060:	d30c      	bcc.n	801007c <__copybits+0x36>
 8010062:	1aa3      	subs	r3, r4, r2
 8010064:	3b11      	subs	r3, #17
 8010066:	f023 0303 	bic.w	r3, r3, #3
 801006a:	3211      	adds	r2, #17
 801006c:	42a2      	cmp	r2, r4
 801006e:	bf88      	it	hi
 8010070:	2300      	movhi	r3, #0
 8010072:	4418      	add	r0, r3
 8010074:	2300      	movs	r3, #0
 8010076:	4288      	cmp	r0, r1
 8010078:	d305      	bcc.n	8010086 <__copybits+0x40>
 801007a:	bd70      	pop	{r4, r5, r6, pc}
 801007c:	f853 6b04 	ldr.w	r6, [r3], #4
 8010080:	f845 6f04 	str.w	r6, [r5, #4]!
 8010084:	e7eb      	b.n	801005e <__copybits+0x18>
 8010086:	f840 3b04 	str.w	r3, [r0], #4
 801008a:	e7f4      	b.n	8010076 <__copybits+0x30>

0801008c <__any_on>:
 801008c:	f100 0214 	add.w	r2, r0, #20
 8010090:	6900      	ldr	r0, [r0, #16]
 8010092:	114b      	asrs	r3, r1, #5
 8010094:	4298      	cmp	r0, r3
 8010096:	b510      	push	{r4, lr}
 8010098:	db11      	blt.n	80100be <__any_on+0x32>
 801009a:	dd0a      	ble.n	80100b2 <__any_on+0x26>
 801009c:	f011 011f 	ands.w	r1, r1, #31
 80100a0:	d007      	beq.n	80100b2 <__any_on+0x26>
 80100a2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80100a6:	fa24 f001 	lsr.w	r0, r4, r1
 80100aa:	fa00 f101 	lsl.w	r1, r0, r1
 80100ae:	428c      	cmp	r4, r1
 80100b0:	d10b      	bne.n	80100ca <__any_on+0x3e>
 80100b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d803      	bhi.n	80100c2 <__any_on+0x36>
 80100ba:	2000      	movs	r0, #0
 80100bc:	bd10      	pop	{r4, pc}
 80100be:	4603      	mov	r3, r0
 80100c0:	e7f7      	b.n	80100b2 <__any_on+0x26>
 80100c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80100c6:	2900      	cmp	r1, #0
 80100c8:	d0f5      	beq.n	80100b6 <__any_on+0x2a>
 80100ca:	2001      	movs	r0, #1
 80100cc:	e7f6      	b.n	80100bc <__any_on+0x30>

080100ce <sulp>:
 80100ce:	b570      	push	{r4, r5, r6, lr}
 80100d0:	4604      	mov	r4, r0
 80100d2:	460d      	mov	r5, r1
 80100d4:	ec45 4b10 	vmov	d0, r4, r5
 80100d8:	4616      	mov	r6, r2
 80100da:	f7ff feb7 	bl	800fe4c <__ulp>
 80100de:	ec51 0b10 	vmov	r0, r1, d0
 80100e2:	b17e      	cbz	r6, 8010104 <sulp+0x36>
 80100e4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80100e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	dd09      	ble.n	8010104 <sulp+0x36>
 80100f0:	051b      	lsls	r3, r3, #20
 80100f2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80100f6:	2400      	movs	r4, #0
 80100f8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80100fc:	4622      	mov	r2, r4
 80100fe:	462b      	mov	r3, r5
 8010100:	f7f0 fa7a 	bl	80005f8 <__aeabi_dmul>
 8010104:	bd70      	pop	{r4, r5, r6, pc}
	...

08010108 <_strtod_l>:
 8010108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801010c:	ed2d 8b02 	vpush	{d8}
 8010110:	b09b      	sub	sp, #108	; 0x6c
 8010112:	4604      	mov	r4, r0
 8010114:	9213      	str	r2, [sp, #76]	; 0x4c
 8010116:	2200      	movs	r2, #0
 8010118:	9216      	str	r2, [sp, #88]	; 0x58
 801011a:	460d      	mov	r5, r1
 801011c:	f04f 0800 	mov.w	r8, #0
 8010120:	f04f 0900 	mov.w	r9, #0
 8010124:	460a      	mov	r2, r1
 8010126:	9215      	str	r2, [sp, #84]	; 0x54
 8010128:	7811      	ldrb	r1, [r2, #0]
 801012a:	292b      	cmp	r1, #43	; 0x2b
 801012c:	d04c      	beq.n	80101c8 <_strtod_l+0xc0>
 801012e:	d83a      	bhi.n	80101a6 <_strtod_l+0x9e>
 8010130:	290d      	cmp	r1, #13
 8010132:	d834      	bhi.n	801019e <_strtod_l+0x96>
 8010134:	2908      	cmp	r1, #8
 8010136:	d834      	bhi.n	80101a2 <_strtod_l+0x9a>
 8010138:	2900      	cmp	r1, #0
 801013a:	d03d      	beq.n	80101b8 <_strtod_l+0xb0>
 801013c:	2200      	movs	r2, #0
 801013e:	920a      	str	r2, [sp, #40]	; 0x28
 8010140:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8010142:	7832      	ldrb	r2, [r6, #0]
 8010144:	2a30      	cmp	r2, #48	; 0x30
 8010146:	f040 80b4 	bne.w	80102b2 <_strtod_l+0x1aa>
 801014a:	7872      	ldrb	r2, [r6, #1]
 801014c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8010150:	2a58      	cmp	r2, #88	; 0x58
 8010152:	d170      	bne.n	8010236 <_strtod_l+0x12e>
 8010154:	9302      	str	r3, [sp, #8]
 8010156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010158:	9301      	str	r3, [sp, #4]
 801015a:	ab16      	add	r3, sp, #88	; 0x58
 801015c:	9300      	str	r3, [sp, #0]
 801015e:	4a8e      	ldr	r2, [pc, #568]	; (8010398 <_strtod_l+0x290>)
 8010160:	ab17      	add	r3, sp, #92	; 0x5c
 8010162:	a915      	add	r1, sp, #84	; 0x54
 8010164:	4620      	mov	r0, r4
 8010166:	f001 fcc3 	bl	8011af0 <__gethex>
 801016a:	f010 070f 	ands.w	r7, r0, #15
 801016e:	4605      	mov	r5, r0
 8010170:	d005      	beq.n	801017e <_strtod_l+0x76>
 8010172:	2f06      	cmp	r7, #6
 8010174:	d12a      	bne.n	80101cc <_strtod_l+0xc4>
 8010176:	3601      	adds	r6, #1
 8010178:	2300      	movs	r3, #0
 801017a:	9615      	str	r6, [sp, #84]	; 0x54
 801017c:	930a      	str	r3, [sp, #40]	; 0x28
 801017e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010180:	2b00      	cmp	r3, #0
 8010182:	f040 857f 	bne.w	8010c84 <_strtod_l+0xb7c>
 8010186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010188:	b1db      	cbz	r3, 80101c2 <_strtod_l+0xba>
 801018a:	4642      	mov	r2, r8
 801018c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010190:	ec43 2b10 	vmov	d0, r2, r3
 8010194:	b01b      	add	sp, #108	; 0x6c
 8010196:	ecbd 8b02 	vpop	{d8}
 801019a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801019e:	2920      	cmp	r1, #32
 80101a0:	d1cc      	bne.n	801013c <_strtod_l+0x34>
 80101a2:	3201      	adds	r2, #1
 80101a4:	e7bf      	b.n	8010126 <_strtod_l+0x1e>
 80101a6:	292d      	cmp	r1, #45	; 0x2d
 80101a8:	d1c8      	bne.n	801013c <_strtod_l+0x34>
 80101aa:	2101      	movs	r1, #1
 80101ac:	910a      	str	r1, [sp, #40]	; 0x28
 80101ae:	1c51      	adds	r1, r2, #1
 80101b0:	9115      	str	r1, [sp, #84]	; 0x54
 80101b2:	7852      	ldrb	r2, [r2, #1]
 80101b4:	2a00      	cmp	r2, #0
 80101b6:	d1c3      	bne.n	8010140 <_strtod_l+0x38>
 80101b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80101ba:	9515      	str	r5, [sp, #84]	; 0x54
 80101bc:	2b00      	cmp	r3, #0
 80101be:	f040 855f 	bne.w	8010c80 <_strtod_l+0xb78>
 80101c2:	4642      	mov	r2, r8
 80101c4:	464b      	mov	r3, r9
 80101c6:	e7e3      	b.n	8010190 <_strtod_l+0x88>
 80101c8:	2100      	movs	r1, #0
 80101ca:	e7ef      	b.n	80101ac <_strtod_l+0xa4>
 80101cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80101ce:	b13a      	cbz	r2, 80101e0 <_strtod_l+0xd8>
 80101d0:	2135      	movs	r1, #53	; 0x35
 80101d2:	a818      	add	r0, sp, #96	; 0x60
 80101d4:	f7ff ff37 	bl	8010046 <__copybits>
 80101d8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80101da:	4620      	mov	r0, r4
 80101dc:	f7ff fb0a 	bl	800f7f4 <_Bfree>
 80101e0:	3f01      	subs	r7, #1
 80101e2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80101e4:	2f04      	cmp	r7, #4
 80101e6:	d806      	bhi.n	80101f6 <_strtod_l+0xee>
 80101e8:	e8df f007 	tbb	[pc, r7]
 80101ec:	201d0314 	.word	0x201d0314
 80101f0:	14          	.byte	0x14
 80101f1:	00          	.byte	0x00
 80101f2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80101f6:	05e9      	lsls	r1, r5, #23
 80101f8:	bf48      	it	mi
 80101fa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80101fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010202:	0d1b      	lsrs	r3, r3, #20
 8010204:	051b      	lsls	r3, r3, #20
 8010206:	2b00      	cmp	r3, #0
 8010208:	d1b9      	bne.n	801017e <_strtod_l+0x76>
 801020a:	f7fe faef 	bl	800e7ec <__errno>
 801020e:	2322      	movs	r3, #34	; 0x22
 8010210:	6003      	str	r3, [r0, #0]
 8010212:	e7b4      	b.n	801017e <_strtod_l+0x76>
 8010214:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8010218:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801021c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010220:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8010224:	e7e7      	b.n	80101f6 <_strtod_l+0xee>
 8010226:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80103a0 <_strtod_l+0x298>
 801022a:	e7e4      	b.n	80101f6 <_strtod_l+0xee>
 801022c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8010230:	f04f 38ff 	mov.w	r8, #4294967295
 8010234:	e7df      	b.n	80101f6 <_strtod_l+0xee>
 8010236:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010238:	1c5a      	adds	r2, r3, #1
 801023a:	9215      	str	r2, [sp, #84]	; 0x54
 801023c:	785b      	ldrb	r3, [r3, #1]
 801023e:	2b30      	cmp	r3, #48	; 0x30
 8010240:	d0f9      	beq.n	8010236 <_strtod_l+0x12e>
 8010242:	2b00      	cmp	r3, #0
 8010244:	d09b      	beq.n	801017e <_strtod_l+0x76>
 8010246:	2301      	movs	r3, #1
 8010248:	f04f 0a00 	mov.w	sl, #0
 801024c:	9304      	str	r3, [sp, #16]
 801024e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010250:	930b      	str	r3, [sp, #44]	; 0x2c
 8010252:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8010256:	46d3      	mov	fp, sl
 8010258:	220a      	movs	r2, #10
 801025a:	9815      	ldr	r0, [sp, #84]	; 0x54
 801025c:	7806      	ldrb	r6, [r0, #0]
 801025e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8010262:	b2d9      	uxtb	r1, r3
 8010264:	2909      	cmp	r1, #9
 8010266:	d926      	bls.n	80102b6 <_strtod_l+0x1ae>
 8010268:	494c      	ldr	r1, [pc, #304]	; (801039c <_strtod_l+0x294>)
 801026a:	2201      	movs	r2, #1
 801026c:	f001 fb79 	bl	8011962 <strncmp>
 8010270:	2800      	cmp	r0, #0
 8010272:	d030      	beq.n	80102d6 <_strtod_l+0x1ce>
 8010274:	2000      	movs	r0, #0
 8010276:	4632      	mov	r2, r6
 8010278:	9005      	str	r0, [sp, #20]
 801027a:	465e      	mov	r6, fp
 801027c:	4603      	mov	r3, r0
 801027e:	2a65      	cmp	r2, #101	; 0x65
 8010280:	d001      	beq.n	8010286 <_strtod_l+0x17e>
 8010282:	2a45      	cmp	r2, #69	; 0x45
 8010284:	d113      	bne.n	80102ae <_strtod_l+0x1a6>
 8010286:	b91e      	cbnz	r6, 8010290 <_strtod_l+0x188>
 8010288:	9a04      	ldr	r2, [sp, #16]
 801028a:	4302      	orrs	r2, r0
 801028c:	d094      	beq.n	80101b8 <_strtod_l+0xb0>
 801028e:	2600      	movs	r6, #0
 8010290:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8010292:	1c6a      	adds	r2, r5, #1
 8010294:	9215      	str	r2, [sp, #84]	; 0x54
 8010296:	786a      	ldrb	r2, [r5, #1]
 8010298:	2a2b      	cmp	r2, #43	; 0x2b
 801029a:	d074      	beq.n	8010386 <_strtod_l+0x27e>
 801029c:	2a2d      	cmp	r2, #45	; 0x2d
 801029e:	d078      	beq.n	8010392 <_strtod_l+0x28a>
 80102a0:	f04f 0c00 	mov.w	ip, #0
 80102a4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80102a8:	2909      	cmp	r1, #9
 80102aa:	d97f      	bls.n	80103ac <_strtod_l+0x2a4>
 80102ac:	9515      	str	r5, [sp, #84]	; 0x54
 80102ae:	2700      	movs	r7, #0
 80102b0:	e09e      	b.n	80103f0 <_strtod_l+0x2e8>
 80102b2:	2300      	movs	r3, #0
 80102b4:	e7c8      	b.n	8010248 <_strtod_l+0x140>
 80102b6:	f1bb 0f08 	cmp.w	fp, #8
 80102ba:	bfd8      	it	le
 80102bc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80102be:	f100 0001 	add.w	r0, r0, #1
 80102c2:	bfda      	itte	le
 80102c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80102c8:	9309      	strle	r3, [sp, #36]	; 0x24
 80102ca:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80102ce:	f10b 0b01 	add.w	fp, fp, #1
 80102d2:	9015      	str	r0, [sp, #84]	; 0x54
 80102d4:	e7c1      	b.n	801025a <_strtod_l+0x152>
 80102d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80102d8:	1c5a      	adds	r2, r3, #1
 80102da:	9215      	str	r2, [sp, #84]	; 0x54
 80102dc:	785a      	ldrb	r2, [r3, #1]
 80102de:	f1bb 0f00 	cmp.w	fp, #0
 80102e2:	d037      	beq.n	8010354 <_strtod_l+0x24c>
 80102e4:	9005      	str	r0, [sp, #20]
 80102e6:	465e      	mov	r6, fp
 80102e8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80102ec:	2b09      	cmp	r3, #9
 80102ee:	d912      	bls.n	8010316 <_strtod_l+0x20e>
 80102f0:	2301      	movs	r3, #1
 80102f2:	e7c4      	b.n	801027e <_strtod_l+0x176>
 80102f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80102f6:	1c5a      	adds	r2, r3, #1
 80102f8:	9215      	str	r2, [sp, #84]	; 0x54
 80102fa:	785a      	ldrb	r2, [r3, #1]
 80102fc:	3001      	adds	r0, #1
 80102fe:	2a30      	cmp	r2, #48	; 0x30
 8010300:	d0f8      	beq.n	80102f4 <_strtod_l+0x1ec>
 8010302:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8010306:	2b08      	cmp	r3, #8
 8010308:	f200 84c1 	bhi.w	8010c8e <_strtod_l+0xb86>
 801030c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801030e:	9005      	str	r0, [sp, #20]
 8010310:	2000      	movs	r0, #0
 8010312:	930b      	str	r3, [sp, #44]	; 0x2c
 8010314:	4606      	mov	r6, r0
 8010316:	3a30      	subs	r2, #48	; 0x30
 8010318:	f100 0301 	add.w	r3, r0, #1
 801031c:	d014      	beq.n	8010348 <_strtod_l+0x240>
 801031e:	9905      	ldr	r1, [sp, #20]
 8010320:	4419      	add	r1, r3
 8010322:	9105      	str	r1, [sp, #20]
 8010324:	4633      	mov	r3, r6
 8010326:	eb00 0c06 	add.w	ip, r0, r6
 801032a:	210a      	movs	r1, #10
 801032c:	4563      	cmp	r3, ip
 801032e:	d113      	bne.n	8010358 <_strtod_l+0x250>
 8010330:	1833      	adds	r3, r6, r0
 8010332:	2b08      	cmp	r3, #8
 8010334:	f106 0601 	add.w	r6, r6, #1
 8010338:	4406      	add	r6, r0
 801033a:	dc1a      	bgt.n	8010372 <_strtod_l+0x26a>
 801033c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801033e:	230a      	movs	r3, #10
 8010340:	fb03 2301 	mla	r3, r3, r1, r2
 8010344:	9309      	str	r3, [sp, #36]	; 0x24
 8010346:	2300      	movs	r3, #0
 8010348:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801034a:	1c51      	adds	r1, r2, #1
 801034c:	9115      	str	r1, [sp, #84]	; 0x54
 801034e:	7852      	ldrb	r2, [r2, #1]
 8010350:	4618      	mov	r0, r3
 8010352:	e7c9      	b.n	80102e8 <_strtod_l+0x1e0>
 8010354:	4658      	mov	r0, fp
 8010356:	e7d2      	b.n	80102fe <_strtod_l+0x1f6>
 8010358:	2b08      	cmp	r3, #8
 801035a:	f103 0301 	add.w	r3, r3, #1
 801035e:	dc03      	bgt.n	8010368 <_strtod_l+0x260>
 8010360:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010362:	434f      	muls	r7, r1
 8010364:	9709      	str	r7, [sp, #36]	; 0x24
 8010366:	e7e1      	b.n	801032c <_strtod_l+0x224>
 8010368:	2b10      	cmp	r3, #16
 801036a:	bfd8      	it	le
 801036c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8010370:	e7dc      	b.n	801032c <_strtod_l+0x224>
 8010372:	2e10      	cmp	r6, #16
 8010374:	bfdc      	itt	le
 8010376:	230a      	movle	r3, #10
 8010378:	fb03 2a0a 	mlale	sl, r3, sl, r2
 801037c:	e7e3      	b.n	8010346 <_strtod_l+0x23e>
 801037e:	2300      	movs	r3, #0
 8010380:	9305      	str	r3, [sp, #20]
 8010382:	2301      	movs	r3, #1
 8010384:	e780      	b.n	8010288 <_strtod_l+0x180>
 8010386:	f04f 0c00 	mov.w	ip, #0
 801038a:	1caa      	adds	r2, r5, #2
 801038c:	9215      	str	r2, [sp, #84]	; 0x54
 801038e:	78aa      	ldrb	r2, [r5, #2]
 8010390:	e788      	b.n	80102a4 <_strtod_l+0x19c>
 8010392:	f04f 0c01 	mov.w	ip, #1
 8010396:	e7f8      	b.n	801038a <_strtod_l+0x282>
 8010398:	080142a0 	.word	0x080142a0
 801039c:	0801429c 	.word	0x0801429c
 80103a0:	7ff00000 	.word	0x7ff00000
 80103a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80103a6:	1c51      	adds	r1, r2, #1
 80103a8:	9115      	str	r1, [sp, #84]	; 0x54
 80103aa:	7852      	ldrb	r2, [r2, #1]
 80103ac:	2a30      	cmp	r2, #48	; 0x30
 80103ae:	d0f9      	beq.n	80103a4 <_strtod_l+0x29c>
 80103b0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80103b4:	2908      	cmp	r1, #8
 80103b6:	f63f af7a 	bhi.w	80102ae <_strtod_l+0x1a6>
 80103ba:	3a30      	subs	r2, #48	; 0x30
 80103bc:	9208      	str	r2, [sp, #32]
 80103be:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80103c0:	920c      	str	r2, [sp, #48]	; 0x30
 80103c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80103c4:	1c57      	adds	r7, r2, #1
 80103c6:	9715      	str	r7, [sp, #84]	; 0x54
 80103c8:	7852      	ldrb	r2, [r2, #1]
 80103ca:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80103ce:	f1be 0f09 	cmp.w	lr, #9
 80103d2:	d938      	bls.n	8010446 <_strtod_l+0x33e>
 80103d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80103d6:	1a7f      	subs	r7, r7, r1
 80103d8:	2f08      	cmp	r7, #8
 80103da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80103de:	dc03      	bgt.n	80103e8 <_strtod_l+0x2e0>
 80103e0:	9908      	ldr	r1, [sp, #32]
 80103e2:	428f      	cmp	r7, r1
 80103e4:	bfa8      	it	ge
 80103e6:	460f      	movge	r7, r1
 80103e8:	f1bc 0f00 	cmp.w	ip, #0
 80103ec:	d000      	beq.n	80103f0 <_strtod_l+0x2e8>
 80103ee:	427f      	negs	r7, r7
 80103f0:	2e00      	cmp	r6, #0
 80103f2:	d14f      	bne.n	8010494 <_strtod_l+0x38c>
 80103f4:	9904      	ldr	r1, [sp, #16]
 80103f6:	4301      	orrs	r1, r0
 80103f8:	f47f aec1 	bne.w	801017e <_strtod_l+0x76>
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	f47f aedb 	bne.w	80101b8 <_strtod_l+0xb0>
 8010402:	2a69      	cmp	r2, #105	; 0x69
 8010404:	d029      	beq.n	801045a <_strtod_l+0x352>
 8010406:	dc26      	bgt.n	8010456 <_strtod_l+0x34e>
 8010408:	2a49      	cmp	r2, #73	; 0x49
 801040a:	d026      	beq.n	801045a <_strtod_l+0x352>
 801040c:	2a4e      	cmp	r2, #78	; 0x4e
 801040e:	f47f aed3 	bne.w	80101b8 <_strtod_l+0xb0>
 8010412:	499b      	ldr	r1, [pc, #620]	; (8010680 <_strtod_l+0x578>)
 8010414:	a815      	add	r0, sp, #84	; 0x54
 8010416:	f001 fdab 	bl	8011f70 <__match>
 801041a:	2800      	cmp	r0, #0
 801041c:	f43f aecc 	beq.w	80101b8 <_strtod_l+0xb0>
 8010420:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010422:	781b      	ldrb	r3, [r3, #0]
 8010424:	2b28      	cmp	r3, #40	; 0x28
 8010426:	d12f      	bne.n	8010488 <_strtod_l+0x380>
 8010428:	4996      	ldr	r1, [pc, #600]	; (8010684 <_strtod_l+0x57c>)
 801042a:	aa18      	add	r2, sp, #96	; 0x60
 801042c:	a815      	add	r0, sp, #84	; 0x54
 801042e:	f001 fdb3 	bl	8011f98 <__hexnan>
 8010432:	2805      	cmp	r0, #5
 8010434:	d128      	bne.n	8010488 <_strtod_l+0x380>
 8010436:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010438:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801043c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8010440:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8010444:	e69b      	b.n	801017e <_strtod_l+0x76>
 8010446:	9f08      	ldr	r7, [sp, #32]
 8010448:	210a      	movs	r1, #10
 801044a:	fb01 2107 	mla	r1, r1, r7, r2
 801044e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8010452:	9208      	str	r2, [sp, #32]
 8010454:	e7b5      	b.n	80103c2 <_strtod_l+0x2ba>
 8010456:	2a6e      	cmp	r2, #110	; 0x6e
 8010458:	e7d9      	b.n	801040e <_strtod_l+0x306>
 801045a:	498b      	ldr	r1, [pc, #556]	; (8010688 <_strtod_l+0x580>)
 801045c:	a815      	add	r0, sp, #84	; 0x54
 801045e:	f001 fd87 	bl	8011f70 <__match>
 8010462:	2800      	cmp	r0, #0
 8010464:	f43f aea8 	beq.w	80101b8 <_strtod_l+0xb0>
 8010468:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801046a:	4988      	ldr	r1, [pc, #544]	; (801068c <_strtod_l+0x584>)
 801046c:	3b01      	subs	r3, #1
 801046e:	a815      	add	r0, sp, #84	; 0x54
 8010470:	9315      	str	r3, [sp, #84]	; 0x54
 8010472:	f001 fd7d 	bl	8011f70 <__match>
 8010476:	b910      	cbnz	r0, 801047e <_strtod_l+0x376>
 8010478:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801047a:	3301      	adds	r3, #1
 801047c:	9315      	str	r3, [sp, #84]	; 0x54
 801047e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801069c <_strtod_l+0x594>
 8010482:	f04f 0800 	mov.w	r8, #0
 8010486:	e67a      	b.n	801017e <_strtod_l+0x76>
 8010488:	4881      	ldr	r0, [pc, #516]	; (8010690 <_strtod_l+0x588>)
 801048a:	f001 fa8d 	bl	80119a8 <nan>
 801048e:	ec59 8b10 	vmov	r8, r9, d0
 8010492:	e674      	b.n	801017e <_strtod_l+0x76>
 8010494:	9b05      	ldr	r3, [sp, #20]
 8010496:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010498:	1afb      	subs	r3, r7, r3
 801049a:	f1bb 0f00 	cmp.w	fp, #0
 801049e:	bf08      	it	eq
 80104a0:	46b3      	moveq	fp, r6
 80104a2:	2e10      	cmp	r6, #16
 80104a4:	9308      	str	r3, [sp, #32]
 80104a6:	4635      	mov	r5, r6
 80104a8:	bfa8      	it	ge
 80104aa:	2510      	movge	r5, #16
 80104ac:	f7f0 f82a 	bl	8000504 <__aeabi_ui2d>
 80104b0:	2e09      	cmp	r6, #9
 80104b2:	4680      	mov	r8, r0
 80104b4:	4689      	mov	r9, r1
 80104b6:	dd13      	ble.n	80104e0 <_strtod_l+0x3d8>
 80104b8:	4b76      	ldr	r3, [pc, #472]	; (8010694 <_strtod_l+0x58c>)
 80104ba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80104be:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80104c2:	f7f0 f899 	bl	80005f8 <__aeabi_dmul>
 80104c6:	4680      	mov	r8, r0
 80104c8:	4650      	mov	r0, sl
 80104ca:	4689      	mov	r9, r1
 80104cc:	f7f0 f81a 	bl	8000504 <__aeabi_ui2d>
 80104d0:	4602      	mov	r2, r0
 80104d2:	460b      	mov	r3, r1
 80104d4:	4640      	mov	r0, r8
 80104d6:	4649      	mov	r1, r9
 80104d8:	f7ef fed8 	bl	800028c <__adddf3>
 80104dc:	4680      	mov	r8, r0
 80104de:	4689      	mov	r9, r1
 80104e0:	2e0f      	cmp	r6, #15
 80104e2:	dc38      	bgt.n	8010556 <_strtod_l+0x44e>
 80104e4:	9b08      	ldr	r3, [sp, #32]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	f43f ae49 	beq.w	801017e <_strtod_l+0x76>
 80104ec:	dd24      	ble.n	8010538 <_strtod_l+0x430>
 80104ee:	2b16      	cmp	r3, #22
 80104f0:	dc0b      	bgt.n	801050a <_strtod_l+0x402>
 80104f2:	4968      	ldr	r1, [pc, #416]	; (8010694 <_strtod_l+0x58c>)
 80104f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80104f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104fc:	4642      	mov	r2, r8
 80104fe:	464b      	mov	r3, r9
 8010500:	f7f0 f87a 	bl	80005f8 <__aeabi_dmul>
 8010504:	4680      	mov	r8, r0
 8010506:	4689      	mov	r9, r1
 8010508:	e639      	b.n	801017e <_strtod_l+0x76>
 801050a:	9a08      	ldr	r2, [sp, #32]
 801050c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8010510:	4293      	cmp	r3, r2
 8010512:	db20      	blt.n	8010556 <_strtod_l+0x44e>
 8010514:	4c5f      	ldr	r4, [pc, #380]	; (8010694 <_strtod_l+0x58c>)
 8010516:	f1c6 060f 	rsb	r6, r6, #15
 801051a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 801051e:	4642      	mov	r2, r8
 8010520:	464b      	mov	r3, r9
 8010522:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010526:	f7f0 f867 	bl	80005f8 <__aeabi_dmul>
 801052a:	9b08      	ldr	r3, [sp, #32]
 801052c:	1b9e      	subs	r6, r3, r6
 801052e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8010532:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010536:	e7e3      	b.n	8010500 <_strtod_l+0x3f8>
 8010538:	9b08      	ldr	r3, [sp, #32]
 801053a:	3316      	adds	r3, #22
 801053c:	db0b      	blt.n	8010556 <_strtod_l+0x44e>
 801053e:	9b05      	ldr	r3, [sp, #20]
 8010540:	1bdf      	subs	r7, r3, r7
 8010542:	4b54      	ldr	r3, [pc, #336]	; (8010694 <_strtod_l+0x58c>)
 8010544:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010548:	e9d7 2300 	ldrd	r2, r3, [r7]
 801054c:	4640      	mov	r0, r8
 801054e:	4649      	mov	r1, r9
 8010550:	f7f0 f97c 	bl	800084c <__aeabi_ddiv>
 8010554:	e7d6      	b.n	8010504 <_strtod_l+0x3fc>
 8010556:	9b08      	ldr	r3, [sp, #32]
 8010558:	1b75      	subs	r5, r6, r5
 801055a:	441d      	add	r5, r3
 801055c:	2d00      	cmp	r5, #0
 801055e:	dd70      	ble.n	8010642 <_strtod_l+0x53a>
 8010560:	f015 030f 	ands.w	r3, r5, #15
 8010564:	d00a      	beq.n	801057c <_strtod_l+0x474>
 8010566:	494b      	ldr	r1, [pc, #300]	; (8010694 <_strtod_l+0x58c>)
 8010568:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801056c:	4642      	mov	r2, r8
 801056e:	464b      	mov	r3, r9
 8010570:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010574:	f7f0 f840 	bl	80005f8 <__aeabi_dmul>
 8010578:	4680      	mov	r8, r0
 801057a:	4689      	mov	r9, r1
 801057c:	f035 050f 	bics.w	r5, r5, #15
 8010580:	d04d      	beq.n	801061e <_strtod_l+0x516>
 8010582:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8010586:	dd22      	ble.n	80105ce <_strtod_l+0x4c6>
 8010588:	2500      	movs	r5, #0
 801058a:	46ab      	mov	fp, r5
 801058c:	9509      	str	r5, [sp, #36]	; 0x24
 801058e:	9505      	str	r5, [sp, #20]
 8010590:	2322      	movs	r3, #34	; 0x22
 8010592:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801069c <_strtod_l+0x594>
 8010596:	6023      	str	r3, [r4, #0]
 8010598:	f04f 0800 	mov.w	r8, #0
 801059c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801059e:	2b00      	cmp	r3, #0
 80105a0:	f43f aded 	beq.w	801017e <_strtod_l+0x76>
 80105a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80105a6:	4620      	mov	r0, r4
 80105a8:	f7ff f924 	bl	800f7f4 <_Bfree>
 80105ac:	9905      	ldr	r1, [sp, #20]
 80105ae:	4620      	mov	r0, r4
 80105b0:	f7ff f920 	bl	800f7f4 <_Bfree>
 80105b4:	4659      	mov	r1, fp
 80105b6:	4620      	mov	r0, r4
 80105b8:	f7ff f91c 	bl	800f7f4 <_Bfree>
 80105bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80105be:	4620      	mov	r0, r4
 80105c0:	f7ff f918 	bl	800f7f4 <_Bfree>
 80105c4:	4629      	mov	r1, r5
 80105c6:	4620      	mov	r0, r4
 80105c8:	f7ff f914 	bl	800f7f4 <_Bfree>
 80105cc:	e5d7      	b.n	801017e <_strtod_l+0x76>
 80105ce:	4b32      	ldr	r3, [pc, #200]	; (8010698 <_strtod_l+0x590>)
 80105d0:	9304      	str	r3, [sp, #16]
 80105d2:	2300      	movs	r3, #0
 80105d4:	112d      	asrs	r5, r5, #4
 80105d6:	4640      	mov	r0, r8
 80105d8:	4649      	mov	r1, r9
 80105da:	469a      	mov	sl, r3
 80105dc:	2d01      	cmp	r5, #1
 80105de:	dc21      	bgt.n	8010624 <_strtod_l+0x51c>
 80105e0:	b10b      	cbz	r3, 80105e6 <_strtod_l+0x4de>
 80105e2:	4680      	mov	r8, r0
 80105e4:	4689      	mov	r9, r1
 80105e6:	492c      	ldr	r1, [pc, #176]	; (8010698 <_strtod_l+0x590>)
 80105e8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80105ec:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80105f0:	4642      	mov	r2, r8
 80105f2:	464b      	mov	r3, r9
 80105f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105f8:	f7ef fffe 	bl	80005f8 <__aeabi_dmul>
 80105fc:	4b27      	ldr	r3, [pc, #156]	; (801069c <_strtod_l+0x594>)
 80105fe:	460a      	mov	r2, r1
 8010600:	400b      	ands	r3, r1
 8010602:	4927      	ldr	r1, [pc, #156]	; (80106a0 <_strtod_l+0x598>)
 8010604:	428b      	cmp	r3, r1
 8010606:	4680      	mov	r8, r0
 8010608:	d8be      	bhi.n	8010588 <_strtod_l+0x480>
 801060a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801060e:	428b      	cmp	r3, r1
 8010610:	bf86      	itte	hi
 8010612:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80106a4 <_strtod_l+0x59c>
 8010616:	f04f 38ff 	movhi.w	r8, #4294967295
 801061a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801061e:	2300      	movs	r3, #0
 8010620:	9304      	str	r3, [sp, #16]
 8010622:	e07b      	b.n	801071c <_strtod_l+0x614>
 8010624:	07ea      	lsls	r2, r5, #31
 8010626:	d505      	bpl.n	8010634 <_strtod_l+0x52c>
 8010628:	9b04      	ldr	r3, [sp, #16]
 801062a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062e:	f7ef ffe3 	bl	80005f8 <__aeabi_dmul>
 8010632:	2301      	movs	r3, #1
 8010634:	9a04      	ldr	r2, [sp, #16]
 8010636:	3208      	adds	r2, #8
 8010638:	f10a 0a01 	add.w	sl, sl, #1
 801063c:	106d      	asrs	r5, r5, #1
 801063e:	9204      	str	r2, [sp, #16]
 8010640:	e7cc      	b.n	80105dc <_strtod_l+0x4d4>
 8010642:	d0ec      	beq.n	801061e <_strtod_l+0x516>
 8010644:	426d      	negs	r5, r5
 8010646:	f015 020f 	ands.w	r2, r5, #15
 801064a:	d00a      	beq.n	8010662 <_strtod_l+0x55a>
 801064c:	4b11      	ldr	r3, [pc, #68]	; (8010694 <_strtod_l+0x58c>)
 801064e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010652:	4640      	mov	r0, r8
 8010654:	4649      	mov	r1, r9
 8010656:	e9d3 2300 	ldrd	r2, r3, [r3]
 801065a:	f7f0 f8f7 	bl	800084c <__aeabi_ddiv>
 801065e:	4680      	mov	r8, r0
 8010660:	4689      	mov	r9, r1
 8010662:	112d      	asrs	r5, r5, #4
 8010664:	d0db      	beq.n	801061e <_strtod_l+0x516>
 8010666:	2d1f      	cmp	r5, #31
 8010668:	dd1e      	ble.n	80106a8 <_strtod_l+0x5a0>
 801066a:	2500      	movs	r5, #0
 801066c:	46ab      	mov	fp, r5
 801066e:	9509      	str	r5, [sp, #36]	; 0x24
 8010670:	9505      	str	r5, [sp, #20]
 8010672:	2322      	movs	r3, #34	; 0x22
 8010674:	f04f 0800 	mov.w	r8, #0
 8010678:	f04f 0900 	mov.w	r9, #0
 801067c:	6023      	str	r3, [r4, #0]
 801067e:	e78d      	b.n	801059c <_strtod_l+0x494>
 8010680:	08014089 	.word	0x08014089
 8010684:	080142b4 	.word	0x080142b4
 8010688:	08014081 	.word	0x08014081
 801068c:	080140b6 	.word	0x080140b6
 8010690:	08014460 	.word	0x08014460
 8010694:	080141c8 	.word	0x080141c8
 8010698:	080141a0 	.word	0x080141a0
 801069c:	7ff00000 	.word	0x7ff00000
 80106a0:	7ca00000 	.word	0x7ca00000
 80106a4:	7fefffff 	.word	0x7fefffff
 80106a8:	f015 0310 	ands.w	r3, r5, #16
 80106ac:	bf18      	it	ne
 80106ae:	236a      	movne	r3, #106	; 0x6a
 80106b0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8010a54 <_strtod_l+0x94c>
 80106b4:	9304      	str	r3, [sp, #16]
 80106b6:	4640      	mov	r0, r8
 80106b8:	4649      	mov	r1, r9
 80106ba:	2300      	movs	r3, #0
 80106bc:	07ea      	lsls	r2, r5, #31
 80106be:	d504      	bpl.n	80106ca <_strtod_l+0x5c2>
 80106c0:	e9da 2300 	ldrd	r2, r3, [sl]
 80106c4:	f7ef ff98 	bl	80005f8 <__aeabi_dmul>
 80106c8:	2301      	movs	r3, #1
 80106ca:	106d      	asrs	r5, r5, #1
 80106cc:	f10a 0a08 	add.w	sl, sl, #8
 80106d0:	d1f4      	bne.n	80106bc <_strtod_l+0x5b4>
 80106d2:	b10b      	cbz	r3, 80106d8 <_strtod_l+0x5d0>
 80106d4:	4680      	mov	r8, r0
 80106d6:	4689      	mov	r9, r1
 80106d8:	9b04      	ldr	r3, [sp, #16]
 80106da:	b1bb      	cbz	r3, 801070c <_strtod_l+0x604>
 80106dc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80106e0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	4649      	mov	r1, r9
 80106e8:	dd10      	ble.n	801070c <_strtod_l+0x604>
 80106ea:	2b1f      	cmp	r3, #31
 80106ec:	f340 811e 	ble.w	801092c <_strtod_l+0x824>
 80106f0:	2b34      	cmp	r3, #52	; 0x34
 80106f2:	bfde      	ittt	le
 80106f4:	f04f 33ff 	movle.w	r3, #4294967295
 80106f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80106fc:	4093      	lslle	r3, r2
 80106fe:	f04f 0800 	mov.w	r8, #0
 8010702:	bfcc      	ite	gt
 8010704:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8010708:	ea03 0901 	andle.w	r9, r3, r1
 801070c:	2200      	movs	r2, #0
 801070e:	2300      	movs	r3, #0
 8010710:	4640      	mov	r0, r8
 8010712:	4649      	mov	r1, r9
 8010714:	f7f0 f9d8 	bl	8000ac8 <__aeabi_dcmpeq>
 8010718:	2800      	cmp	r0, #0
 801071a:	d1a6      	bne.n	801066a <_strtod_l+0x562>
 801071c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801071e:	9300      	str	r3, [sp, #0]
 8010720:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010722:	4633      	mov	r3, r6
 8010724:	465a      	mov	r2, fp
 8010726:	4620      	mov	r0, r4
 8010728:	f7ff f8cc 	bl	800f8c4 <__s2b>
 801072c:	9009      	str	r0, [sp, #36]	; 0x24
 801072e:	2800      	cmp	r0, #0
 8010730:	f43f af2a 	beq.w	8010588 <_strtod_l+0x480>
 8010734:	9a08      	ldr	r2, [sp, #32]
 8010736:	9b05      	ldr	r3, [sp, #20]
 8010738:	2a00      	cmp	r2, #0
 801073a:	eba3 0307 	sub.w	r3, r3, r7
 801073e:	bfa8      	it	ge
 8010740:	2300      	movge	r3, #0
 8010742:	930c      	str	r3, [sp, #48]	; 0x30
 8010744:	2500      	movs	r5, #0
 8010746:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801074a:	9312      	str	r3, [sp, #72]	; 0x48
 801074c:	46ab      	mov	fp, r5
 801074e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010750:	4620      	mov	r0, r4
 8010752:	6859      	ldr	r1, [r3, #4]
 8010754:	f7ff f80e 	bl	800f774 <_Balloc>
 8010758:	9005      	str	r0, [sp, #20]
 801075a:	2800      	cmp	r0, #0
 801075c:	f43f af18 	beq.w	8010590 <_strtod_l+0x488>
 8010760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010762:	691a      	ldr	r2, [r3, #16]
 8010764:	3202      	adds	r2, #2
 8010766:	f103 010c 	add.w	r1, r3, #12
 801076a:	0092      	lsls	r2, r2, #2
 801076c:	300c      	adds	r0, #12
 801076e:	f7fe f872 	bl	800e856 <memcpy>
 8010772:	ec49 8b10 	vmov	d0, r8, r9
 8010776:	aa18      	add	r2, sp, #96	; 0x60
 8010778:	a917      	add	r1, sp, #92	; 0x5c
 801077a:	4620      	mov	r0, r4
 801077c:	f7ff fbd6 	bl	800ff2c <__d2b>
 8010780:	ec49 8b18 	vmov	d8, r8, r9
 8010784:	9016      	str	r0, [sp, #88]	; 0x58
 8010786:	2800      	cmp	r0, #0
 8010788:	f43f af02 	beq.w	8010590 <_strtod_l+0x488>
 801078c:	2101      	movs	r1, #1
 801078e:	4620      	mov	r0, r4
 8010790:	f7ff f930 	bl	800f9f4 <__i2b>
 8010794:	4683      	mov	fp, r0
 8010796:	2800      	cmp	r0, #0
 8010798:	f43f aefa 	beq.w	8010590 <_strtod_l+0x488>
 801079c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801079e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80107a0:	2e00      	cmp	r6, #0
 80107a2:	bfab      	itete	ge
 80107a4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80107a6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80107a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80107aa:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80107ae:	bfac      	ite	ge
 80107b0:	eb06 0a03 	addge.w	sl, r6, r3
 80107b4:	1b9f      	sublt	r7, r3, r6
 80107b6:	9b04      	ldr	r3, [sp, #16]
 80107b8:	1af6      	subs	r6, r6, r3
 80107ba:	4416      	add	r6, r2
 80107bc:	4ba0      	ldr	r3, [pc, #640]	; (8010a40 <_strtod_l+0x938>)
 80107be:	3e01      	subs	r6, #1
 80107c0:	429e      	cmp	r6, r3
 80107c2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80107c6:	f280 80c4 	bge.w	8010952 <_strtod_l+0x84a>
 80107ca:	1b9b      	subs	r3, r3, r6
 80107cc:	2b1f      	cmp	r3, #31
 80107ce:	eba2 0203 	sub.w	r2, r2, r3
 80107d2:	f04f 0101 	mov.w	r1, #1
 80107d6:	f300 80b0 	bgt.w	801093a <_strtod_l+0x832>
 80107da:	fa01 f303 	lsl.w	r3, r1, r3
 80107de:	930e      	str	r3, [sp, #56]	; 0x38
 80107e0:	2300      	movs	r3, #0
 80107e2:	930d      	str	r3, [sp, #52]	; 0x34
 80107e4:	eb0a 0602 	add.w	r6, sl, r2
 80107e8:	9b04      	ldr	r3, [sp, #16]
 80107ea:	45b2      	cmp	sl, r6
 80107ec:	4417      	add	r7, r2
 80107ee:	441f      	add	r7, r3
 80107f0:	4653      	mov	r3, sl
 80107f2:	bfa8      	it	ge
 80107f4:	4633      	movge	r3, r6
 80107f6:	42bb      	cmp	r3, r7
 80107f8:	bfa8      	it	ge
 80107fa:	463b      	movge	r3, r7
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	bfc2      	ittt	gt
 8010800:	1af6      	subgt	r6, r6, r3
 8010802:	1aff      	subgt	r7, r7, r3
 8010804:	ebaa 0a03 	subgt.w	sl, sl, r3
 8010808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801080a:	2b00      	cmp	r3, #0
 801080c:	dd17      	ble.n	801083e <_strtod_l+0x736>
 801080e:	4659      	mov	r1, fp
 8010810:	461a      	mov	r2, r3
 8010812:	4620      	mov	r0, r4
 8010814:	f7ff f9ae 	bl	800fb74 <__pow5mult>
 8010818:	4683      	mov	fp, r0
 801081a:	2800      	cmp	r0, #0
 801081c:	f43f aeb8 	beq.w	8010590 <_strtod_l+0x488>
 8010820:	4601      	mov	r1, r0
 8010822:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010824:	4620      	mov	r0, r4
 8010826:	f7ff f8fb 	bl	800fa20 <__multiply>
 801082a:	900b      	str	r0, [sp, #44]	; 0x2c
 801082c:	2800      	cmp	r0, #0
 801082e:	f43f aeaf 	beq.w	8010590 <_strtod_l+0x488>
 8010832:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010834:	4620      	mov	r0, r4
 8010836:	f7fe ffdd 	bl	800f7f4 <_Bfree>
 801083a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801083c:	9316      	str	r3, [sp, #88]	; 0x58
 801083e:	2e00      	cmp	r6, #0
 8010840:	f300 808c 	bgt.w	801095c <_strtod_l+0x854>
 8010844:	9b08      	ldr	r3, [sp, #32]
 8010846:	2b00      	cmp	r3, #0
 8010848:	dd08      	ble.n	801085c <_strtod_l+0x754>
 801084a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801084c:	9905      	ldr	r1, [sp, #20]
 801084e:	4620      	mov	r0, r4
 8010850:	f7ff f990 	bl	800fb74 <__pow5mult>
 8010854:	9005      	str	r0, [sp, #20]
 8010856:	2800      	cmp	r0, #0
 8010858:	f43f ae9a 	beq.w	8010590 <_strtod_l+0x488>
 801085c:	2f00      	cmp	r7, #0
 801085e:	dd08      	ble.n	8010872 <_strtod_l+0x76a>
 8010860:	9905      	ldr	r1, [sp, #20]
 8010862:	463a      	mov	r2, r7
 8010864:	4620      	mov	r0, r4
 8010866:	f7ff f9df 	bl	800fc28 <__lshift>
 801086a:	9005      	str	r0, [sp, #20]
 801086c:	2800      	cmp	r0, #0
 801086e:	f43f ae8f 	beq.w	8010590 <_strtod_l+0x488>
 8010872:	f1ba 0f00 	cmp.w	sl, #0
 8010876:	dd08      	ble.n	801088a <_strtod_l+0x782>
 8010878:	4659      	mov	r1, fp
 801087a:	4652      	mov	r2, sl
 801087c:	4620      	mov	r0, r4
 801087e:	f7ff f9d3 	bl	800fc28 <__lshift>
 8010882:	4683      	mov	fp, r0
 8010884:	2800      	cmp	r0, #0
 8010886:	f43f ae83 	beq.w	8010590 <_strtod_l+0x488>
 801088a:	9a05      	ldr	r2, [sp, #20]
 801088c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801088e:	4620      	mov	r0, r4
 8010890:	f7ff fa52 	bl	800fd38 <__mdiff>
 8010894:	4605      	mov	r5, r0
 8010896:	2800      	cmp	r0, #0
 8010898:	f43f ae7a 	beq.w	8010590 <_strtod_l+0x488>
 801089c:	68c3      	ldr	r3, [r0, #12]
 801089e:	930b      	str	r3, [sp, #44]	; 0x2c
 80108a0:	2300      	movs	r3, #0
 80108a2:	60c3      	str	r3, [r0, #12]
 80108a4:	4659      	mov	r1, fp
 80108a6:	f7ff fa2b 	bl	800fd00 <__mcmp>
 80108aa:	2800      	cmp	r0, #0
 80108ac:	da60      	bge.n	8010970 <_strtod_l+0x868>
 80108ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108b0:	ea53 0308 	orrs.w	r3, r3, r8
 80108b4:	f040 8084 	bne.w	80109c0 <_strtod_l+0x8b8>
 80108b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d17f      	bne.n	80109c0 <_strtod_l+0x8b8>
 80108c0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80108c4:	0d1b      	lsrs	r3, r3, #20
 80108c6:	051b      	lsls	r3, r3, #20
 80108c8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80108cc:	d978      	bls.n	80109c0 <_strtod_l+0x8b8>
 80108ce:	696b      	ldr	r3, [r5, #20]
 80108d0:	b913      	cbnz	r3, 80108d8 <_strtod_l+0x7d0>
 80108d2:	692b      	ldr	r3, [r5, #16]
 80108d4:	2b01      	cmp	r3, #1
 80108d6:	dd73      	ble.n	80109c0 <_strtod_l+0x8b8>
 80108d8:	4629      	mov	r1, r5
 80108da:	2201      	movs	r2, #1
 80108dc:	4620      	mov	r0, r4
 80108de:	f7ff f9a3 	bl	800fc28 <__lshift>
 80108e2:	4659      	mov	r1, fp
 80108e4:	4605      	mov	r5, r0
 80108e6:	f7ff fa0b 	bl	800fd00 <__mcmp>
 80108ea:	2800      	cmp	r0, #0
 80108ec:	dd68      	ble.n	80109c0 <_strtod_l+0x8b8>
 80108ee:	9904      	ldr	r1, [sp, #16]
 80108f0:	4a54      	ldr	r2, [pc, #336]	; (8010a44 <_strtod_l+0x93c>)
 80108f2:	464b      	mov	r3, r9
 80108f4:	2900      	cmp	r1, #0
 80108f6:	f000 8084 	beq.w	8010a02 <_strtod_l+0x8fa>
 80108fa:	ea02 0109 	and.w	r1, r2, r9
 80108fe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010902:	dc7e      	bgt.n	8010a02 <_strtod_l+0x8fa>
 8010904:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010908:	f77f aeb3 	ble.w	8010672 <_strtod_l+0x56a>
 801090c:	4b4e      	ldr	r3, [pc, #312]	; (8010a48 <_strtod_l+0x940>)
 801090e:	4640      	mov	r0, r8
 8010910:	4649      	mov	r1, r9
 8010912:	2200      	movs	r2, #0
 8010914:	f7ef fe70 	bl	80005f8 <__aeabi_dmul>
 8010918:	4b4a      	ldr	r3, [pc, #296]	; (8010a44 <_strtod_l+0x93c>)
 801091a:	400b      	ands	r3, r1
 801091c:	4680      	mov	r8, r0
 801091e:	4689      	mov	r9, r1
 8010920:	2b00      	cmp	r3, #0
 8010922:	f47f ae3f 	bne.w	80105a4 <_strtod_l+0x49c>
 8010926:	2322      	movs	r3, #34	; 0x22
 8010928:	6023      	str	r3, [r4, #0]
 801092a:	e63b      	b.n	80105a4 <_strtod_l+0x49c>
 801092c:	f04f 32ff 	mov.w	r2, #4294967295
 8010930:	fa02 f303 	lsl.w	r3, r2, r3
 8010934:	ea03 0808 	and.w	r8, r3, r8
 8010938:	e6e8      	b.n	801070c <_strtod_l+0x604>
 801093a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801093e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8010942:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8010946:	36e2      	adds	r6, #226	; 0xe2
 8010948:	fa01 f306 	lsl.w	r3, r1, r6
 801094c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8010950:	e748      	b.n	80107e4 <_strtod_l+0x6dc>
 8010952:	2100      	movs	r1, #0
 8010954:	2301      	movs	r3, #1
 8010956:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801095a:	e743      	b.n	80107e4 <_strtod_l+0x6dc>
 801095c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801095e:	4632      	mov	r2, r6
 8010960:	4620      	mov	r0, r4
 8010962:	f7ff f961 	bl	800fc28 <__lshift>
 8010966:	9016      	str	r0, [sp, #88]	; 0x58
 8010968:	2800      	cmp	r0, #0
 801096a:	f47f af6b 	bne.w	8010844 <_strtod_l+0x73c>
 801096e:	e60f      	b.n	8010590 <_strtod_l+0x488>
 8010970:	46ca      	mov	sl, r9
 8010972:	d171      	bne.n	8010a58 <_strtod_l+0x950>
 8010974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010976:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801097a:	b352      	cbz	r2, 80109d2 <_strtod_l+0x8ca>
 801097c:	4a33      	ldr	r2, [pc, #204]	; (8010a4c <_strtod_l+0x944>)
 801097e:	4293      	cmp	r3, r2
 8010980:	d12a      	bne.n	80109d8 <_strtod_l+0x8d0>
 8010982:	9b04      	ldr	r3, [sp, #16]
 8010984:	4641      	mov	r1, r8
 8010986:	b1fb      	cbz	r3, 80109c8 <_strtod_l+0x8c0>
 8010988:	4b2e      	ldr	r3, [pc, #184]	; (8010a44 <_strtod_l+0x93c>)
 801098a:	ea09 0303 	and.w	r3, r9, r3
 801098e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010992:	f04f 32ff 	mov.w	r2, #4294967295
 8010996:	d81a      	bhi.n	80109ce <_strtod_l+0x8c6>
 8010998:	0d1b      	lsrs	r3, r3, #20
 801099a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801099e:	fa02 f303 	lsl.w	r3, r2, r3
 80109a2:	4299      	cmp	r1, r3
 80109a4:	d118      	bne.n	80109d8 <_strtod_l+0x8d0>
 80109a6:	4b2a      	ldr	r3, [pc, #168]	; (8010a50 <_strtod_l+0x948>)
 80109a8:	459a      	cmp	sl, r3
 80109aa:	d102      	bne.n	80109b2 <_strtod_l+0x8aa>
 80109ac:	3101      	adds	r1, #1
 80109ae:	f43f adef 	beq.w	8010590 <_strtod_l+0x488>
 80109b2:	4b24      	ldr	r3, [pc, #144]	; (8010a44 <_strtod_l+0x93c>)
 80109b4:	ea0a 0303 	and.w	r3, sl, r3
 80109b8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80109bc:	f04f 0800 	mov.w	r8, #0
 80109c0:	9b04      	ldr	r3, [sp, #16]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d1a2      	bne.n	801090c <_strtod_l+0x804>
 80109c6:	e5ed      	b.n	80105a4 <_strtod_l+0x49c>
 80109c8:	f04f 33ff 	mov.w	r3, #4294967295
 80109cc:	e7e9      	b.n	80109a2 <_strtod_l+0x89a>
 80109ce:	4613      	mov	r3, r2
 80109d0:	e7e7      	b.n	80109a2 <_strtod_l+0x89a>
 80109d2:	ea53 0308 	orrs.w	r3, r3, r8
 80109d6:	d08a      	beq.n	80108ee <_strtod_l+0x7e6>
 80109d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80109da:	b1e3      	cbz	r3, 8010a16 <_strtod_l+0x90e>
 80109dc:	ea13 0f0a 	tst.w	r3, sl
 80109e0:	d0ee      	beq.n	80109c0 <_strtod_l+0x8b8>
 80109e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80109e4:	9a04      	ldr	r2, [sp, #16]
 80109e6:	4640      	mov	r0, r8
 80109e8:	4649      	mov	r1, r9
 80109ea:	b1c3      	cbz	r3, 8010a1e <_strtod_l+0x916>
 80109ec:	f7ff fb6f 	bl	80100ce <sulp>
 80109f0:	4602      	mov	r2, r0
 80109f2:	460b      	mov	r3, r1
 80109f4:	ec51 0b18 	vmov	r0, r1, d8
 80109f8:	f7ef fc48 	bl	800028c <__adddf3>
 80109fc:	4680      	mov	r8, r0
 80109fe:	4689      	mov	r9, r1
 8010a00:	e7de      	b.n	80109c0 <_strtod_l+0x8b8>
 8010a02:	4013      	ands	r3, r2
 8010a04:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010a08:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8010a0c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8010a10:	f04f 38ff 	mov.w	r8, #4294967295
 8010a14:	e7d4      	b.n	80109c0 <_strtod_l+0x8b8>
 8010a16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010a18:	ea13 0f08 	tst.w	r3, r8
 8010a1c:	e7e0      	b.n	80109e0 <_strtod_l+0x8d8>
 8010a1e:	f7ff fb56 	bl	80100ce <sulp>
 8010a22:	4602      	mov	r2, r0
 8010a24:	460b      	mov	r3, r1
 8010a26:	ec51 0b18 	vmov	r0, r1, d8
 8010a2a:	f7ef fc2d 	bl	8000288 <__aeabi_dsub>
 8010a2e:	2200      	movs	r2, #0
 8010a30:	2300      	movs	r3, #0
 8010a32:	4680      	mov	r8, r0
 8010a34:	4689      	mov	r9, r1
 8010a36:	f7f0 f847 	bl	8000ac8 <__aeabi_dcmpeq>
 8010a3a:	2800      	cmp	r0, #0
 8010a3c:	d0c0      	beq.n	80109c0 <_strtod_l+0x8b8>
 8010a3e:	e618      	b.n	8010672 <_strtod_l+0x56a>
 8010a40:	fffffc02 	.word	0xfffffc02
 8010a44:	7ff00000 	.word	0x7ff00000
 8010a48:	39500000 	.word	0x39500000
 8010a4c:	000fffff 	.word	0x000fffff
 8010a50:	7fefffff 	.word	0x7fefffff
 8010a54:	080142c8 	.word	0x080142c8
 8010a58:	4659      	mov	r1, fp
 8010a5a:	4628      	mov	r0, r5
 8010a5c:	f7ff fac0 	bl	800ffe0 <__ratio>
 8010a60:	ec57 6b10 	vmov	r6, r7, d0
 8010a64:	ee10 0a10 	vmov	r0, s0
 8010a68:	2200      	movs	r2, #0
 8010a6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010a6e:	4639      	mov	r1, r7
 8010a70:	f7f0 f83e 	bl	8000af0 <__aeabi_dcmple>
 8010a74:	2800      	cmp	r0, #0
 8010a76:	d071      	beq.n	8010b5c <_strtod_l+0xa54>
 8010a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d17c      	bne.n	8010b78 <_strtod_l+0xa70>
 8010a7e:	f1b8 0f00 	cmp.w	r8, #0
 8010a82:	d15a      	bne.n	8010b3a <_strtod_l+0xa32>
 8010a84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d15d      	bne.n	8010b48 <_strtod_l+0xa40>
 8010a8c:	4b90      	ldr	r3, [pc, #576]	; (8010cd0 <_strtod_l+0xbc8>)
 8010a8e:	2200      	movs	r2, #0
 8010a90:	4630      	mov	r0, r6
 8010a92:	4639      	mov	r1, r7
 8010a94:	f7f0 f822 	bl	8000adc <__aeabi_dcmplt>
 8010a98:	2800      	cmp	r0, #0
 8010a9a:	d15c      	bne.n	8010b56 <_strtod_l+0xa4e>
 8010a9c:	4630      	mov	r0, r6
 8010a9e:	4639      	mov	r1, r7
 8010aa0:	4b8c      	ldr	r3, [pc, #560]	; (8010cd4 <_strtod_l+0xbcc>)
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	f7ef fda8 	bl	80005f8 <__aeabi_dmul>
 8010aa8:	4606      	mov	r6, r0
 8010aaa:	460f      	mov	r7, r1
 8010aac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8010ab0:	9606      	str	r6, [sp, #24]
 8010ab2:	9307      	str	r3, [sp, #28]
 8010ab4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ab8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8010abc:	4b86      	ldr	r3, [pc, #536]	; (8010cd8 <_strtod_l+0xbd0>)
 8010abe:	ea0a 0303 	and.w	r3, sl, r3
 8010ac2:	930d      	str	r3, [sp, #52]	; 0x34
 8010ac4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010ac6:	4b85      	ldr	r3, [pc, #532]	; (8010cdc <_strtod_l+0xbd4>)
 8010ac8:	429a      	cmp	r2, r3
 8010aca:	f040 8090 	bne.w	8010bee <_strtod_l+0xae6>
 8010ace:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8010ad2:	ec49 8b10 	vmov	d0, r8, r9
 8010ad6:	f7ff f9b9 	bl	800fe4c <__ulp>
 8010ada:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ade:	ec51 0b10 	vmov	r0, r1, d0
 8010ae2:	f7ef fd89 	bl	80005f8 <__aeabi_dmul>
 8010ae6:	4642      	mov	r2, r8
 8010ae8:	464b      	mov	r3, r9
 8010aea:	f7ef fbcf 	bl	800028c <__adddf3>
 8010aee:	460b      	mov	r3, r1
 8010af0:	4979      	ldr	r1, [pc, #484]	; (8010cd8 <_strtod_l+0xbd0>)
 8010af2:	4a7b      	ldr	r2, [pc, #492]	; (8010ce0 <_strtod_l+0xbd8>)
 8010af4:	4019      	ands	r1, r3
 8010af6:	4291      	cmp	r1, r2
 8010af8:	4680      	mov	r8, r0
 8010afa:	d944      	bls.n	8010b86 <_strtod_l+0xa7e>
 8010afc:	ee18 2a90 	vmov	r2, s17
 8010b00:	4b78      	ldr	r3, [pc, #480]	; (8010ce4 <_strtod_l+0xbdc>)
 8010b02:	429a      	cmp	r2, r3
 8010b04:	d104      	bne.n	8010b10 <_strtod_l+0xa08>
 8010b06:	ee18 3a10 	vmov	r3, s16
 8010b0a:	3301      	adds	r3, #1
 8010b0c:	f43f ad40 	beq.w	8010590 <_strtod_l+0x488>
 8010b10:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8010ce4 <_strtod_l+0xbdc>
 8010b14:	f04f 38ff 	mov.w	r8, #4294967295
 8010b18:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010b1a:	4620      	mov	r0, r4
 8010b1c:	f7fe fe6a 	bl	800f7f4 <_Bfree>
 8010b20:	9905      	ldr	r1, [sp, #20]
 8010b22:	4620      	mov	r0, r4
 8010b24:	f7fe fe66 	bl	800f7f4 <_Bfree>
 8010b28:	4659      	mov	r1, fp
 8010b2a:	4620      	mov	r0, r4
 8010b2c:	f7fe fe62 	bl	800f7f4 <_Bfree>
 8010b30:	4629      	mov	r1, r5
 8010b32:	4620      	mov	r0, r4
 8010b34:	f7fe fe5e 	bl	800f7f4 <_Bfree>
 8010b38:	e609      	b.n	801074e <_strtod_l+0x646>
 8010b3a:	f1b8 0f01 	cmp.w	r8, #1
 8010b3e:	d103      	bne.n	8010b48 <_strtod_l+0xa40>
 8010b40:	f1b9 0f00 	cmp.w	r9, #0
 8010b44:	f43f ad95 	beq.w	8010672 <_strtod_l+0x56a>
 8010b48:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8010ca0 <_strtod_l+0xb98>
 8010b4c:	4f60      	ldr	r7, [pc, #384]	; (8010cd0 <_strtod_l+0xbc8>)
 8010b4e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010b52:	2600      	movs	r6, #0
 8010b54:	e7ae      	b.n	8010ab4 <_strtod_l+0x9ac>
 8010b56:	4f5f      	ldr	r7, [pc, #380]	; (8010cd4 <_strtod_l+0xbcc>)
 8010b58:	2600      	movs	r6, #0
 8010b5a:	e7a7      	b.n	8010aac <_strtod_l+0x9a4>
 8010b5c:	4b5d      	ldr	r3, [pc, #372]	; (8010cd4 <_strtod_l+0xbcc>)
 8010b5e:	4630      	mov	r0, r6
 8010b60:	4639      	mov	r1, r7
 8010b62:	2200      	movs	r2, #0
 8010b64:	f7ef fd48 	bl	80005f8 <__aeabi_dmul>
 8010b68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010b6a:	4606      	mov	r6, r0
 8010b6c:	460f      	mov	r7, r1
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d09c      	beq.n	8010aac <_strtod_l+0x9a4>
 8010b72:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010b76:	e79d      	b.n	8010ab4 <_strtod_l+0x9ac>
 8010b78:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8010ca8 <_strtod_l+0xba0>
 8010b7c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010b80:	ec57 6b17 	vmov	r6, r7, d7
 8010b84:	e796      	b.n	8010ab4 <_strtod_l+0x9ac>
 8010b86:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8010b8a:	9b04      	ldr	r3, [sp, #16]
 8010b8c:	46ca      	mov	sl, r9
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d1c2      	bne.n	8010b18 <_strtod_l+0xa10>
 8010b92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010b96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010b98:	0d1b      	lsrs	r3, r3, #20
 8010b9a:	051b      	lsls	r3, r3, #20
 8010b9c:	429a      	cmp	r2, r3
 8010b9e:	d1bb      	bne.n	8010b18 <_strtod_l+0xa10>
 8010ba0:	4630      	mov	r0, r6
 8010ba2:	4639      	mov	r1, r7
 8010ba4:	f7f0 f888 	bl	8000cb8 <__aeabi_d2lz>
 8010ba8:	f7ef fcf8 	bl	800059c <__aeabi_l2d>
 8010bac:	4602      	mov	r2, r0
 8010bae:	460b      	mov	r3, r1
 8010bb0:	4630      	mov	r0, r6
 8010bb2:	4639      	mov	r1, r7
 8010bb4:	f7ef fb68 	bl	8000288 <__aeabi_dsub>
 8010bb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010bba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010bbe:	ea43 0308 	orr.w	r3, r3, r8
 8010bc2:	4313      	orrs	r3, r2
 8010bc4:	4606      	mov	r6, r0
 8010bc6:	460f      	mov	r7, r1
 8010bc8:	d054      	beq.n	8010c74 <_strtod_l+0xb6c>
 8010bca:	a339      	add	r3, pc, #228	; (adr r3, 8010cb0 <_strtod_l+0xba8>)
 8010bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bd0:	f7ef ff84 	bl	8000adc <__aeabi_dcmplt>
 8010bd4:	2800      	cmp	r0, #0
 8010bd6:	f47f ace5 	bne.w	80105a4 <_strtod_l+0x49c>
 8010bda:	a337      	add	r3, pc, #220	; (adr r3, 8010cb8 <_strtod_l+0xbb0>)
 8010bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be0:	4630      	mov	r0, r6
 8010be2:	4639      	mov	r1, r7
 8010be4:	f7ef ff98 	bl	8000b18 <__aeabi_dcmpgt>
 8010be8:	2800      	cmp	r0, #0
 8010bea:	d095      	beq.n	8010b18 <_strtod_l+0xa10>
 8010bec:	e4da      	b.n	80105a4 <_strtod_l+0x49c>
 8010bee:	9b04      	ldr	r3, [sp, #16]
 8010bf0:	b333      	cbz	r3, 8010c40 <_strtod_l+0xb38>
 8010bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010bf4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010bf8:	d822      	bhi.n	8010c40 <_strtod_l+0xb38>
 8010bfa:	a331      	add	r3, pc, #196	; (adr r3, 8010cc0 <_strtod_l+0xbb8>)
 8010bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c00:	4630      	mov	r0, r6
 8010c02:	4639      	mov	r1, r7
 8010c04:	f7ef ff74 	bl	8000af0 <__aeabi_dcmple>
 8010c08:	b1a0      	cbz	r0, 8010c34 <_strtod_l+0xb2c>
 8010c0a:	4639      	mov	r1, r7
 8010c0c:	4630      	mov	r0, r6
 8010c0e:	f7ef ffcb 	bl	8000ba8 <__aeabi_d2uiz>
 8010c12:	2801      	cmp	r0, #1
 8010c14:	bf38      	it	cc
 8010c16:	2001      	movcc	r0, #1
 8010c18:	f7ef fc74 	bl	8000504 <__aeabi_ui2d>
 8010c1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c1e:	4606      	mov	r6, r0
 8010c20:	460f      	mov	r7, r1
 8010c22:	bb23      	cbnz	r3, 8010c6e <_strtod_l+0xb66>
 8010c24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010c28:	9010      	str	r0, [sp, #64]	; 0x40
 8010c2a:	9311      	str	r3, [sp, #68]	; 0x44
 8010c2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010c30:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8010c34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010c38:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010c3c:	1a9b      	subs	r3, r3, r2
 8010c3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010c40:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010c44:	eeb0 0a48 	vmov.f32	s0, s16
 8010c48:	eef0 0a68 	vmov.f32	s1, s17
 8010c4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010c50:	f7ff f8fc 	bl	800fe4c <__ulp>
 8010c54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010c58:	ec53 2b10 	vmov	r2, r3, d0
 8010c5c:	f7ef fccc 	bl	80005f8 <__aeabi_dmul>
 8010c60:	ec53 2b18 	vmov	r2, r3, d8
 8010c64:	f7ef fb12 	bl	800028c <__adddf3>
 8010c68:	4680      	mov	r8, r0
 8010c6a:	4689      	mov	r9, r1
 8010c6c:	e78d      	b.n	8010b8a <_strtod_l+0xa82>
 8010c6e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8010c72:	e7db      	b.n	8010c2c <_strtod_l+0xb24>
 8010c74:	a314      	add	r3, pc, #80	; (adr r3, 8010cc8 <_strtod_l+0xbc0>)
 8010c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c7a:	f7ef ff2f 	bl	8000adc <__aeabi_dcmplt>
 8010c7e:	e7b3      	b.n	8010be8 <_strtod_l+0xae0>
 8010c80:	2300      	movs	r3, #0
 8010c82:	930a      	str	r3, [sp, #40]	; 0x28
 8010c84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010c86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010c88:	6013      	str	r3, [r2, #0]
 8010c8a:	f7ff ba7c 	b.w	8010186 <_strtod_l+0x7e>
 8010c8e:	2a65      	cmp	r2, #101	; 0x65
 8010c90:	f43f ab75 	beq.w	801037e <_strtod_l+0x276>
 8010c94:	2a45      	cmp	r2, #69	; 0x45
 8010c96:	f43f ab72 	beq.w	801037e <_strtod_l+0x276>
 8010c9a:	2301      	movs	r3, #1
 8010c9c:	f7ff bbaa 	b.w	80103f4 <_strtod_l+0x2ec>
 8010ca0:	00000000 	.word	0x00000000
 8010ca4:	bff00000 	.word	0xbff00000
 8010ca8:	00000000 	.word	0x00000000
 8010cac:	3ff00000 	.word	0x3ff00000
 8010cb0:	94a03595 	.word	0x94a03595
 8010cb4:	3fdfffff 	.word	0x3fdfffff
 8010cb8:	35afe535 	.word	0x35afe535
 8010cbc:	3fe00000 	.word	0x3fe00000
 8010cc0:	ffc00000 	.word	0xffc00000
 8010cc4:	41dfffff 	.word	0x41dfffff
 8010cc8:	94a03595 	.word	0x94a03595
 8010ccc:	3fcfffff 	.word	0x3fcfffff
 8010cd0:	3ff00000 	.word	0x3ff00000
 8010cd4:	3fe00000 	.word	0x3fe00000
 8010cd8:	7ff00000 	.word	0x7ff00000
 8010cdc:	7fe00000 	.word	0x7fe00000
 8010ce0:	7c9fffff 	.word	0x7c9fffff
 8010ce4:	7fefffff 	.word	0x7fefffff

08010ce8 <_strtod_r>:
 8010ce8:	4b01      	ldr	r3, [pc, #4]	; (8010cf0 <_strtod_r+0x8>)
 8010cea:	f7ff ba0d 	b.w	8010108 <_strtod_l>
 8010cee:	bf00      	nop
 8010cf0:	20000134 	.word	0x20000134

08010cf4 <_strtol_l.constprop.0>:
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cfa:	d001      	beq.n	8010d00 <_strtol_l.constprop.0+0xc>
 8010cfc:	2b24      	cmp	r3, #36	; 0x24
 8010cfe:	d906      	bls.n	8010d0e <_strtol_l.constprop.0+0x1a>
 8010d00:	f7fd fd74 	bl	800e7ec <__errno>
 8010d04:	2316      	movs	r3, #22
 8010d06:	6003      	str	r3, [r0, #0]
 8010d08:	2000      	movs	r0, #0
 8010d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d0e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010df4 <_strtol_l.constprop.0+0x100>
 8010d12:	460d      	mov	r5, r1
 8010d14:	462e      	mov	r6, r5
 8010d16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d1a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8010d1e:	f017 0708 	ands.w	r7, r7, #8
 8010d22:	d1f7      	bne.n	8010d14 <_strtol_l.constprop.0+0x20>
 8010d24:	2c2d      	cmp	r4, #45	; 0x2d
 8010d26:	d132      	bne.n	8010d8e <_strtol_l.constprop.0+0x9a>
 8010d28:	782c      	ldrb	r4, [r5, #0]
 8010d2a:	2701      	movs	r7, #1
 8010d2c:	1cb5      	adds	r5, r6, #2
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d05b      	beq.n	8010dea <_strtol_l.constprop.0+0xf6>
 8010d32:	2b10      	cmp	r3, #16
 8010d34:	d109      	bne.n	8010d4a <_strtol_l.constprop.0+0x56>
 8010d36:	2c30      	cmp	r4, #48	; 0x30
 8010d38:	d107      	bne.n	8010d4a <_strtol_l.constprop.0+0x56>
 8010d3a:	782c      	ldrb	r4, [r5, #0]
 8010d3c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010d40:	2c58      	cmp	r4, #88	; 0x58
 8010d42:	d14d      	bne.n	8010de0 <_strtol_l.constprop.0+0xec>
 8010d44:	786c      	ldrb	r4, [r5, #1]
 8010d46:	2310      	movs	r3, #16
 8010d48:	3502      	adds	r5, #2
 8010d4a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010d4e:	f108 38ff 	add.w	r8, r8, #4294967295
 8010d52:	f04f 0e00 	mov.w	lr, #0
 8010d56:	fbb8 f9f3 	udiv	r9, r8, r3
 8010d5a:	4676      	mov	r6, lr
 8010d5c:	fb03 8a19 	mls	sl, r3, r9, r8
 8010d60:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010d64:	f1bc 0f09 	cmp.w	ip, #9
 8010d68:	d816      	bhi.n	8010d98 <_strtol_l.constprop.0+0xa4>
 8010d6a:	4664      	mov	r4, ip
 8010d6c:	42a3      	cmp	r3, r4
 8010d6e:	dd24      	ble.n	8010dba <_strtol_l.constprop.0+0xc6>
 8010d70:	f1be 3fff 	cmp.w	lr, #4294967295
 8010d74:	d008      	beq.n	8010d88 <_strtol_l.constprop.0+0x94>
 8010d76:	45b1      	cmp	r9, r6
 8010d78:	d31c      	bcc.n	8010db4 <_strtol_l.constprop.0+0xc0>
 8010d7a:	d101      	bne.n	8010d80 <_strtol_l.constprop.0+0x8c>
 8010d7c:	45a2      	cmp	sl, r4
 8010d7e:	db19      	blt.n	8010db4 <_strtol_l.constprop.0+0xc0>
 8010d80:	fb06 4603 	mla	r6, r6, r3, r4
 8010d84:	f04f 0e01 	mov.w	lr, #1
 8010d88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d8c:	e7e8      	b.n	8010d60 <_strtol_l.constprop.0+0x6c>
 8010d8e:	2c2b      	cmp	r4, #43	; 0x2b
 8010d90:	bf04      	itt	eq
 8010d92:	782c      	ldrbeq	r4, [r5, #0]
 8010d94:	1cb5      	addeq	r5, r6, #2
 8010d96:	e7ca      	b.n	8010d2e <_strtol_l.constprop.0+0x3a>
 8010d98:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010d9c:	f1bc 0f19 	cmp.w	ip, #25
 8010da0:	d801      	bhi.n	8010da6 <_strtol_l.constprop.0+0xb2>
 8010da2:	3c37      	subs	r4, #55	; 0x37
 8010da4:	e7e2      	b.n	8010d6c <_strtol_l.constprop.0+0x78>
 8010da6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010daa:	f1bc 0f19 	cmp.w	ip, #25
 8010dae:	d804      	bhi.n	8010dba <_strtol_l.constprop.0+0xc6>
 8010db0:	3c57      	subs	r4, #87	; 0x57
 8010db2:	e7db      	b.n	8010d6c <_strtol_l.constprop.0+0x78>
 8010db4:	f04f 3eff 	mov.w	lr, #4294967295
 8010db8:	e7e6      	b.n	8010d88 <_strtol_l.constprop.0+0x94>
 8010dba:	f1be 3fff 	cmp.w	lr, #4294967295
 8010dbe:	d105      	bne.n	8010dcc <_strtol_l.constprop.0+0xd8>
 8010dc0:	2322      	movs	r3, #34	; 0x22
 8010dc2:	6003      	str	r3, [r0, #0]
 8010dc4:	4646      	mov	r6, r8
 8010dc6:	b942      	cbnz	r2, 8010dda <_strtol_l.constprop.0+0xe6>
 8010dc8:	4630      	mov	r0, r6
 8010dca:	e79e      	b.n	8010d0a <_strtol_l.constprop.0+0x16>
 8010dcc:	b107      	cbz	r7, 8010dd0 <_strtol_l.constprop.0+0xdc>
 8010dce:	4276      	negs	r6, r6
 8010dd0:	2a00      	cmp	r2, #0
 8010dd2:	d0f9      	beq.n	8010dc8 <_strtol_l.constprop.0+0xd4>
 8010dd4:	f1be 0f00 	cmp.w	lr, #0
 8010dd8:	d000      	beq.n	8010ddc <_strtol_l.constprop.0+0xe8>
 8010dda:	1e69      	subs	r1, r5, #1
 8010ddc:	6011      	str	r1, [r2, #0]
 8010dde:	e7f3      	b.n	8010dc8 <_strtol_l.constprop.0+0xd4>
 8010de0:	2430      	movs	r4, #48	; 0x30
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d1b1      	bne.n	8010d4a <_strtol_l.constprop.0+0x56>
 8010de6:	2308      	movs	r3, #8
 8010de8:	e7af      	b.n	8010d4a <_strtol_l.constprop.0+0x56>
 8010dea:	2c30      	cmp	r4, #48	; 0x30
 8010dec:	d0a5      	beq.n	8010d3a <_strtol_l.constprop.0+0x46>
 8010dee:	230a      	movs	r3, #10
 8010df0:	e7ab      	b.n	8010d4a <_strtol_l.constprop.0+0x56>
 8010df2:	bf00      	nop
 8010df4:	080142f1 	.word	0x080142f1

08010df8 <_strtol_r>:
 8010df8:	f7ff bf7c 	b.w	8010cf4 <_strtol_l.constprop.0>

08010dfc <__ssputs_r>:
 8010dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e00:	688e      	ldr	r6, [r1, #8]
 8010e02:	461f      	mov	r7, r3
 8010e04:	42be      	cmp	r6, r7
 8010e06:	680b      	ldr	r3, [r1, #0]
 8010e08:	4682      	mov	sl, r0
 8010e0a:	460c      	mov	r4, r1
 8010e0c:	4690      	mov	r8, r2
 8010e0e:	d82c      	bhi.n	8010e6a <__ssputs_r+0x6e>
 8010e10:	898a      	ldrh	r2, [r1, #12]
 8010e12:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010e16:	d026      	beq.n	8010e66 <__ssputs_r+0x6a>
 8010e18:	6965      	ldr	r5, [r4, #20]
 8010e1a:	6909      	ldr	r1, [r1, #16]
 8010e1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010e20:	eba3 0901 	sub.w	r9, r3, r1
 8010e24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010e28:	1c7b      	adds	r3, r7, #1
 8010e2a:	444b      	add	r3, r9
 8010e2c:	106d      	asrs	r5, r5, #1
 8010e2e:	429d      	cmp	r5, r3
 8010e30:	bf38      	it	cc
 8010e32:	461d      	movcc	r5, r3
 8010e34:	0553      	lsls	r3, r2, #21
 8010e36:	d527      	bpl.n	8010e88 <__ssputs_r+0x8c>
 8010e38:	4629      	mov	r1, r5
 8010e3a:	f7fe fc0f 	bl	800f65c <_malloc_r>
 8010e3e:	4606      	mov	r6, r0
 8010e40:	b360      	cbz	r0, 8010e9c <__ssputs_r+0xa0>
 8010e42:	6921      	ldr	r1, [r4, #16]
 8010e44:	464a      	mov	r2, r9
 8010e46:	f7fd fd06 	bl	800e856 <memcpy>
 8010e4a:	89a3      	ldrh	r3, [r4, #12]
 8010e4c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e54:	81a3      	strh	r3, [r4, #12]
 8010e56:	6126      	str	r6, [r4, #16]
 8010e58:	6165      	str	r5, [r4, #20]
 8010e5a:	444e      	add	r6, r9
 8010e5c:	eba5 0509 	sub.w	r5, r5, r9
 8010e60:	6026      	str	r6, [r4, #0]
 8010e62:	60a5      	str	r5, [r4, #8]
 8010e64:	463e      	mov	r6, r7
 8010e66:	42be      	cmp	r6, r7
 8010e68:	d900      	bls.n	8010e6c <__ssputs_r+0x70>
 8010e6a:	463e      	mov	r6, r7
 8010e6c:	6820      	ldr	r0, [r4, #0]
 8010e6e:	4632      	mov	r2, r6
 8010e70:	4641      	mov	r1, r8
 8010e72:	f000 fd5c 	bl	801192e <memmove>
 8010e76:	68a3      	ldr	r3, [r4, #8]
 8010e78:	1b9b      	subs	r3, r3, r6
 8010e7a:	60a3      	str	r3, [r4, #8]
 8010e7c:	6823      	ldr	r3, [r4, #0]
 8010e7e:	4433      	add	r3, r6
 8010e80:	6023      	str	r3, [r4, #0]
 8010e82:	2000      	movs	r0, #0
 8010e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e88:	462a      	mov	r2, r5
 8010e8a:	f001 f932 	bl	80120f2 <_realloc_r>
 8010e8e:	4606      	mov	r6, r0
 8010e90:	2800      	cmp	r0, #0
 8010e92:	d1e0      	bne.n	8010e56 <__ssputs_r+0x5a>
 8010e94:	6921      	ldr	r1, [r4, #16]
 8010e96:	4650      	mov	r0, sl
 8010e98:	f7fe fb6c 	bl	800f574 <_free_r>
 8010e9c:	230c      	movs	r3, #12
 8010e9e:	f8ca 3000 	str.w	r3, [sl]
 8010ea2:	89a3      	ldrh	r3, [r4, #12]
 8010ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ea8:	81a3      	strh	r3, [r4, #12]
 8010eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8010eae:	e7e9      	b.n	8010e84 <__ssputs_r+0x88>

08010eb0 <_svfiprintf_r>:
 8010eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010eb4:	4698      	mov	r8, r3
 8010eb6:	898b      	ldrh	r3, [r1, #12]
 8010eb8:	061b      	lsls	r3, r3, #24
 8010eba:	b09d      	sub	sp, #116	; 0x74
 8010ebc:	4607      	mov	r7, r0
 8010ebe:	460d      	mov	r5, r1
 8010ec0:	4614      	mov	r4, r2
 8010ec2:	d50e      	bpl.n	8010ee2 <_svfiprintf_r+0x32>
 8010ec4:	690b      	ldr	r3, [r1, #16]
 8010ec6:	b963      	cbnz	r3, 8010ee2 <_svfiprintf_r+0x32>
 8010ec8:	2140      	movs	r1, #64	; 0x40
 8010eca:	f7fe fbc7 	bl	800f65c <_malloc_r>
 8010ece:	6028      	str	r0, [r5, #0]
 8010ed0:	6128      	str	r0, [r5, #16]
 8010ed2:	b920      	cbnz	r0, 8010ede <_svfiprintf_r+0x2e>
 8010ed4:	230c      	movs	r3, #12
 8010ed6:	603b      	str	r3, [r7, #0]
 8010ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8010edc:	e0d0      	b.n	8011080 <_svfiprintf_r+0x1d0>
 8010ede:	2340      	movs	r3, #64	; 0x40
 8010ee0:	616b      	str	r3, [r5, #20]
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8010ee6:	2320      	movs	r3, #32
 8010ee8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010eec:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ef0:	2330      	movs	r3, #48	; 0x30
 8010ef2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011098 <_svfiprintf_r+0x1e8>
 8010ef6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010efa:	f04f 0901 	mov.w	r9, #1
 8010efe:	4623      	mov	r3, r4
 8010f00:	469a      	mov	sl, r3
 8010f02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f06:	b10a      	cbz	r2, 8010f0c <_svfiprintf_r+0x5c>
 8010f08:	2a25      	cmp	r2, #37	; 0x25
 8010f0a:	d1f9      	bne.n	8010f00 <_svfiprintf_r+0x50>
 8010f0c:	ebba 0b04 	subs.w	fp, sl, r4
 8010f10:	d00b      	beq.n	8010f2a <_svfiprintf_r+0x7a>
 8010f12:	465b      	mov	r3, fp
 8010f14:	4622      	mov	r2, r4
 8010f16:	4629      	mov	r1, r5
 8010f18:	4638      	mov	r0, r7
 8010f1a:	f7ff ff6f 	bl	8010dfc <__ssputs_r>
 8010f1e:	3001      	adds	r0, #1
 8010f20:	f000 80a9 	beq.w	8011076 <_svfiprintf_r+0x1c6>
 8010f24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010f26:	445a      	add	r2, fp
 8010f28:	9209      	str	r2, [sp, #36]	; 0x24
 8010f2a:	f89a 3000 	ldrb.w	r3, [sl]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	f000 80a1 	beq.w	8011076 <_svfiprintf_r+0x1c6>
 8010f34:	2300      	movs	r3, #0
 8010f36:	f04f 32ff 	mov.w	r2, #4294967295
 8010f3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f3e:	f10a 0a01 	add.w	sl, sl, #1
 8010f42:	9304      	str	r3, [sp, #16]
 8010f44:	9307      	str	r3, [sp, #28]
 8010f46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010f4a:	931a      	str	r3, [sp, #104]	; 0x68
 8010f4c:	4654      	mov	r4, sl
 8010f4e:	2205      	movs	r2, #5
 8010f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f54:	4850      	ldr	r0, [pc, #320]	; (8011098 <_svfiprintf_r+0x1e8>)
 8010f56:	f7ef f93b 	bl	80001d0 <memchr>
 8010f5a:	9a04      	ldr	r2, [sp, #16]
 8010f5c:	b9d8      	cbnz	r0, 8010f96 <_svfiprintf_r+0xe6>
 8010f5e:	06d0      	lsls	r0, r2, #27
 8010f60:	bf44      	itt	mi
 8010f62:	2320      	movmi	r3, #32
 8010f64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f68:	0711      	lsls	r1, r2, #28
 8010f6a:	bf44      	itt	mi
 8010f6c:	232b      	movmi	r3, #43	; 0x2b
 8010f6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f72:	f89a 3000 	ldrb.w	r3, [sl]
 8010f76:	2b2a      	cmp	r3, #42	; 0x2a
 8010f78:	d015      	beq.n	8010fa6 <_svfiprintf_r+0xf6>
 8010f7a:	9a07      	ldr	r2, [sp, #28]
 8010f7c:	4654      	mov	r4, sl
 8010f7e:	2000      	movs	r0, #0
 8010f80:	f04f 0c0a 	mov.w	ip, #10
 8010f84:	4621      	mov	r1, r4
 8010f86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f8a:	3b30      	subs	r3, #48	; 0x30
 8010f8c:	2b09      	cmp	r3, #9
 8010f8e:	d94d      	bls.n	801102c <_svfiprintf_r+0x17c>
 8010f90:	b1b0      	cbz	r0, 8010fc0 <_svfiprintf_r+0x110>
 8010f92:	9207      	str	r2, [sp, #28]
 8010f94:	e014      	b.n	8010fc0 <_svfiprintf_r+0x110>
 8010f96:	eba0 0308 	sub.w	r3, r0, r8
 8010f9a:	fa09 f303 	lsl.w	r3, r9, r3
 8010f9e:	4313      	orrs	r3, r2
 8010fa0:	9304      	str	r3, [sp, #16]
 8010fa2:	46a2      	mov	sl, r4
 8010fa4:	e7d2      	b.n	8010f4c <_svfiprintf_r+0x9c>
 8010fa6:	9b03      	ldr	r3, [sp, #12]
 8010fa8:	1d19      	adds	r1, r3, #4
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	9103      	str	r1, [sp, #12]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	bfbb      	ittet	lt
 8010fb2:	425b      	neglt	r3, r3
 8010fb4:	f042 0202 	orrlt.w	r2, r2, #2
 8010fb8:	9307      	strge	r3, [sp, #28]
 8010fba:	9307      	strlt	r3, [sp, #28]
 8010fbc:	bfb8      	it	lt
 8010fbe:	9204      	strlt	r2, [sp, #16]
 8010fc0:	7823      	ldrb	r3, [r4, #0]
 8010fc2:	2b2e      	cmp	r3, #46	; 0x2e
 8010fc4:	d10c      	bne.n	8010fe0 <_svfiprintf_r+0x130>
 8010fc6:	7863      	ldrb	r3, [r4, #1]
 8010fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8010fca:	d134      	bne.n	8011036 <_svfiprintf_r+0x186>
 8010fcc:	9b03      	ldr	r3, [sp, #12]
 8010fce:	1d1a      	adds	r2, r3, #4
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	9203      	str	r2, [sp, #12]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	bfb8      	it	lt
 8010fd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8010fdc:	3402      	adds	r4, #2
 8010fde:	9305      	str	r3, [sp, #20]
 8010fe0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80110a8 <_svfiprintf_r+0x1f8>
 8010fe4:	7821      	ldrb	r1, [r4, #0]
 8010fe6:	2203      	movs	r2, #3
 8010fe8:	4650      	mov	r0, sl
 8010fea:	f7ef f8f1 	bl	80001d0 <memchr>
 8010fee:	b138      	cbz	r0, 8011000 <_svfiprintf_r+0x150>
 8010ff0:	9b04      	ldr	r3, [sp, #16]
 8010ff2:	eba0 000a 	sub.w	r0, r0, sl
 8010ff6:	2240      	movs	r2, #64	; 0x40
 8010ff8:	4082      	lsls	r2, r0
 8010ffa:	4313      	orrs	r3, r2
 8010ffc:	3401      	adds	r4, #1
 8010ffe:	9304      	str	r3, [sp, #16]
 8011000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011004:	4825      	ldr	r0, [pc, #148]	; (801109c <_svfiprintf_r+0x1ec>)
 8011006:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801100a:	2206      	movs	r2, #6
 801100c:	f7ef f8e0 	bl	80001d0 <memchr>
 8011010:	2800      	cmp	r0, #0
 8011012:	d038      	beq.n	8011086 <_svfiprintf_r+0x1d6>
 8011014:	4b22      	ldr	r3, [pc, #136]	; (80110a0 <_svfiprintf_r+0x1f0>)
 8011016:	bb1b      	cbnz	r3, 8011060 <_svfiprintf_r+0x1b0>
 8011018:	9b03      	ldr	r3, [sp, #12]
 801101a:	3307      	adds	r3, #7
 801101c:	f023 0307 	bic.w	r3, r3, #7
 8011020:	3308      	adds	r3, #8
 8011022:	9303      	str	r3, [sp, #12]
 8011024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011026:	4433      	add	r3, r6
 8011028:	9309      	str	r3, [sp, #36]	; 0x24
 801102a:	e768      	b.n	8010efe <_svfiprintf_r+0x4e>
 801102c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011030:	460c      	mov	r4, r1
 8011032:	2001      	movs	r0, #1
 8011034:	e7a6      	b.n	8010f84 <_svfiprintf_r+0xd4>
 8011036:	2300      	movs	r3, #0
 8011038:	3401      	adds	r4, #1
 801103a:	9305      	str	r3, [sp, #20]
 801103c:	4619      	mov	r1, r3
 801103e:	f04f 0c0a 	mov.w	ip, #10
 8011042:	4620      	mov	r0, r4
 8011044:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011048:	3a30      	subs	r2, #48	; 0x30
 801104a:	2a09      	cmp	r2, #9
 801104c:	d903      	bls.n	8011056 <_svfiprintf_r+0x1a6>
 801104e:	2b00      	cmp	r3, #0
 8011050:	d0c6      	beq.n	8010fe0 <_svfiprintf_r+0x130>
 8011052:	9105      	str	r1, [sp, #20]
 8011054:	e7c4      	b.n	8010fe0 <_svfiprintf_r+0x130>
 8011056:	fb0c 2101 	mla	r1, ip, r1, r2
 801105a:	4604      	mov	r4, r0
 801105c:	2301      	movs	r3, #1
 801105e:	e7f0      	b.n	8011042 <_svfiprintf_r+0x192>
 8011060:	ab03      	add	r3, sp, #12
 8011062:	9300      	str	r3, [sp, #0]
 8011064:	462a      	mov	r2, r5
 8011066:	4b0f      	ldr	r3, [pc, #60]	; (80110a4 <_svfiprintf_r+0x1f4>)
 8011068:	a904      	add	r1, sp, #16
 801106a:	4638      	mov	r0, r7
 801106c:	f7fc fbd6 	bl	800d81c <_printf_float>
 8011070:	1c42      	adds	r2, r0, #1
 8011072:	4606      	mov	r6, r0
 8011074:	d1d6      	bne.n	8011024 <_svfiprintf_r+0x174>
 8011076:	89ab      	ldrh	r3, [r5, #12]
 8011078:	065b      	lsls	r3, r3, #25
 801107a:	f53f af2d 	bmi.w	8010ed8 <_svfiprintf_r+0x28>
 801107e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011080:	b01d      	add	sp, #116	; 0x74
 8011082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011086:	ab03      	add	r3, sp, #12
 8011088:	9300      	str	r3, [sp, #0]
 801108a:	462a      	mov	r2, r5
 801108c:	4b05      	ldr	r3, [pc, #20]	; (80110a4 <_svfiprintf_r+0x1f4>)
 801108e:	a904      	add	r1, sp, #16
 8011090:	4638      	mov	r0, r7
 8011092:	f7fc fe67 	bl	800dd64 <_printf_i>
 8011096:	e7eb      	b.n	8011070 <_svfiprintf_r+0x1c0>
 8011098:	080143f1 	.word	0x080143f1
 801109c:	080143fb 	.word	0x080143fb
 80110a0:	0800d81d 	.word	0x0800d81d
 80110a4:	08010dfd 	.word	0x08010dfd
 80110a8:	080143f7 	.word	0x080143f7

080110ac <_sungetc_r>:
 80110ac:	b538      	push	{r3, r4, r5, lr}
 80110ae:	1c4b      	adds	r3, r1, #1
 80110b0:	4614      	mov	r4, r2
 80110b2:	d103      	bne.n	80110bc <_sungetc_r+0x10>
 80110b4:	f04f 35ff 	mov.w	r5, #4294967295
 80110b8:	4628      	mov	r0, r5
 80110ba:	bd38      	pop	{r3, r4, r5, pc}
 80110bc:	8993      	ldrh	r3, [r2, #12]
 80110be:	f023 0320 	bic.w	r3, r3, #32
 80110c2:	8193      	strh	r3, [r2, #12]
 80110c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80110c6:	6852      	ldr	r2, [r2, #4]
 80110c8:	b2cd      	uxtb	r5, r1
 80110ca:	b18b      	cbz	r3, 80110f0 <_sungetc_r+0x44>
 80110cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80110ce:	4293      	cmp	r3, r2
 80110d0:	dd08      	ble.n	80110e4 <_sungetc_r+0x38>
 80110d2:	6823      	ldr	r3, [r4, #0]
 80110d4:	1e5a      	subs	r2, r3, #1
 80110d6:	6022      	str	r2, [r4, #0]
 80110d8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80110dc:	6863      	ldr	r3, [r4, #4]
 80110de:	3301      	adds	r3, #1
 80110e0:	6063      	str	r3, [r4, #4]
 80110e2:	e7e9      	b.n	80110b8 <_sungetc_r+0xc>
 80110e4:	4621      	mov	r1, r4
 80110e6:	f000 fbe8 	bl	80118ba <__submore>
 80110ea:	2800      	cmp	r0, #0
 80110ec:	d0f1      	beq.n	80110d2 <_sungetc_r+0x26>
 80110ee:	e7e1      	b.n	80110b4 <_sungetc_r+0x8>
 80110f0:	6921      	ldr	r1, [r4, #16]
 80110f2:	6823      	ldr	r3, [r4, #0]
 80110f4:	b151      	cbz	r1, 801110c <_sungetc_r+0x60>
 80110f6:	4299      	cmp	r1, r3
 80110f8:	d208      	bcs.n	801110c <_sungetc_r+0x60>
 80110fa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80110fe:	42a9      	cmp	r1, r5
 8011100:	d104      	bne.n	801110c <_sungetc_r+0x60>
 8011102:	3b01      	subs	r3, #1
 8011104:	3201      	adds	r2, #1
 8011106:	6023      	str	r3, [r4, #0]
 8011108:	6062      	str	r2, [r4, #4]
 801110a:	e7d5      	b.n	80110b8 <_sungetc_r+0xc>
 801110c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8011110:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011114:	6363      	str	r3, [r4, #52]	; 0x34
 8011116:	2303      	movs	r3, #3
 8011118:	63a3      	str	r3, [r4, #56]	; 0x38
 801111a:	4623      	mov	r3, r4
 801111c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011120:	6023      	str	r3, [r4, #0]
 8011122:	2301      	movs	r3, #1
 8011124:	e7dc      	b.n	80110e0 <_sungetc_r+0x34>

08011126 <__ssrefill_r>:
 8011126:	b510      	push	{r4, lr}
 8011128:	460c      	mov	r4, r1
 801112a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801112c:	b169      	cbz	r1, 801114a <__ssrefill_r+0x24>
 801112e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011132:	4299      	cmp	r1, r3
 8011134:	d001      	beq.n	801113a <__ssrefill_r+0x14>
 8011136:	f7fe fa1d 	bl	800f574 <_free_r>
 801113a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801113c:	6063      	str	r3, [r4, #4]
 801113e:	2000      	movs	r0, #0
 8011140:	6360      	str	r0, [r4, #52]	; 0x34
 8011142:	b113      	cbz	r3, 801114a <__ssrefill_r+0x24>
 8011144:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011146:	6023      	str	r3, [r4, #0]
 8011148:	bd10      	pop	{r4, pc}
 801114a:	6923      	ldr	r3, [r4, #16]
 801114c:	6023      	str	r3, [r4, #0]
 801114e:	2300      	movs	r3, #0
 8011150:	6063      	str	r3, [r4, #4]
 8011152:	89a3      	ldrh	r3, [r4, #12]
 8011154:	f043 0320 	orr.w	r3, r3, #32
 8011158:	81a3      	strh	r3, [r4, #12]
 801115a:	f04f 30ff 	mov.w	r0, #4294967295
 801115e:	e7f3      	b.n	8011148 <__ssrefill_r+0x22>

08011160 <__ssvfiscanf_r>:
 8011160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011164:	460c      	mov	r4, r1
 8011166:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801116a:	2100      	movs	r1, #0
 801116c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8011170:	49a6      	ldr	r1, [pc, #664]	; (801140c <__ssvfiscanf_r+0x2ac>)
 8011172:	91a0      	str	r1, [sp, #640]	; 0x280
 8011174:	f10d 0804 	add.w	r8, sp, #4
 8011178:	49a5      	ldr	r1, [pc, #660]	; (8011410 <__ssvfiscanf_r+0x2b0>)
 801117a:	4fa6      	ldr	r7, [pc, #664]	; (8011414 <__ssvfiscanf_r+0x2b4>)
 801117c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8011418 <__ssvfiscanf_r+0x2b8>
 8011180:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8011184:	4606      	mov	r6, r0
 8011186:	91a1      	str	r1, [sp, #644]	; 0x284
 8011188:	9300      	str	r3, [sp, #0]
 801118a:	7813      	ldrb	r3, [r2, #0]
 801118c:	2b00      	cmp	r3, #0
 801118e:	f000 815a 	beq.w	8011446 <__ssvfiscanf_r+0x2e6>
 8011192:	5cf9      	ldrb	r1, [r7, r3]
 8011194:	f011 0108 	ands.w	r1, r1, #8
 8011198:	f102 0501 	add.w	r5, r2, #1
 801119c:	d019      	beq.n	80111d2 <__ssvfiscanf_r+0x72>
 801119e:	6863      	ldr	r3, [r4, #4]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	dd0f      	ble.n	80111c4 <__ssvfiscanf_r+0x64>
 80111a4:	6823      	ldr	r3, [r4, #0]
 80111a6:	781a      	ldrb	r2, [r3, #0]
 80111a8:	5cba      	ldrb	r2, [r7, r2]
 80111aa:	0712      	lsls	r2, r2, #28
 80111ac:	d401      	bmi.n	80111b2 <__ssvfiscanf_r+0x52>
 80111ae:	462a      	mov	r2, r5
 80111b0:	e7eb      	b.n	801118a <__ssvfiscanf_r+0x2a>
 80111b2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80111b4:	3201      	adds	r2, #1
 80111b6:	9245      	str	r2, [sp, #276]	; 0x114
 80111b8:	6862      	ldr	r2, [r4, #4]
 80111ba:	3301      	adds	r3, #1
 80111bc:	3a01      	subs	r2, #1
 80111be:	6062      	str	r2, [r4, #4]
 80111c0:	6023      	str	r3, [r4, #0]
 80111c2:	e7ec      	b.n	801119e <__ssvfiscanf_r+0x3e>
 80111c4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80111c6:	4621      	mov	r1, r4
 80111c8:	4630      	mov	r0, r6
 80111ca:	4798      	blx	r3
 80111cc:	2800      	cmp	r0, #0
 80111ce:	d0e9      	beq.n	80111a4 <__ssvfiscanf_r+0x44>
 80111d0:	e7ed      	b.n	80111ae <__ssvfiscanf_r+0x4e>
 80111d2:	2b25      	cmp	r3, #37	; 0x25
 80111d4:	d012      	beq.n	80111fc <__ssvfiscanf_r+0x9c>
 80111d6:	469a      	mov	sl, r3
 80111d8:	6863      	ldr	r3, [r4, #4]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	f340 8091 	ble.w	8011302 <__ssvfiscanf_r+0x1a2>
 80111e0:	6822      	ldr	r2, [r4, #0]
 80111e2:	7813      	ldrb	r3, [r2, #0]
 80111e4:	4553      	cmp	r3, sl
 80111e6:	f040 812e 	bne.w	8011446 <__ssvfiscanf_r+0x2e6>
 80111ea:	6863      	ldr	r3, [r4, #4]
 80111ec:	3b01      	subs	r3, #1
 80111ee:	6063      	str	r3, [r4, #4]
 80111f0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80111f2:	3201      	adds	r2, #1
 80111f4:	3301      	adds	r3, #1
 80111f6:	6022      	str	r2, [r4, #0]
 80111f8:	9345      	str	r3, [sp, #276]	; 0x114
 80111fa:	e7d8      	b.n	80111ae <__ssvfiscanf_r+0x4e>
 80111fc:	9141      	str	r1, [sp, #260]	; 0x104
 80111fe:	9143      	str	r1, [sp, #268]	; 0x10c
 8011200:	7853      	ldrb	r3, [r2, #1]
 8011202:	2b2a      	cmp	r3, #42	; 0x2a
 8011204:	bf02      	ittt	eq
 8011206:	2310      	moveq	r3, #16
 8011208:	1c95      	addeq	r5, r2, #2
 801120a:	9341      	streq	r3, [sp, #260]	; 0x104
 801120c:	220a      	movs	r2, #10
 801120e:	46aa      	mov	sl, r5
 8011210:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8011214:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8011218:	2b09      	cmp	r3, #9
 801121a:	d91c      	bls.n	8011256 <__ssvfiscanf_r+0xf6>
 801121c:	487e      	ldr	r0, [pc, #504]	; (8011418 <__ssvfiscanf_r+0x2b8>)
 801121e:	2203      	movs	r2, #3
 8011220:	f7ee ffd6 	bl	80001d0 <memchr>
 8011224:	b138      	cbz	r0, 8011236 <__ssvfiscanf_r+0xd6>
 8011226:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011228:	eba0 0009 	sub.w	r0, r0, r9
 801122c:	2301      	movs	r3, #1
 801122e:	4083      	lsls	r3, r0
 8011230:	4313      	orrs	r3, r2
 8011232:	9341      	str	r3, [sp, #260]	; 0x104
 8011234:	4655      	mov	r5, sl
 8011236:	f815 3b01 	ldrb.w	r3, [r5], #1
 801123a:	2b78      	cmp	r3, #120	; 0x78
 801123c:	d806      	bhi.n	801124c <__ssvfiscanf_r+0xec>
 801123e:	2b57      	cmp	r3, #87	; 0x57
 8011240:	d810      	bhi.n	8011264 <__ssvfiscanf_r+0x104>
 8011242:	2b25      	cmp	r3, #37	; 0x25
 8011244:	d0c7      	beq.n	80111d6 <__ssvfiscanf_r+0x76>
 8011246:	d857      	bhi.n	80112f8 <__ssvfiscanf_r+0x198>
 8011248:	2b00      	cmp	r3, #0
 801124a:	d065      	beq.n	8011318 <__ssvfiscanf_r+0x1b8>
 801124c:	2303      	movs	r3, #3
 801124e:	9347      	str	r3, [sp, #284]	; 0x11c
 8011250:	230a      	movs	r3, #10
 8011252:	9342      	str	r3, [sp, #264]	; 0x108
 8011254:	e076      	b.n	8011344 <__ssvfiscanf_r+0x1e4>
 8011256:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8011258:	fb02 1103 	mla	r1, r2, r3, r1
 801125c:	3930      	subs	r1, #48	; 0x30
 801125e:	9143      	str	r1, [sp, #268]	; 0x10c
 8011260:	4655      	mov	r5, sl
 8011262:	e7d4      	b.n	801120e <__ssvfiscanf_r+0xae>
 8011264:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8011268:	2a20      	cmp	r2, #32
 801126a:	d8ef      	bhi.n	801124c <__ssvfiscanf_r+0xec>
 801126c:	a101      	add	r1, pc, #4	; (adr r1, 8011274 <__ssvfiscanf_r+0x114>)
 801126e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011272:	bf00      	nop
 8011274:	08011327 	.word	0x08011327
 8011278:	0801124d 	.word	0x0801124d
 801127c:	0801124d 	.word	0x0801124d
 8011280:	08011385 	.word	0x08011385
 8011284:	0801124d 	.word	0x0801124d
 8011288:	0801124d 	.word	0x0801124d
 801128c:	0801124d 	.word	0x0801124d
 8011290:	0801124d 	.word	0x0801124d
 8011294:	0801124d 	.word	0x0801124d
 8011298:	0801124d 	.word	0x0801124d
 801129c:	0801124d 	.word	0x0801124d
 80112a0:	0801139b 	.word	0x0801139b
 80112a4:	08011381 	.word	0x08011381
 80112a8:	080112ff 	.word	0x080112ff
 80112ac:	080112ff 	.word	0x080112ff
 80112b0:	080112ff 	.word	0x080112ff
 80112b4:	0801124d 	.word	0x0801124d
 80112b8:	0801133d 	.word	0x0801133d
 80112bc:	0801124d 	.word	0x0801124d
 80112c0:	0801124d 	.word	0x0801124d
 80112c4:	0801124d 	.word	0x0801124d
 80112c8:	0801124d 	.word	0x0801124d
 80112cc:	080113ab 	.word	0x080113ab
 80112d0:	08011379 	.word	0x08011379
 80112d4:	0801131f 	.word	0x0801131f
 80112d8:	0801124d 	.word	0x0801124d
 80112dc:	0801124d 	.word	0x0801124d
 80112e0:	080113a7 	.word	0x080113a7
 80112e4:	0801124d 	.word	0x0801124d
 80112e8:	08011381 	.word	0x08011381
 80112ec:	0801124d 	.word	0x0801124d
 80112f0:	0801124d 	.word	0x0801124d
 80112f4:	08011327 	.word	0x08011327
 80112f8:	3b45      	subs	r3, #69	; 0x45
 80112fa:	2b02      	cmp	r3, #2
 80112fc:	d8a6      	bhi.n	801124c <__ssvfiscanf_r+0xec>
 80112fe:	2305      	movs	r3, #5
 8011300:	e01f      	b.n	8011342 <__ssvfiscanf_r+0x1e2>
 8011302:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011304:	4621      	mov	r1, r4
 8011306:	4630      	mov	r0, r6
 8011308:	4798      	blx	r3
 801130a:	2800      	cmp	r0, #0
 801130c:	f43f af68 	beq.w	80111e0 <__ssvfiscanf_r+0x80>
 8011310:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011312:	2800      	cmp	r0, #0
 8011314:	f040 808d 	bne.w	8011432 <__ssvfiscanf_r+0x2d2>
 8011318:	f04f 30ff 	mov.w	r0, #4294967295
 801131c:	e08f      	b.n	801143e <__ssvfiscanf_r+0x2de>
 801131e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011320:	f042 0220 	orr.w	r2, r2, #32
 8011324:	9241      	str	r2, [sp, #260]	; 0x104
 8011326:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011328:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801132c:	9241      	str	r2, [sp, #260]	; 0x104
 801132e:	2210      	movs	r2, #16
 8011330:	2b6f      	cmp	r3, #111	; 0x6f
 8011332:	9242      	str	r2, [sp, #264]	; 0x108
 8011334:	bf34      	ite	cc
 8011336:	2303      	movcc	r3, #3
 8011338:	2304      	movcs	r3, #4
 801133a:	e002      	b.n	8011342 <__ssvfiscanf_r+0x1e2>
 801133c:	2300      	movs	r3, #0
 801133e:	9342      	str	r3, [sp, #264]	; 0x108
 8011340:	2303      	movs	r3, #3
 8011342:	9347      	str	r3, [sp, #284]	; 0x11c
 8011344:	6863      	ldr	r3, [r4, #4]
 8011346:	2b00      	cmp	r3, #0
 8011348:	dd3d      	ble.n	80113c6 <__ssvfiscanf_r+0x266>
 801134a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801134c:	0659      	lsls	r1, r3, #25
 801134e:	d404      	bmi.n	801135a <__ssvfiscanf_r+0x1fa>
 8011350:	6823      	ldr	r3, [r4, #0]
 8011352:	781a      	ldrb	r2, [r3, #0]
 8011354:	5cba      	ldrb	r2, [r7, r2]
 8011356:	0712      	lsls	r2, r2, #28
 8011358:	d43c      	bmi.n	80113d4 <__ssvfiscanf_r+0x274>
 801135a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801135c:	2b02      	cmp	r3, #2
 801135e:	dc4b      	bgt.n	80113f8 <__ssvfiscanf_r+0x298>
 8011360:	466b      	mov	r3, sp
 8011362:	4622      	mov	r2, r4
 8011364:	a941      	add	r1, sp, #260	; 0x104
 8011366:	4630      	mov	r0, r6
 8011368:	f000 f872 	bl	8011450 <_scanf_chars>
 801136c:	2801      	cmp	r0, #1
 801136e:	d06a      	beq.n	8011446 <__ssvfiscanf_r+0x2e6>
 8011370:	2802      	cmp	r0, #2
 8011372:	f47f af1c 	bne.w	80111ae <__ssvfiscanf_r+0x4e>
 8011376:	e7cb      	b.n	8011310 <__ssvfiscanf_r+0x1b0>
 8011378:	2308      	movs	r3, #8
 801137a:	9342      	str	r3, [sp, #264]	; 0x108
 801137c:	2304      	movs	r3, #4
 801137e:	e7e0      	b.n	8011342 <__ssvfiscanf_r+0x1e2>
 8011380:	220a      	movs	r2, #10
 8011382:	e7d5      	b.n	8011330 <__ssvfiscanf_r+0x1d0>
 8011384:	4629      	mov	r1, r5
 8011386:	4640      	mov	r0, r8
 8011388:	f000 fa5e 	bl	8011848 <__sccl>
 801138c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801138e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011392:	9341      	str	r3, [sp, #260]	; 0x104
 8011394:	4605      	mov	r5, r0
 8011396:	2301      	movs	r3, #1
 8011398:	e7d3      	b.n	8011342 <__ssvfiscanf_r+0x1e2>
 801139a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801139c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80113a0:	9341      	str	r3, [sp, #260]	; 0x104
 80113a2:	2300      	movs	r3, #0
 80113a4:	e7cd      	b.n	8011342 <__ssvfiscanf_r+0x1e2>
 80113a6:	2302      	movs	r3, #2
 80113a8:	e7cb      	b.n	8011342 <__ssvfiscanf_r+0x1e2>
 80113aa:	9841      	ldr	r0, [sp, #260]	; 0x104
 80113ac:	06c3      	lsls	r3, r0, #27
 80113ae:	f53f aefe 	bmi.w	80111ae <__ssvfiscanf_r+0x4e>
 80113b2:	9b00      	ldr	r3, [sp, #0]
 80113b4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80113b6:	1d19      	adds	r1, r3, #4
 80113b8:	9100      	str	r1, [sp, #0]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	07c0      	lsls	r0, r0, #31
 80113be:	bf4c      	ite	mi
 80113c0:	801a      	strhmi	r2, [r3, #0]
 80113c2:	601a      	strpl	r2, [r3, #0]
 80113c4:	e6f3      	b.n	80111ae <__ssvfiscanf_r+0x4e>
 80113c6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80113c8:	4621      	mov	r1, r4
 80113ca:	4630      	mov	r0, r6
 80113cc:	4798      	blx	r3
 80113ce:	2800      	cmp	r0, #0
 80113d0:	d0bb      	beq.n	801134a <__ssvfiscanf_r+0x1ea>
 80113d2:	e79d      	b.n	8011310 <__ssvfiscanf_r+0x1b0>
 80113d4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80113d6:	3201      	adds	r2, #1
 80113d8:	9245      	str	r2, [sp, #276]	; 0x114
 80113da:	6862      	ldr	r2, [r4, #4]
 80113dc:	3a01      	subs	r2, #1
 80113de:	2a00      	cmp	r2, #0
 80113e0:	6062      	str	r2, [r4, #4]
 80113e2:	dd02      	ble.n	80113ea <__ssvfiscanf_r+0x28a>
 80113e4:	3301      	adds	r3, #1
 80113e6:	6023      	str	r3, [r4, #0]
 80113e8:	e7b2      	b.n	8011350 <__ssvfiscanf_r+0x1f0>
 80113ea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80113ec:	4621      	mov	r1, r4
 80113ee:	4630      	mov	r0, r6
 80113f0:	4798      	blx	r3
 80113f2:	2800      	cmp	r0, #0
 80113f4:	d0ac      	beq.n	8011350 <__ssvfiscanf_r+0x1f0>
 80113f6:	e78b      	b.n	8011310 <__ssvfiscanf_r+0x1b0>
 80113f8:	2b04      	cmp	r3, #4
 80113fa:	dc0f      	bgt.n	801141c <__ssvfiscanf_r+0x2bc>
 80113fc:	466b      	mov	r3, sp
 80113fe:	4622      	mov	r2, r4
 8011400:	a941      	add	r1, sp, #260	; 0x104
 8011402:	4630      	mov	r0, r6
 8011404:	f000 f87e 	bl	8011504 <_scanf_i>
 8011408:	e7b0      	b.n	801136c <__ssvfiscanf_r+0x20c>
 801140a:	bf00      	nop
 801140c:	080110ad 	.word	0x080110ad
 8011410:	08011127 	.word	0x08011127
 8011414:	080142f1 	.word	0x080142f1
 8011418:	080143f7 	.word	0x080143f7
 801141c:	4b0b      	ldr	r3, [pc, #44]	; (801144c <__ssvfiscanf_r+0x2ec>)
 801141e:	2b00      	cmp	r3, #0
 8011420:	f43f aec5 	beq.w	80111ae <__ssvfiscanf_r+0x4e>
 8011424:	466b      	mov	r3, sp
 8011426:	4622      	mov	r2, r4
 8011428:	a941      	add	r1, sp, #260	; 0x104
 801142a:	4630      	mov	r0, r6
 801142c:	f7fc fdbc 	bl	800dfa8 <_scanf_float>
 8011430:	e79c      	b.n	801136c <__ssvfiscanf_r+0x20c>
 8011432:	89a3      	ldrh	r3, [r4, #12]
 8011434:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011438:	bf18      	it	ne
 801143a:	f04f 30ff 	movne.w	r0, #4294967295
 801143e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8011442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011446:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011448:	e7f9      	b.n	801143e <__ssvfiscanf_r+0x2de>
 801144a:	bf00      	nop
 801144c:	0800dfa9 	.word	0x0800dfa9

08011450 <_scanf_chars>:
 8011450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011454:	4615      	mov	r5, r2
 8011456:	688a      	ldr	r2, [r1, #8]
 8011458:	4680      	mov	r8, r0
 801145a:	460c      	mov	r4, r1
 801145c:	b932      	cbnz	r2, 801146c <_scanf_chars+0x1c>
 801145e:	698a      	ldr	r2, [r1, #24]
 8011460:	2a00      	cmp	r2, #0
 8011462:	bf0c      	ite	eq
 8011464:	2201      	moveq	r2, #1
 8011466:	f04f 32ff 	movne.w	r2, #4294967295
 801146a:	608a      	str	r2, [r1, #8]
 801146c:	6822      	ldr	r2, [r4, #0]
 801146e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8011500 <_scanf_chars+0xb0>
 8011472:	06d1      	lsls	r1, r2, #27
 8011474:	bf5f      	itttt	pl
 8011476:	681a      	ldrpl	r2, [r3, #0]
 8011478:	1d11      	addpl	r1, r2, #4
 801147a:	6019      	strpl	r1, [r3, #0]
 801147c:	6816      	ldrpl	r6, [r2, #0]
 801147e:	2700      	movs	r7, #0
 8011480:	69a0      	ldr	r0, [r4, #24]
 8011482:	b188      	cbz	r0, 80114a8 <_scanf_chars+0x58>
 8011484:	2801      	cmp	r0, #1
 8011486:	d107      	bne.n	8011498 <_scanf_chars+0x48>
 8011488:	682a      	ldr	r2, [r5, #0]
 801148a:	7811      	ldrb	r1, [r2, #0]
 801148c:	6962      	ldr	r2, [r4, #20]
 801148e:	5c52      	ldrb	r2, [r2, r1]
 8011490:	b952      	cbnz	r2, 80114a8 <_scanf_chars+0x58>
 8011492:	2f00      	cmp	r7, #0
 8011494:	d031      	beq.n	80114fa <_scanf_chars+0xaa>
 8011496:	e022      	b.n	80114de <_scanf_chars+0x8e>
 8011498:	2802      	cmp	r0, #2
 801149a:	d120      	bne.n	80114de <_scanf_chars+0x8e>
 801149c:	682b      	ldr	r3, [r5, #0]
 801149e:	781b      	ldrb	r3, [r3, #0]
 80114a0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80114a4:	071b      	lsls	r3, r3, #28
 80114a6:	d41a      	bmi.n	80114de <_scanf_chars+0x8e>
 80114a8:	6823      	ldr	r3, [r4, #0]
 80114aa:	06da      	lsls	r2, r3, #27
 80114ac:	bf5e      	ittt	pl
 80114ae:	682b      	ldrpl	r3, [r5, #0]
 80114b0:	781b      	ldrbpl	r3, [r3, #0]
 80114b2:	f806 3b01 	strbpl.w	r3, [r6], #1
 80114b6:	682a      	ldr	r2, [r5, #0]
 80114b8:	686b      	ldr	r3, [r5, #4]
 80114ba:	3201      	adds	r2, #1
 80114bc:	602a      	str	r2, [r5, #0]
 80114be:	68a2      	ldr	r2, [r4, #8]
 80114c0:	3b01      	subs	r3, #1
 80114c2:	3a01      	subs	r2, #1
 80114c4:	606b      	str	r3, [r5, #4]
 80114c6:	3701      	adds	r7, #1
 80114c8:	60a2      	str	r2, [r4, #8]
 80114ca:	b142      	cbz	r2, 80114de <_scanf_chars+0x8e>
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	dcd7      	bgt.n	8011480 <_scanf_chars+0x30>
 80114d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80114d4:	4629      	mov	r1, r5
 80114d6:	4640      	mov	r0, r8
 80114d8:	4798      	blx	r3
 80114da:	2800      	cmp	r0, #0
 80114dc:	d0d0      	beq.n	8011480 <_scanf_chars+0x30>
 80114de:	6823      	ldr	r3, [r4, #0]
 80114e0:	f013 0310 	ands.w	r3, r3, #16
 80114e4:	d105      	bne.n	80114f2 <_scanf_chars+0xa2>
 80114e6:	68e2      	ldr	r2, [r4, #12]
 80114e8:	3201      	adds	r2, #1
 80114ea:	60e2      	str	r2, [r4, #12]
 80114ec:	69a2      	ldr	r2, [r4, #24]
 80114ee:	b102      	cbz	r2, 80114f2 <_scanf_chars+0xa2>
 80114f0:	7033      	strb	r3, [r6, #0]
 80114f2:	6923      	ldr	r3, [r4, #16]
 80114f4:	443b      	add	r3, r7
 80114f6:	6123      	str	r3, [r4, #16]
 80114f8:	2000      	movs	r0, #0
 80114fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114fe:	bf00      	nop
 8011500:	080142f1 	.word	0x080142f1

08011504 <_scanf_i>:
 8011504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011508:	4698      	mov	r8, r3
 801150a:	4b74      	ldr	r3, [pc, #464]	; (80116dc <_scanf_i+0x1d8>)
 801150c:	460c      	mov	r4, r1
 801150e:	4682      	mov	sl, r0
 8011510:	4616      	mov	r6, r2
 8011512:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011516:	b087      	sub	sp, #28
 8011518:	ab03      	add	r3, sp, #12
 801151a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801151e:	4b70      	ldr	r3, [pc, #448]	; (80116e0 <_scanf_i+0x1dc>)
 8011520:	69a1      	ldr	r1, [r4, #24]
 8011522:	4a70      	ldr	r2, [pc, #448]	; (80116e4 <_scanf_i+0x1e0>)
 8011524:	2903      	cmp	r1, #3
 8011526:	bf18      	it	ne
 8011528:	461a      	movne	r2, r3
 801152a:	68a3      	ldr	r3, [r4, #8]
 801152c:	9201      	str	r2, [sp, #4]
 801152e:	1e5a      	subs	r2, r3, #1
 8011530:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011534:	bf88      	it	hi
 8011536:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801153a:	4627      	mov	r7, r4
 801153c:	bf82      	ittt	hi
 801153e:	eb03 0905 	addhi.w	r9, r3, r5
 8011542:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011546:	60a3      	strhi	r3, [r4, #8]
 8011548:	f857 3b1c 	ldr.w	r3, [r7], #28
 801154c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8011550:	bf98      	it	ls
 8011552:	f04f 0900 	movls.w	r9, #0
 8011556:	6023      	str	r3, [r4, #0]
 8011558:	463d      	mov	r5, r7
 801155a:	f04f 0b00 	mov.w	fp, #0
 801155e:	6831      	ldr	r1, [r6, #0]
 8011560:	ab03      	add	r3, sp, #12
 8011562:	7809      	ldrb	r1, [r1, #0]
 8011564:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011568:	2202      	movs	r2, #2
 801156a:	f7ee fe31 	bl	80001d0 <memchr>
 801156e:	b328      	cbz	r0, 80115bc <_scanf_i+0xb8>
 8011570:	f1bb 0f01 	cmp.w	fp, #1
 8011574:	d159      	bne.n	801162a <_scanf_i+0x126>
 8011576:	6862      	ldr	r2, [r4, #4]
 8011578:	b92a      	cbnz	r2, 8011586 <_scanf_i+0x82>
 801157a:	6822      	ldr	r2, [r4, #0]
 801157c:	2308      	movs	r3, #8
 801157e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011582:	6063      	str	r3, [r4, #4]
 8011584:	6022      	str	r2, [r4, #0]
 8011586:	6822      	ldr	r2, [r4, #0]
 8011588:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801158c:	6022      	str	r2, [r4, #0]
 801158e:	68a2      	ldr	r2, [r4, #8]
 8011590:	1e51      	subs	r1, r2, #1
 8011592:	60a1      	str	r1, [r4, #8]
 8011594:	b192      	cbz	r2, 80115bc <_scanf_i+0xb8>
 8011596:	6832      	ldr	r2, [r6, #0]
 8011598:	1c51      	adds	r1, r2, #1
 801159a:	6031      	str	r1, [r6, #0]
 801159c:	7812      	ldrb	r2, [r2, #0]
 801159e:	f805 2b01 	strb.w	r2, [r5], #1
 80115a2:	6872      	ldr	r2, [r6, #4]
 80115a4:	3a01      	subs	r2, #1
 80115a6:	2a00      	cmp	r2, #0
 80115a8:	6072      	str	r2, [r6, #4]
 80115aa:	dc07      	bgt.n	80115bc <_scanf_i+0xb8>
 80115ac:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80115b0:	4631      	mov	r1, r6
 80115b2:	4650      	mov	r0, sl
 80115b4:	4790      	blx	r2
 80115b6:	2800      	cmp	r0, #0
 80115b8:	f040 8085 	bne.w	80116c6 <_scanf_i+0x1c2>
 80115bc:	f10b 0b01 	add.w	fp, fp, #1
 80115c0:	f1bb 0f03 	cmp.w	fp, #3
 80115c4:	d1cb      	bne.n	801155e <_scanf_i+0x5a>
 80115c6:	6863      	ldr	r3, [r4, #4]
 80115c8:	b90b      	cbnz	r3, 80115ce <_scanf_i+0xca>
 80115ca:	230a      	movs	r3, #10
 80115cc:	6063      	str	r3, [r4, #4]
 80115ce:	6863      	ldr	r3, [r4, #4]
 80115d0:	4945      	ldr	r1, [pc, #276]	; (80116e8 <_scanf_i+0x1e4>)
 80115d2:	6960      	ldr	r0, [r4, #20]
 80115d4:	1ac9      	subs	r1, r1, r3
 80115d6:	f000 f937 	bl	8011848 <__sccl>
 80115da:	f04f 0b00 	mov.w	fp, #0
 80115de:	68a3      	ldr	r3, [r4, #8]
 80115e0:	6822      	ldr	r2, [r4, #0]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d03d      	beq.n	8011662 <_scanf_i+0x15e>
 80115e6:	6831      	ldr	r1, [r6, #0]
 80115e8:	6960      	ldr	r0, [r4, #20]
 80115ea:	f891 c000 	ldrb.w	ip, [r1]
 80115ee:	f810 000c 	ldrb.w	r0, [r0, ip]
 80115f2:	2800      	cmp	r0, #0
 80115f4:	d035      	beq.n	8011662 <_scanf_i+0x15e>
 80115f6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80115fa:	d124      	bne.n	8011646 <_scanf_i+0x142>
 80115fc:	0510      	lsls	r0, r2, #20
 80115fe:	d522      	bpl.n	8011646 <_scanf_i+0x142>
 8011600:	f10b 0b01 	add.w	fp, fp, #1
 8011604:	f1b9 0f00 	cmp.w	r9, #0
 8011608:	d003      	beq.n	8011612 <_scanf_i+0x10e>
 801160a:	3301      	adds	r3, #1
 801160c:	f109 39ff 	add.w	r9, r9, #4294967295
 8011610:	60a3      	str	r3, [r4, #8]
 8011612:	6873      	ldr	r3, [r6, #4]
 8011614:	3b01      	subs	r3, #1
 8011616:	2b00      	cmp	r3, #0
 8011618:	6073      	str	r3, [r6, #4]
 801161a:	dd1b      	ble.n	8011654 <_scanf_i+0x150>
 801161c:	6833      	ldr	r3, [r6, #0]
 801161e:	3301      	adds	r3, #1
 8011620:	6033      	str	r3, [r6, #0]
 8011622:	68a3      	ldr	r3, [r4, #8]
 8011624:	3b01      	subs	r3, #1
 8011626:	60a3      	str	r3, [r4, #8]
 8011628:	e7d9      	b.n	80115de <_scanf_i+0xda>
 801162a:	f1bb 0f02 	cmp.w	fp, #2
 801162e:	d1ae      	bne.n	801158e <_scanf_i+0x8a>
 8011630:	6822      	ldr	r2, [r4, #0]
 8011632:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8011636:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801163a:	d1bf      	bne.n	80115bc <_scanf_i+0xb8>
 801163c:	2310      	movs	r3, #16
 801163e:	6063      	str	r3, [r4, #4]
 8011640:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8011644:	e7a2      	b.n	801158c <_scanf_i+0x88>
 8011646:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801164a:	6022      	str	r2, [r4, #0]
 801164c:	780b      	ldrb	r3, [r1, #0]
 801164e:	f805 3b01 	strb.w	r3, [r5], #1
 8011652:	e7de      	b.n	8011612 <_scanf_i+0x10e>
 8011654:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011658:	4631      	mov	r1, r6
 801165a:	4650      	mov	r0, sl
 801165c:	4798      	blx	r3
 801165e:	2800      	cmp	r0, #0
 8011660:	d0df      	beq.n	8011622 <_scanf_i+0x11e>
 8011662:	6823      	ldr	r3, [r4, #0]
 8011664:	05d9      	lsls	r1, r3, #23
 8011666:	d50d      	bpl.n	8011684 <_scanf_i+0x180>
 8011668:	42bd      	cmp	r5, r7
 801166a:	d909      	bls.n	8011680 <_scanf_i+0x17c>
 801166c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011670:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011674:	4632      	mov	r2, r6
 8011676:	4650      	mov	r0, sl
 8011678:	4798      	blx	r3
 801167a:	f105 39ff 	add.w	r9, r5, #4294967295
 801167e:	464d      	mov	r5, r9
 8011680:	42bd      	cmp	r5, r7
 8011682:	d028      	beq.n	80116d6 <_scanf_i+0x1d2>
 8011684:	6822      	ldr	r2, [r4, #0]
 8011686:	f012 0210 	ands.w	r2, r2, #16
 801168a:	d113      	bne.n	80116b4 <_scanf_i+0x1b0>
 801168c:	702a      	strb	r2, [r5, #0]
 801168e:	6863      	ldr	r3, [r4, #4]
 8011690:	9e01      	ldr	r6, [sp, #4]
 8011692:	4639      	mov	r1, r7
 8011694:	4650      	mov	r0, sl
 8011696:	47b0      	blx	r6
 8011698:	f8d8 3000 	ldr.w	r3, [r8]
 801169c:	6821      	ldr	r1, [r4, #0]
 801169e:	1d1a      	adds	r2, r3, #4
 80116a0:	f8c8 2000 	str.w	r2, [r8]
 80116a4:	f011 0f20 	tst.w	r1, #32
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	d00f      	beq.n	80116cc <_scanf_i+0x1c8>
 80116ac:	6018      	str	r0, [r3, #0]
 80116ae:	68e3      	ldr	r3, [r4, #12]
 80116b0:	3301      	adds	r3, #1
 80116b2:	60e3      	str	r3, [r4, #12]
 80116b4:	6923      	ldr	r3, [r4, #16]
 80116b6:	1bed      	subs	r5, r5, r7
 80116b8:	445d      	add	r5, fp
 80116ba:	442b      	add	r3, r5
 80116bc:	6123      	str	r3, [r4, #16]
 80116be:	2000      	movs	r0, #0
 80116c0:	b007      	add	sp, #28
 80116c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116c6:	f04f 0b00 	mov.w	fp, #0
 80116ca:	e7ca      	b.n	8011662 <_scanf_i+0x15e>
 80116cc:	07ca      	lsls	r2, r1, #31
 80116ce:	bf4c      	ite	mi
 80116d0:	8018      	strhmi	r0, [r3, #0]
 80116d2:	6018      	strpl	r0, [r3, #0]
 80116d4:	e7eb      	b.n	80116ae <_scanf_i+0x1aa>
 80116d6:	2001      	movs	r0, #1
 80116d8:	e7f2      	b.n	80116c0 <_scanf_i+0x1bc>
 80116da:	bf00      	nop
 80116dc:	08014028 	.word	0x08014028
 80116e0:	08012235 	.word	0x08012235
 80116e4:	08010df9 	.word	0x08010df9
 80116e8:	08014412 	.word	0x08014412

080116ec <__sflush_r>:
 80116ec:	898a      	ldrh	r2, [r1, #12]
 80116ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116f2:	4605      	mov	r5, r0
 80116f4:	0710      	lsls	r0, r2, #28
 80116f6:	460c      	mov	r4, r1
 80116f8:	d458      	bmi.n	80117ac <__sflush_r+0xc0>
 80116fa:	684b      	ldr	r3, [r1, #4]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	dc05      	bgt.n	801170c <__sflush_r+0x20>
 8011700:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011702:	2b00      	cmp	r3, #0
 8011704:	dc02      	bgt.n	801170c <__sflush_r+0x20>
 8011706:	2000      	movs	r0, #0
 8011708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801170c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801170e:	2e00      	cmp	r6, #0
 8011710:	d0f9      	beq.n	8011706 <__sflush_r+0x1a>
 8011712:	2300      	movs	r3, #0
 8011714:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011718:	682f      	ldr	r7, [r5, #0]
 801171a:	6a21      	ldr	r1, [r4, #32]
 801171c:	602b      	str	r3, [r5, #0]
 801171e:	d032      	beq.n	8011786 <__sflush_r+0x9a>
 8011720:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011722:	89a3      	ldrh	r3, [r4, #12]
 8011724:	075a      	lsls	r2, r3, #29
 8011726:	d505      	bpl.n	8011734 <__sflush_r+0x48>
 8011728:	6863      	ldr	r3, [r4, #4]
 801172a:	1ac0      	subs	r0, r0, r3
 801172c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801172e:	b10b      	cbz	r3, 8011734 <__sflush_r+0x48>
 8011730:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011732:	1ac0      	subs	r0, r0, r3
 8011734:	2300      	movs	r3, #0
 8011736:	4602      	mov	r2, r0
 8011738:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801173a:	6a21      	ldr	r1, [r4, #32]
 801173c:	4628      	mov	r0, r5
 801173e:	47b0      	blx	r6
 8011740:	1c43      	adds	r3, r0, #1
 8011742:	89a3      	ldrh	r3, [r4, #12]
 8011744:	d106      	bne.n	8011754 <__sflush_r+0x68>
 8011746:	6829      	ldr	r1, [r5, #0]
 8011748:	291d      	cmp	r1, #29
 801174a:	d82b      	bhi.n	80117a4 <__sflush_r+0xb8>
 801174c:	4a29      	ldr	r2, [pc, #164]	; (80117f4 <__sflush_r+0x108>)
 801174e:	410a      	asrs	r2, r1
 8011750:	07d6      	lsls	r6, r2, #31
 8011752:	d427      	bmi.n	80117a4 <__sflush_r+0xb8>
 8011754:	2200      	movs	r2, #0
 8011756:	6062      	str	r2, [r4, #4]
 8011758:	04d9      	lsls	r1, r3, #19
 801175a:	6922      	ldr	r2, [r4, #16]
 801175c:	6022      	str	r2, [r4, #0]
 801175e:	d504      	bpl.n	801176a <__sflush_r+0x7e>
 8011760:	1c42      	adds	r2, r0, #1
 8011762:	d101      	bne.n	8011768 <__sflush_r+0x7c>
 8011764:	682b      	ldr	r3, [r5, #0]
 8011766:	b903      	cbnz	r3, 801176a <__sflush_r+0x7e>
 8011768:	6560      	str	r0, [r4, #84]	; 0x54
 801176a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801176c:	602f      	str	r7, [r5, #0]
 801176e:	2900      	cmp	r1, #0
 8011770:	d0c9      	beq.n	8011706 <__sflush_r+0x1a>
 8011772:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011776:	4299      	cmp	r1, r3
 8011778:	d002      	beq.n	8011780 <__sflush_r+0x94>
 801177a:	4628      	mov	r0, r5
 801177c:	f7fd fefa 	bl	800f574 <_free_r>
 8011780:	2000      	movs	r0, #0
 8011782:	6360      	str	r0, [r4, #52]	; 0x34
 8011784:	e7c0      	b.n	8011708 <__sflush_r+0x1c>
 8011786:	2301      	movs	r3, #1
 8011788:	4628      	mov	r0, r5
 801178a:	47b0      	blx	r6
 801178c:	1c41      	adds	r1, r0, #1
 801178e:	d1c8      	bne.n	8011722 <__sflush_r+0x36>
 8011790:	682b      	ldr	r3, [r5, #0]
 8011792:	2b00      	cmp	r3, #0
 8011794:	d0c5      	beq.n	8011722 <__sflush_r+0x36>
 8011796:	2b1d      	cmp	r3, #29
 8011798:	d001      	beq.n	801179e <__sflush_r+0xb2>
 801179a:	2b16      	cmp	r3, #22
 801179c:	d101      	bne.n	80117a2 <__sflush_r+0xb6>
 801179e:	602f      	str	r7, [r5, #0]
 80117a0:	e7b1      	b.n	8011706 <__sflush_r+0x1a>
 80117a2:	89a3      	ldrh	r3, [r4, #12]
 80117a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117a8:	81a3      	strh	r3, [r4, #12]
 80117aa:	e7ad      	b.n	8011708 <__sflush_r+0x1c>
 80117ac:	690f      	ldr	r7, [r1, #16]
 80117ae:	2f00      	cmp	r7, #0
 80117b0:	d0a9      	beq.n	8011706 <__sflush_r+0x1a>
 80117b2:	0793      	lsls	r3, r2, #30
 80117b4:	680e      	ldr	r6, [r1, #0]
 80117b6:	bf08      	it	eq
 80117b8:	694b      	ldreq	r3, [r1, #20]
 80117ba:	600f      	str	r7, [r1, #0]
 80117bc:	bf18      	it	ne
 80117be:	2300      	movne	r3, #0
 80117c0:	eba6 0807 	sub.w	r8, r6, r7
 80117c4:	608b      	str	r3, [r1, #8]
 80117c6:	f1b8 0f00 	cmp.w	r8, #0
 80117ca:	dd9c      	ble.n	8011706 <__sflush_r+0x1a>
 80117cc:	6a21      	ldr	r1, [r4, #32]
 80117ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80117d0:	4643      	mov	r3, r8
 80117d2:	463a      	mov	r2, r7
 80117d4:	4628      	mov	r0, r5
 80117d6:	47b0      	blx	r6
 80117d8:	2800      	cmp	r0, #0
 80117da:	dc06      	bgt.n	80117ea <__sflush_r+0xfe>
 80117dc:	89a3      	ldrh	r3, [r4, #12]
 80117de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117e2:	81a3      	strh	r3, [r4, #12]
 80117e4:	f04f 30ff 	mov.w	r0, #4294967295
 80117e8:	e78e      	b.n	8011708 <__sflush_r+0x1c>
 80117ea:	4407      	add	r7, r0
 80117ec:	eba8 0800 	sub.w	r8, r8, r0
 80117f0:	e7e9      	b.n	80117c6 <__sflush_r+0xda>
 80117f2:	bf00      	nop
 80117f4:	dfbffffe 	.word	0xdfbffffe

080117f8 <_fflush_r>:
 80117f8:	b538      	push	{r3, r4, r5, lr}
 80117fa:	690b      	ldr	r3, [r1, #16]
 80117fc:	4605      	mov	r5, r0
 80117fe:	460c      	mov	r4, r1
 8011800:	b913      	cbnz	r3, 8011808 <_fflush_r+0x10>
 8011802:	2500      	movs	r5, #0
 8011804:	4628      	mov	r0, r5
 8011806:	bd38      	pop	{r3, r4, r5, pc}
 8011808:	b118      	cbz	r0, 8011812 <_fflush_r+0x1a>
 801180a:	6a03      	ldr	r3, [r0, #32]
 801180c:	b90b      	cbnz	r3, 8011812 <_fflush_r+0x1a>
 801180e:	f7fc fe67 	bl	800e4e0 <__sinit>
 8011812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011816:	2b00      	cmp	r3, #0
 8011818:	d0f3      	beq.n	8011802 <_fflush_r+0xa>
 801181a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801181c:	07d0      	lsls	r0, r2, #31
 801181e:	d404      	bmi.n	801182a <_fflush_r+0x32>
 8011820:	0599      	lsls	r1, r3, #22
 8011822:	d402      	bmi.n	801182a <_fflush_r+0x32>
 8011824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011826:	f7fd f80c 	bl	800e842 <__retarget_lock_acquire_recursive>
 801182a:	4628      	mov	r0, r5
 801182c:	4621      	mov	r1, r4
 801182e:	f7ff ff5d 	bl	80116ec <__sflush_r>
 8011832:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011834:	07da      	lsls	r2, r3, #31
 8011836:	4605      	mov	r5, r0
 8011838:	d4e4      	bmi.n	8011804 <_fflush_r+0xc>
 801183a:	89a3      	ldrh	r3, [r4, #12]
 801183c:	059b      	lsls	r3, r3, #22
 801183e:	d4e1      	bmi.n	8011804 <_fflush_r+0xc>
 8011840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011842:	f7fc ffff 	bl	800e844 <__retarget_lock_release_recursive>
 8011846:	e7dd      	b.n	8011804 <_fflush_r+0xc>

08011848 <__sccl>:
 8011848:	b570      	push	{r4, r5, r6, lr}
 801184a:	780b      	ldrb	r3, [r1, #0]
 801184c:	4604      	mov	r4, r0
 801184e:	2b5e      	cmp	r3, #94	; 0x5e
 8011850:	bf0b      	itete	eq
 8011852:	784b      	ldrbeq	r3, [r1, #1]
 8011854:	1c4a      	addne	r2, r1, #1
 8011856:	1c8a      	addeq	r2, r1, #2
 8011858:	2100      	movne	r1, #0
 801185a:	bf08      	it	eq
 801185c:	2101      	moveq	r1, #1
 801185e:	3801      	subs	r0, #1
 8011860:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8011864:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011868:	42a8      	cmp	r0, r5
 801186a:	d1fb      	bne.n	8011864 <__sccl+0x1c>
 801186c:	b90b      	cbnz	r3, 8011872 <__sccl+0x2a>
 801186e:	1e50      	subs	r0, r2, #1
 8011870:	bd70      	pop	{r4, r5, r6, pc}
 8011872:	f081 0101 	eor.w	r1, r1, #1
 8011876:	54e1      	strb	r1, [r4, r3]
 8011878:	4610      	mov	r0, r2
 801187a:	4602      	mov	r2, r0
 801187c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011880:	2d2d      	cmp	r5, #45	; 0x2d
 8011882:	d005      	beq.n	8011890 <__sccl+0x48>
 8011884:	2d5d      	cmp	r5, #93	; 0x5d
 8011886:	d016      	beq.n	80118b6 <__sccl+0x6e>
 8011888:	2d00      	cmp	r5, #0
 801188a:	d0f1      	beq.n	8011870 <__sccl+0x28>
 801188c:	462b      	mov	r3, r5
 801188e:	e7f2      	b.n	8011876 <__sccl+0x2e>
 8011890:	7846      	ldrb	r6, [r0, #1]
 8011892:	2e5d      	cmp	r6, #93	; 0x5d
 8011894:	d0fa      	beq.n	801188c <__sccl+0x44>
 8011896:	42b3      	cmp	r3, r6
 8011898:	dcf8      	bgt.n	801188c <__sccl+0x44>
 801189a:	3002      	adds	r0, #2
 801189c:	461a      	mov	r2, r3
 801189e:	3201      	adds	r2, #1
 80118a0:	4296      	cmp	r6, r2
 80118a2:	54a1      	strb	r1, [r4, r2]
 80118a4:	dcfb      	bgt.n	801189e <__sccl+0x56>
 80118a6:	1af2      	subs	r2, r6, r3
 80118a8:	3a01      	subs	r2, #1
 80118aa:	1c5d      	adds	r5, r3, #1
 80118ac:	42b3      	cmp	r3, r6
 80118ae:	bfa8      	it	ge
 80118b0:	2200      	movge	r2, #0
 80118b2:	18ab      	adds	r3, r5, r2
 80118b4:	e7e1      	b.n	801187a <__sccl+0x32>
 80118b6:	4610      	mov	r0, r2
 80118b8:	e7da      	b.n	8011870 <__sccl+0x28>

080118ba <__submore>:
 80118ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118be:	460c      	mov	r4, r1
 80118c0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80118c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80118c6:	4299      	cmp	r1, r3
 80118c8:	d11d      	bne.n	8011906 <__submore+0x4c>
 80118ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80118ce:	f7fd fec5 	bl	800f65c <_malloc_r>
 80118d2:	b918      	cbnz	r0, 80118dc <__submore+0x22>
 80118d4:	f04f 30ff 	mov.w	r0, #4294967295
 80118d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80118e0:	63a3      	str	r3, [r4, #56]	; 0x38
 80118e2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80118e6:	6360      	str	r0, [r4, #52]	; 0x34
 80118e8:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80118ec:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80118f0:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80118f4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80118f8:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80118fc:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011900:	6020      	str	r0, [r4, #0]
 8011902:	2000      	movs	r0, #0
 8011904:	e7e8      	b.n	80118d8 <__submore+0x1e>
 8011906:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8011908:	0077      	lsls	r7, r6, #1
 801190a:	463a      	mov	r2, r7
 801190c:	f000 fbf1 	bl	80120f2 <_realloc_r>
 8011910:	4605      	mov	r5, r0
 8011912:	2800      	cmp	r0, #0
 8011914:	d0de      	beq.n	80118d4 <__submore+0x1a>
 8011916:	eb00 0806 	add.w	r8, r0, r6
 801191a:	4601      	mov	r1, r0
 801191c:	4632      	mov	r2, r6
 801191e:	4640      	mov	r0, r8
 8011920:	f7fc ff99 	bl	800e856 <memcpy>
 8011924:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8011928:	f8c4 8000 	str.w	r8, [r4]
 801192c:	e7e9      	b.n	8011902 <__submore+0x48>

0801192e <memmove>:
 801192e:	4288      	cmp	r0, r1
 8011930:	b510      	push	{r4, lr}
 8011932:	eb01 0402 	add.w	r4, r1, r2
 8011936:	d902      	bls.n	801193e <memmove+0x10>
 8011938:	4284      	cmp	r4, r0
 801193a:	4623      	mov	r3, r4
 801193c:	d807      	bhi.n	801194e <memmove+0x20>
 801193e:	1e43      	subs	r3, r0, #1
 8011940:	42a1      	cmp	r1, r4
 8011942:	d008      	beq.n	8011956 <memmove+0x28>
 8011944:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011948:	f803 2f01 	strb.w	r2, [r3, #1]!
 801194c:	e7f8      	b.n	8011940 <memmove+0x12>
 801194e:	4402      	add	r2, r0
 8011950:	4601      	mov	r1, r0
 8011952:	428a      	cmp	r2, r1
 8011954:	d100      	bne.n	8011958 <memmove+0x2a>
 8011956:	bd10      	pop	{r4, pc}
 8011958:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801195c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011960:	e7f7      	b.n	8011952 <memmove+0x24>

08011962 <strncmp>:
 8011962:	b510      	push	{r4, lr}
 8011964:	b16a      	cbz	r2, 8011982 <strncmp+0x20>
 8011966:	3901      	subs	r1, #1
 8011968:	1884      	adds	r4, r0, r2
 801196a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801196e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011972:	429a      	cmp	r2, r3
 8011974:	d103      	bne.n	801197e <strncmp+0x1c>
 8011976:	42a0      	cmp	r0, r4
 8011978:	d001      	beq.n	801197e <strncmp+0x1c>
 801197a:	2a00      	cmp	r2, #0
 801197c:	d1f5      	bne.n	801196a <strncmp+0x8>
 801197e:	1ad0      	subs	r0, r2, r3
 8011980:	bd10      	pop	{r4, pc}
 8011982:	4610      	mov	r0, r2
 8011984:	e7fc      	b.n	8011980 <strncmp+0x1e>
	...

08011988 <_sbrk_r>:
 8011988:	b538      	push	{r3, r4, r5, lr}
 801198a:	4d06      	ldr	r5, [pc, #24]	; (80119a4 <_sbrk_r+0x1c>)
 801198c:	2300      	movs	r3, #0
 801198e:	4604      	mov	r4, r0
 8011990:	4608      	mov	r0, r1
 8011992:	602b      	str	r3, [r5, #0]
 8011994:	f7f2 f8be 	bl	8003b14 <_sbrk>
 8011998:	1c43      	adds	r3, r0, #1
 801199a:	d102      	bne.n	80119a2 <_sbrk_r+0x1a>
 801199c:	682b      	ldr	r3, [r5, #0]
 801199e:	b103      	cbz	r3, 80119a2 <_sbrk_r+0x1a>
 80119a0:	6023      	str	r3, [r4, #0]
 80119a2:	bd38      	pop	{r3, r4, r5, pc}
 80119a4:	20008c60 	.word	0x20008c60

080119a8 <nan>:
 80119a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80119b0 <nan+0x8>
 80119ac:	4770      	bx	lr
 80119ae:	bf00      	nop
 80119b0:	00000000 	.word	0x00000000
 80119b4:	7ff80000 	.word	0x7ff80000

080119b8 <__assert_func>:
 80119b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80119ba:	4614      	mov	r4, r2
 80119bc:	461a      	mov	r2, r3
 80119be:	4b09      	ldr	r3, [pc, #36]	; (80119e4 <__assert_func+0x2c>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	4605      	mov	r5, r0
 80119c4:	68d8      	ldr	r0, [r3, #12]
 80119c6:	b14c      	cbz	r4, 80119dc <__assert_func+0x24>
 80119c8:	4b07      	ldr	r3, [pc, #28]	; (80119e8 <__assert_func+0x30>)
 80119ca:	9100      	str	r1, [sp, #0]
 80119cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80119d0:	4906      	ldr	r1, [pc, #24]	; (80119ec <__assert_func+0x34>)
 80119d2:	462b      	mov	r3, r5
 80119d4:	f000 fc3e 	bl	8012254 <fiprintf>
 80119d8:	f000 fc4e 	bl	8012278 <abort>
 80119dc:	4b04      	ldr	r3, [pc, #16]	; (80119f0 <__assert_func+0x38>)
 80119de:	461c      	mov	r4, r3
 80119e0:	e7f3      	b.n	80119ca <__assert_func+0x12>
 80119e2:	bf00      	nop
 80119e4:	20000130 	.word	0x20000130
 80119e8:	08014425 	.word	0x08014425
 80119ec:	08014432 	.word	0x08014432
 80119f0:	08014460 	.word	0x08014460

080119f4 <_calloc_r>:
 80119f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80119f6:	fba1 2402 	umull	r2, r4, r1, r2
 80119fa:	b94c      	cbnz	r4, 8011a10 <_calloc_r+0x1c>
 80119fc:	4611      	mov	r1, r2
 80119fe:	9201      	str	r2, [sp, #4]
 8011a00:	f7fd fe2c 	bl	800f65c <_malloc_r>
 8011a04:	9a01      	ldr	r2, [sp, #4]
 8011a06:	4605      	mov	r5, r0
 8011a08:	b930      	cbnz	r0, 8011a18 <_calloc_r+0x24>
 8011a0a:	4628      	mov	r0, r5
 8011a0c:	b003      	add	sp, #12
 8011a0e:	bd30      	pop	{r4, r5, pc}
 8011a10:	220c      	movs	r2, #12
 8011a12:	6002      	str	r2, [r0, #0]
 8011a14:	2500      	movs	r5, #0
 8011a16:	e7f8      	b.n	8011a0a <_calloc_r+0x16>
 8011a18:	4621      	mov	r1, r4
 8011a1a:	f7fc fe28 	bl	800e66e <memset>
 8011a1e:	e7f4      	b.n	8011a0a <_calloc_r+0x16>

08011a20 <rshift>:
 8011a20:	6903      	ldr	r3, [r0, #16]
 8011a22:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011a26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a2a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011a2e:	f100 0414 	add.w	r4, r0, #20
 8011a32:	dd45      	ble.n	8011ac0 <rshift+0xa0>
 8011a34:	f011 011f 	ands.w	r1, r1, #31
 8011a38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011a3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011a40:	d10c      	bne.n	8011a5c <rshift+0x3c>
 8011a42:	f100 0710 	add.w	r7, r0, #16
 8011a46:	4629      	mov	r1, r5
 8011a48:	42b1      	cmp	r1, r6
 8011a4a:	d334      	bcc.n	8011ab6 <rshift+0x96>
 8011a4c:	1a9b      	subs	r3, r3, r2
 8011a4e:	009b      	lsls	r3, r3, #2
 8011a50:	1eea      	subs	r2, r5, #3
 8011a52:	4296      	cmp	r6, r2
 8011a54:	bf38      	it	cc
 8011a56:	2300      	movcc	r3, #0
 8011a58:	4423      	add	r3, r4
 8011a5a:	e015      	b.n	8011a88 <rshift+0x68>
 8011a5c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011a60:	f1c1 0820 	rsb	r8, r1, #32
 8011a64:	40cf      	lsrs	r7, r1
 8011a66:	f105 0e04 	add.w	lr, r5, #4
 8011a6a:	46a1      	mov	r9, r4
 8011a6c:	4576      	cmp	r6, lr
 8011a6e:	46f4      	mov	ip, lr
 8011a70:	d815      	bhi.n	8011a9e <rshift+0x7e>
 8011a72:	1a9a      	subs	r2, r3, r2
 8011a74:	0092      	lsls	r2, r2, #2
 8011a76:	3a04      	subs	r2, #4
 8011a78:	3501      	adds	r5, #1
 8011a7a:	42ae      	cmp	r6, r5
 8011a7c:	bf38      	it	cc
 8011a7e:	2200      	movcc	r2, #0
 8011a80:	18a3      	adds	r3, r4, r2
 8011a82:	50a7      	str	r7, [r4, r2]
 8011a84:	b107      	cbz	r7, 8011a88 <rshift+0x68>
 8011a86:	3304      	adds	r3, #4
 8011a88:	1b1a      	subs	r2, r3, r4
 8011a8a:	42a3      	cmp	r3, r4
 8011a8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011a90:	bf08      	it	eq
 8011a92:	2300      	moveq	r3, #0
 8011a94:	6102      	str	r2, [r0, #16]
 8011a96:	bf08      	it	eq
 8011a98:	6143      	streq	r3, [r0, #20]
 8011a9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a9e:	f8dc c000 	ldr.w	ip, [ip]
 8011aa2:	fa0c fc08 	lsl.w	ip, ip, r8
 8011aa6:	ea4c 0707 	orr.w	r7, ip, r7
 8011aaa:	f849 7b04 	str.w	r7, [r9], #4
 8011aae:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011ab2:	40cf      	lsrs	r7, r1
 8011ab4:	e7da      	b.n	8011a6c <rshift+0x4c>
 8011ab6:	f851 cb04 	ldr.w	ip, [r1], #4
 8011aba:	f847 cf04 	str.w	ip, [r7, #4]!
 8011abe:	e7c3      	b.n	8011a48 <rshift+0x28>
 8011ac0:	4623      	mov	r3, r4
 8011ac2:	e7e1      	b.n	8011a88 <rshift+0x68>

08011ac4 <__hexdig_fun>:
 8011ac4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011ac8:	2b09      	cmp	r3, #9
 8011aca:	d802      	bhi.n	8011ad2 <__hexdig_fun+0xe>
 8011acc:	3820      	subs	r0, #32
 8011ace:	b2c0      	uxtb	r0, r0
 8011ad0:	4770      	bx	lr
 8011ad2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011ad6:	2b05      	cmp	r3, #5
 8011ad8:	d801      	bhi.n	8011ade <__hexdig_fun+0x1a>
 8011ada:	3847      	subs	r0, #71	; 0x47
 8011adc:	e7f7      	b.n	8011ace <__hexdig_fun+0xa>
 8011ade:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011ae2:	2b05      	cmp	r3, #5
 8011ae4:	d801      	bhi.n	8011aea <__hexdig_fun+0x26>
 8011ae6:	3827      	subs	r0, #39	; 0x27
 8011ae8:	e7f1      	b.n	8011ace <__hexdig_fun+0xa>
 8011aea:	2000      	movs	r0, #0
 8011aec:	4770      	bx	lr
	...

08011af0 <__gethex>:
 8011af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011af4:	4617      	mov	r7, r2
 8011af6:	680a      	ldr	r2, [r1, #0]
 8011af8:	b085      	sub	sp, #20
 8011afa:	f102 0b02 	add.w	fp, r2, #2
 8011afe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011b02:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011b06:	4681      	mov	r9, r0
 8011b08:	468a      	mov	sl, r1
 8011b0a:	9302      	str	r3, [sp, #8]
 8011b0c:	32fe      	adds	r2, #254	; 0xfe
 8011b0e:	eb02 030b 	add.w	r3, r2, fp
 8011b12:	46d8      	mov	r8, fp
 8011b14:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8011b18:	9301      	str	r3, [sp, #4]
 8011b1a:	2830      	cmp	r0, #48	; 0x30
 8011b1c:	d0f7      	beq.n	8011b0e <__gethex+0x1e>
 8011b1e:	f7ff ffd1 	bl	8011ac4 <__hexdig_fun>
 8011b22:	4604      	mov	r4, r0
 8011b24:	2800      	cmp	r0, #0
 8011b26:	d138      	bne.n	8011b9a <__gethex+0xaa>
 8011b28:	49a7      	ldr	r1, [pc, #668]	; (8011dc8 <__gethex+0x2d8>)
 8011b2a:	2201      	movs	r2, #1
 8011b2c:	4640      	mov	r0, r8
 8011b2e:	f7ff ff18 	bl	8011962 <strncmp>
 8011b32:	4606      	mov	r6, r0
 8011b34:	2800      	cmp	r0, #0
 8011b36:	d169      	bne.n	8011c0c <__gethex+0x11c>
 8011b38:	f898 0001 	ldrb.w	r0, [r8, #1]
 8011b3c:	465d      	mov	r5, fp
 8011b3e:	f7ff ffc1 	bl	8011ac4 <__hexdig_fun>
 8011b42:	2800      	cmp	r0, #0
 8011b44:	d064      	beq.n	8011c10 <__gethex+0x120>
 8011b46:	465a      	mov	r2, fp
 8011b48:	7810      	ldrb	r0, [r2, #0]
 8011b4a:	2830      	cmp	r0, #48	; 0x30
 8011b4c:	4690      	mov	r8, r2
 8011b4e:	f102 0201 	add.w	r2, r2, #1
 8011b52:	d0f9      	beq.n	8011b48 <__gethex+0x58>
 8011b54:	f7ff ffb6 	bl	8011ac4 <__hexdig_fun>
 8011b58:	2301      	movs	r3, #1
 8011b5a:	fab0 f480 	clz	r4, r0
 8011b5e:	0964      	lsrs	r4, r4, #5
 8011b60:	465e      	mov	r6, fp
 8011b62:	9301      	str	r3, [sp, #4]
 8011b64:	4642      	mov	r2, r8
 8011b66:	4615      	mov	r5, r2
 8011b68:	3201      	adds	r2, #1
 8011b6a:	7828      	ldrb	r0, [r5, #0]
 8011b6c:	f7ff ffaa 	bl	8011ac4 <__hexdig_fun>
 8011b70:	2800      	cmp	r0, #0
 8011b72:	d1f8      	bne.n	8011b66 <__gethex+0x76>
 8011b74:	4994      	ldr	r1, [pc, #592]	; (8011dc8 <__gethex+0x2d8>)
 8011b76:	2201      	movs	r2, #1
 8011b78:	4628      	mov	r0, r5
 8011b7a:	f7ff fef2 	bl	8011962 <strncmp>
 8011b7e:	b978      	cbnz	r0, 8011ba0 <__gethex+0xb0>
 8011b80:	b946      	cbnz	r6, 8011b94 <__gethex+0xa4>
 8011b82:	1c6e      	adds	r6, r5, #1
 8011b84:	4632      	mov	r2, r6
 8011b86:	4615      	mov	r5, r2
 8011b88:	3201      	adds	r2, #1
 8011b8a:	7828      	ldrb	r0, [r5, #0]
 8011b8c:	f7ff ff9a 	bl	8011ac4 <__hexdig_fun>
 8011b90:	2800      	cmp	r0, #0
 8011b92:	d1f8      	bne.n	8011b86 <__gethex+0x96>
 8011b94:	1b73      	subs	r3, r6, r5
 8011b96:	009e      	lsls	r6, r3, #2
 8011b98:	e004      	b.n	8011ba4 <__gethex+0xb4>
 8011b9a:	2400      	movs	r4, #0
 8011b9c:	4626      	mov	r6, r4
 8011b9e:	e7e1      	b.n	8011b64 <__gethex+0x74>
 8011ba0:	2e00      	cmp	r6, #0
 8011ba2:	d1f7      	bne.n	8011b94 <__gethex+0xa4>
 8011ba4:	782b      	ldrb	r3, [r5, #0]
 8011ba6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011baa:	2b50      	cmp	r3, #80	; 0x50
 8011bac:	d13d      	bne.n	8011c2a <__gethex+0x13a>
 8011bae:	786b      	ldrb	r3, [r5, #1]
 8011bb0:	2b2b      	cmp	r3, #43	; 0x2b
 8011bb2:	d02f      	beq.n	8011c14 <__gethex+0x124>
 8011bb4:	2b2d      	cmp	r3, #45	; 0x2d
 8011bb6:	d031      	beq.n	8011c1c <__gethex+0x12c>
 8011bb8:	1c69      	adds	r1, r5, #1
 8011bba:	f04f 0b00 	mov.w	fp, #0
 8011bbe:	7808      	ldrb	r0, [r1, #0]
 8011bc0:	f7ff ff80 	bl	8011ac4 <__hexdig_fun>
 8011bc4:	1e42      	subs	r2, r0, #1
 8011bc6:	b2d2      	uxtb	r2, r2
 8011bc8:	2a18      	cmp	r2, #24
 8011bca:	d82e      	bhi.n	8011c2a <__gethex+0x13a>
 8011bcc:	f1a0 0210 	sub.w	r2, r0, #16
 8011bd0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011bd4:	f7ff ff76 	bl	8011ac4 <__hexdig_fun>
 8011bd8:	f100 3cff 	add.w	ip, r0, #4294967295
 8011bdc:	fa5f fc8c 	uxtb.w	ip, ip
 8011be0:	f1bc 0f18 	cmp.w	ip, #24
 8011be4:	d91d      	bls.n	8011c22 <__gethex+0x132>
 8011be6:	f1bb 0f00 	cmp.w	fp, #0
 8011bea:	d000      	beq.n	8011bee <__gethex+0xfe>
 8011bec:	4252      	negs	r2, r2
 8011bee:	4416      	add	r6, r2
 8011bf0:	f8ca 1000 	str.w	r1, [sl]
 8011bf4:	b1dc      	cbz	r4, 8011c2e <__gethex+0x13e>
 8011bf6:	9b01      	ldr	r3, [sp, #4]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	bf14      	ite	ne
 8011bfc:	f04f 0800 	movne.w	r8, #0
 8011c00:	f04f 0806 	moveq.w	r8, #6
 8011c04:	4640      	mov	r0, r8
 8011c06:	b005      	add	sp, #20
 8011c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c0c:	4645      	mov	r5, r8
 8011c0e:	4626      	mov	r6, r4
 8011c10:	2401      	movs	r4, #1
 8011c12:	e7c7      	b.n	8011ba4 <__gethex+0xb4>
 8011c14:	f04f 0b00 	mov.w	fp, #0
 8011c18:	1ca9      	adds	r1, r5, #2
 8011c1a:	e7d0      	b.n	8011bbe <__gethex+0xce>
 8011c1c:	f04f 0b01 	mov.w	fp, #1
 8011c20:	e7fa      	b.n	8011c18 <__gethex+0x128>
 8011c22:	230a      	movs	r3, #10
 8011c24:	fb03 0002 	mla	r0, r3, r2, r0
 8011c28:	e7d0      	b.n	8011bcc <__gethex+0xdc>
 8011c2a:	4629      	mov	r1, r5
 8011c2c:	e7e0      	b.n	8011bf0 <__gethex+0x100>
 8011c2e:	eba5 0308 	sub.w	r3, r5, r8
 8011c32:	3b01      	subs	r3, #1
 8011c34:	4621      	mov	r1, r4
 8011c36:	2b07      	cmp	r3, #7
 8011c38:	dc0a      	bgt.n	8011c50 <__gethex+0x160>
 8011c3a:	4648      	mov	r0, r9
 8011c3c:	f7fd fd9a 	bl	800f774 <_Balloc>
 8011c40:	4604      	mov	r4, r0
 8011c42:	b940      	cbnz	r0, 8011c56 <__gethex+0x166>
 8011c44:	4b61      	ldr	r3, [pc, #388]	; (8011dcc <__gethex+0x2dc>)
 8011c46:	4602      	mov	r2, r0
 8011c48:	21e4      	movs	r1, #228	; 0xe4
 8011c4a:	4861      	ldr	r0, [pc, #388]	; (8011dd0 <__gethex+0x2e0>)
 8011c4c:	f7ff feb4 	bl	80119b8 <__assert_func>
 8011c50:	3101      	adds	r1, #1
 8011c52:	105b      	asrs	r3, r3, #1
 8011c54:	e7ef      	b.n	8011c36 <__gethex+0x146>
 8011c56:	f100 0a14 	add.w	sl, r0, #20
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	495a      	ldr	r1, [pc, #360]	; (8011dc8 <__gethex+0x2d8>)
 8011c5e:	f8cd a004 	str.w	sl, [sp, #4]
 8011c62:	469b      	mov	fp, r3
 8011c64:	45a8      	cmp	r8, r5
 8011c66:	d342      	bcc.n	8011cee <__gethex+0x1fe>
 8011c68:	9801      	ldr	r0, [sp, #4]
 8011c6a:	f840 bb04 	str.w	fp, [r0], #4
 8011c6e:	eba0 000a 	sub.w	r0, r0, sl
 8011c72:	1080      	asrs	r0, r0, #2
 8011c74:	6120      	str	r0, [r4, #16]
 8011c76:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8011c7a:	4658      	mov	r0, fp
 8011c7c:	f7fd fe6c 	bl	800f958 <__hi0bits>
 8011c80:	683d      	ldr	r5, [r7, #0]
 8011c82:	eba8 0000 	sub.w	r0, r8, r0
 8011c86:	42a8      	cmp	r0, r5
 8011c88:	dd59      	ble.n	8011d3e <__gethex+0x24e>
 8011c8a:	eba0 0805 	sub.w	r8, r0, r5
 8011c8e:	4641      	mov	r1, r8
 8011c90:	4620      	mov	r0, r4
 8011c92:	f7fe f9fb 	bl	801008c <__any_on>
 8011c96:	4683      	mov	fp, r0
 8011c98:	b1b8      	cbz	r0, 8011cca <__gethex+0x1da>
 8011c9a:	f108 33ff 	add.w	r3, r8, #4294967295
 8011c9e:	1159      	asrs	r1, r3, #5
 8011ca0:	f003 021f 	and.w	r2, r3, #31
 8011ca4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011ca8:	f04f 0b01 	mov.w	fp, #1
 8011cac:	fa0b f202 	lsl.w	r2, fp, r2
 8011cb0:	420a      	tst	r2, r1
 8011cb2:	d00a      	beq.n	8011cca <__gethex+0x1da>
 8011cb4:	455b      	cmp	r3, fp
 8011cb6:	dd06      	ble.n	8011cc6 <__gethex+0x1d6>
 8011cb8:	f1a8 0102 	sub.w	r1, r8, #2
 8011cbc:	4620      	mov	r0, r4
 8011cbe:	f7fe f9e5 	bl	801008c <__any_on>
 8011cc2:	2800      	cmp	r0, #0
 8011cc4:	d138      	bne.n	8011d38 <__gethex+0x248>
 8011cc6:	f04f 0b02 	mov.w	fp, #2
 8011cca:	4641      	mov	r1, r8
 8011ccc:	4620      	mov	r0, r4
 8011cce:	f7ff fea7 	bl	8011a20 <rshift>
 8011cd2:	4446      	add	r6, r8
 8011cd4:	68bb      	ldr	r3, [r7, #8]
 8011cd6:	42b3      	cmp	r3, r6
 8011cd8:	da41      	bge.n	8011d5e <__gethex+0x26e>
 8011cda:	4621      	mov	r1, r4
 8011cdc:	4648      	mov	r0, r9
 8011cde:	f7fd fd89 	bl	800f7f4 <_Bfree>
 8011ce2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	6013      	str	r3, [r2, #0]
 8011ce8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8011cec:	e78a      	b.n	8011c04 <__gethex+0x114>
 8011cee:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8011cf2:	2a2e      	cmp	r2, #46	; 0x2e
 8011cf4:	d014      	beq.n	8011d20 <__gethex+0x230>
 8011cf6:	2b20      	cmp	r3, #32
 8011cf8:	d106      	bne.n	8011d08 <__gethex+0x218>
 8011cfa:	9b01      	ldr	r3, [sp, #4]
 8011cfc:	f843 bb04 	str.w	fp, [r3], #4
 8011d00:	f04f 0b00 	mov.w	fp, #0
 8011d04:	9301      	str	r3, [sp, #4]
 8011d06:	465b      	mov	r3, fp
 8011d08:	7828      	ldrb	r0, [r5, #0]
 8011d0a:	9303      	str	r3, [sp, #12]
 8011d0c:	f7ff feda 	bl	8011ac4 <__hexdig_fun>
 8011d10:	9b03      	ldr	r3, [sp, #12]
 8011d12:	f000 000f 	and.w	r0, r0, #15
 8011d16:	4098      	lsls	r0, r3
 8011d18:	ea4b 0b00 	orr.w	fp, fp, r0
 8011d1c:	3304      	adds	r3, #4
 8011d1e:	e7a1      	b.n	8011c64 <__gethex+0x174>
 8011d20:	45a8      	cmp	r8, r5
 8011d22:	d8e8      	bhi.n	8011cf6 <__gethex+0x206>
 8011d24:	2201      	movs	r2, #1
 8011d26:	4628      	mov	r0, r5
 8011d28:	9303      	str	r3, [sp, #12]
 8011d2a:	f7ff fe1a 	bl	8011962 <strncmp>
 8011d2e:	4926      	ldr	r1, [pc, #152]	; (8011dc8 <__gethex+0x2d8>)
 8011d30:	9b03      	ldr	r3, [sp, #12]
 8011d32:	2800      	cmp	r0, #0
 8011d34:	d1df      	bne.n	8011cf6 <__gethex+0x206>
 8011d36:	e795      	b.n	8011c64 <__gethex+0x174>
 8011d38:	f04f 0b03 	mov.w	fp, #3
 8011d3c:	e7c5      	b.n	8011cca <__gethex+0x1da>
 8011d3e:	da0b      	bge.n	8011d58 <__gethex+0x268>
 8011d40:	eba5 0800 	sub.w	r8, r5, r0
 8011d44:	4621      	mov	r1, r4
 8011d46:	4642      	mov	r2, r8
 8011d48:	4648      	mov	r0, r9
 8011d4a:	f7fd ff6d 	bl	800fc28 <__lshift>
 8011d4e:	eba6 0608 	sub.w	r6, r6, r8
 8011d52:	4604      	mov	r4, r0
 8011d54:	f100 0a14 	add.w	sl, r0, #20
 8011d58:	f04f 0b00 	mov.w	fp, #0
 8011d5c:	e7ba      	b.n	8011cd4 <__gethex+0x1e4>
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	42b3      	cmp	r3, r6
 8011d62:	dd73      	ble.n	8011e4c <__gethex+0x35c>
 8011d64:	1b9e      	subs	r6, r3, r6
 8011d66:	42b5      	cmp	r5, r6
 8011d68:	dc34      	bgt.n	8011dd4 <__gethex+0x2e4>
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	2b02      	cmp	r3, #2
 8011d6e:	d023      	beq.n	8011db8 <__gethex+0x2c8>
 8011d70:	2b03      	cmp	r3, #3
 8011d72:	d025      	beq.n	8011dc0 <__gethex+0x2d0>
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d115      	bne.n	8011da4 <__gethex+0x2b4>
 8011d78:	42b5      	cmp	r5, r6
 8011d7a:	d113      	bne.n	8011da4 <__gethex+0x2b4>
 8011d7c:	2d01      	cmp	r5, #1
 8011d7e:	d10b      	bne.n	8011d98 <__gethex+0x2a8>
 8011d80:	9a02      	ldr	r2, [sp, #8]
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	6013      	str	r3, [r2, #0]
 8011d86:	2301      	movs	r3, #1
 8011d88:	6123      	str	r3, [r4, #16]
 8011d8a:	f8ca 3000 	str.w	r3, [sl]
 8011d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011d90:	f04f 0862 	mov.w	r8, #98	; 0x62
 8011d94:	601c      	str	r4, [r3, #0]
 8011d96:	e735      	b.n	8011c04 <__gethex+0x114>
 8011d98:	1e69      	subs	r1, r5, #1
 8011d9a:	4620      	mov	r0, r4
 8011d9c:	f7fe f976 	bl	801008c <__any_on>
 8011da0:	2800      	cmp	r0, #0
 8011da2:	d1ed      	bne.n	8011d80 <__gethex+0x290>
 8011da4:	4621      	mov	r1, r4
 8011da6:	4648      	mov	r0, r9
 8011da8:	f7fd fd24 	bl	800f7f4 <_Bfree>
 8011dac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011dae:	2300      	movs	r3, #0
 8011db0:	6013      	str	r3, [r2, #0]
 8011db2:	f04f 0850 	mov.w	r8, #80	; 0x50
 8011db6:	e725      	b.n	8011c04 <__gethex+0x114>
 8011db8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d1f2      	bne.n	8011da4 <__gethex+0x2b4>
 8011dbe:	e7df      	b.n	8011d80 <__gethex+0x290>
 8011dc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d1dc      	bne.n	8011d80 <__gethex+0x290>
 8011dc6:	e7ed      	b.n	8011da4 <__gethex+0x2b4>
 8011dc8:	0801429c 	.word	0x0801429c
 8011dcc:	0801412f 	.word	0x0801412f
 8011dd0:	08014461 	.word	0x08014461
 8011dd4:	f106 38ff 	add.w	r8, r6, #4294967295
 8011dd8:	f1bb 0f00 	cmp.w	fp, #0
 8011ddc:	d133      	bne.n	8011e46 <__gethex+0x356>
 8011dde:	f1b8 0f00 	cmp.w	r8, #0
 8011de2:	d004      	beq.n	8011dee <__gethex+0x2fe>
 8011de4:	4641      	mov	r1, r8
 8011de6:	4620      	mov	r0, r4
 8011de8:	f7fe f950 	bl	801008c <__any_on>
 8011dec:	4683      	mov	fp, r0
 8011dee:	ea4f 1268 	mov.w	r2, r8, asr #5
 8011df2:	2301      	movs	r3, #1
 8011df4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011df8:	f008 081f 	and.w	r8, r8, #31
 8011dfc:	fa03 f308 	lsl.w	r3, r3, r8
 8011e00:	4213      	tst	r3, r2
 8011e02:	4631      	mov	r1, r6
 8011e04:	4620      	mov	r0, r4
 8011e06:	bf18      	it	ne
 8011e08:	f04b 0b02 	orrne.w	fp, fp, #2
 8011e0c:	1bad      	subs	r5, r5, r6
 8011e0e:	f7ff fe07 	bl	8011a20 <rshift>
 8011e12:	687e      	ldr	r6, [r7, #4]
 8011e14:	f04f 0802 	mov.w	r8, #2
 8011e18:	f1bb 0f00 	cmp.w	fp, #0
 8011e1c:	d04a      	beq.n	8011eb4 <__gethex+0x3c4>
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	2b02      	cmp	r3, #2
 8011e22:	d016      	beq.n	8011e52 <__gethex+0x362>
 8011e24:	2b03      	cmp	r3, #3
 8011e26:	d018      	beq.n	8011e5a <__gethex+0x36a>
 8011e28:	2b01      	cmp	r3, #1
 8011e2a:	d109      	bne.n	8011e40 <__gethex+0x350>
 8011e2c:	f01b 0f02 	tst.w	fp, #2
 8011e30:	d006      	beq.n	8011e40 <__gethex+0x350>
 8011e32:	f8da 3000 	ldr.w	r3, [sl]
 8011e36:	ea4b 0b03 	orr.w	fp, fp, r3
 8011e3a:	f01b 0f01 	tst.w	fp, #1
 8011e3e:	d10f      	bne.n	8011e60 <__gethex+0x370>
 8011e40:	f048 0810 	orr.w	r8, r8, #16
 8011e44:	e036      	b.n	8011eb4 <__gethex+0x3c4>
 8011e46:	f04f 0b01 	mov.w	fp, #1
 8011e4a:	e7d0      	b.n	8011dee <__gethex+0x2fe>
 8011e4c:	f04f 0801 	mov.w	r8, #1
 8011e50:	e7e2      	b.n	8011e18 <__gethex+0x328>
 8011e52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011e54:	f1c3 0301 	rsb	r3, r3, #1
 8011e58:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d0ef      	beq.n	8011e40 <__gethex+0x350>
 8011e60:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011e64:	f104 0214 	add.w	r2, r4, #20
 8011e68:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8011e6c:	9301      	str	r3, [sp, #4]
 8011e6e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8011e72:	2300      	movs	r3, #0
 8011e74:	4694      	mov	ip, r2
 8011e76:	f852 1b04 	ldr.w	r1, [r2], #4
 8011e7a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8011e7e:	d01e      	beq.n	8011ebe <__gethex+0x3ce>
 8011e80:	3101      	adds	r1, #1
 8011e82:	f8cc 1000 	str.w	r1, [ip]
 8011e86:	f1b8 0f02 	cmp.w	r8, #2
 8011e8a:	f104 0214 	add.w	r2, r4, #20
 8011e8e:	d13d      	bne.n	8011f0c <__gethex+0x41c>
 8011e90:	683b      	ldr	r3, [r7, #0]
 8011e92:	3b01      	subs	r3, #1
 8011e94:	42ab      	cmp	r3, r5
 8011e96:	d10b      	bne.n	8011eb0 <__gethex+0x3c0>
 8011e98:	1169      	asrs	r1, r5, #5
 8011e9a:	2301      	movs	r3, #1
 8011e9c:	f005 051f 	and.w	r5, r5, #31
 8011ea0:	fa03 f505 	lsl.w	r5, r3, r5
 8011ea4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011ea8:	421d      	tst	r5, r3
 8011eaa:	bf18      	it	ne
 8011eac:	f04f 0801 	movne.w	r8, #1
 8011eb0:	f048 0820 	orr.w	r8, r8, #32
 8011eb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011eb6:	601c      	str	r4, [r3, #0]
 8011eb8:	9b02      	ldr	r3, [sp, #8]
 8011eba:	601e      	str	r6, [r3, #0]
 8011ebc:	e6a2      	b.n	8011c04 <__gethex+0x114>
 8011ebe:	4290      	cmp	r0, r2
 8011ec0:	f842 3c04 	str.w	r3, [r2, #-4]
 8011ec4:	d8d6      	bhi.n	8011e74 <__gethex+0x384>
 8011ec6:	68a2      	ldr	r2, [r4, #8]
 8011ec8:	4593      	cmp	fp, r2
 8011eca:	db17      	blt.n	8011efc <__gethex+0x40c>
 8011ecc:	6861      	ldr	r1, [r4, #4]
 8011ece:	4648      	mov	r0, r9
 8011ed0:	3101      	adds	r1, #1
 8011ed2:	f7fd fc4f 	bl	800f774 <_Balloc>
 8011ed6:	4682      	mov	sl, r0
 8011ed8:	b918      	cbnz	r0, 8011ee2 <__gethex+0x3f2>
 8011eda:	4b1b      	ldr	r3, [pc, #108]	; (8011f48 <__gethex+0x458>)
 8011edc:	4602      	mov	r2, r0
 8011ede:	2184      	movs	r1, #132	; 0x84
 8011ee0:	e6b3      	b.n	8011c4a <__gethex+0x15a>
 8011ee2:	6922      	ldr	r2, [r4, #16]
 8011ee4:	3202      	adds	r2, #2
 8011ee6:	f104 010c 	add.w	r1, r4, #12
 8011eea:	0092      	lsls	r2, r2, #2
 8011eec:	300c      	adds	r0, #12
 8011eee:	f7fc fcb2 	bl	800e856 <memcpy>
 8011ef2:	4621      	mov	r1, r4
 8011ef4:	4648      	mov	r0, r9
 8011ef6:	f7fd fc7d 	bl	800f7f4 <_Bfree>
 8011efa:	4654      	mov	r4, sl
 8011efc:	6922      	ldr	r2, [r4, #16]
 8011efe:	1c51      	adds	r1, r2, #1
 8011f00:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011f04:	6121      	str	r1, [r4, #16]
 8011f06:	2101      	movs	r1, #1
 8011f08:	6151      	str	r1, [r2, #20]
 8011f0a:	e7bc      	b.n	8011e86 <__gethex+0x396>
 8011f0c:	6921      	ldr	r1, [r4, #16]
 8011f0e:	4559      	cmp	r1, fp
 8011f10:	dd0b      	ble.n	8011f2a <__gethex+0x43a>
 8011f12:	2101      	movs	r1, #1
 8011f14:	4620      	mov	r0, r4
 8011f16:	f7ff fd83 	bl	8011a20 <rshift>
 8011f1a:	68bb      	ldr	r3, [r7, #8]
 8011f1c:	3601      	adds	r6, #1
 8011f1e:	42b3      	cmp	r3, r6
 8011f20:	f6ff aedb 	blt.w	8011cda <__gethex+0x1ea>
 8011f24:	f04f 0801 	mov.w	r8, #1
 8011f28:	e7c2      	b.n	8011eb0 <__gethex+0x3c0>
 8011f2a:	f015 051f 	ands.w	r5, r5, #31
 8011f2e:	d0f9      	beq.n	8011f24 <__gethex+0x434>
 8011f30:	9b01      	ldr	r3, [sp, #4]
 8011f32:	441a      	add	r2, r3
 8011f34:	f1c5 0520 	rsb	r5, r5, #32
 8011f38:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8011f3c:	f7fd fd0c 	bl	800f958 <__hi0bits>
 8011f40:	42a8      	cmp	r0, r5
 8011f42:	dbe6      	blt.n	8011f12 <__gethex+0x422>
 8011f44:	e7ee      	b.n	8011f24 <__gethex+0x434>
 8011f46:	bf00      	nop
 8011f48:	0801412f 	.word	0x0801412f

08011f4c <L_shift>:
 8011f4c:	f1c2 0208 	rsb	r2, r2, #8
 8011f50:	0092      	lsls	r2, r2, #2
 8011f52:	b570      	push	{r4, r5, r6, lr}
 8011f54:	f1c2 0620 	rsb	r6, r2, #32
 8011f58:	6843      	ldr	r3, [r0, #4]
 8011f5a:	6804      	ldr	r4, [r0, #0]
 8011f5c:	fa03 f506 	lsl.w	r5, r3, r6
 8011f60:	432c      	orrs	r4, r5
 8011f62:	40d3      	lsrs	r3, r2
 8011f64:	6004      	str	r4, [r0, #0]
 8011f66:	f840 3f04 	str.w	r3, [r0, #4]!
 8011f6a:	4288      	cmp	r0, r1
 8011f6c:	d3f4      	bcc.n	8011f58 <L_shift+0xc>
 8011f6e:	bd70      	pop	{r4, r5, r6, pc}

08011f70 <__match>:
 8011f70:	b530      	push	{r4, r5, lr}
 8011f72:	6803      	ldr	r3, [r0, #0]
 8011f74:	3301      	adds	r3, #1
 8011f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f7a:	b914      	cbnz	r4, 8011f82 <__match+0x12>
 8011f7c:	6003      	str	r3, [r0, #0]
 8011f7e:	2001      	movs	r0, #1
 8011f80:	bd30      	pop	{r4, r5, pc}
 8011f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011f8a:	2d19      	cmp	r5, #25
 8011f8c:	bf98      	it	ls
 8011f8e:	3220      	addls	r2, #32
 8011f90:	42a2      	cmp	r2, r4
 8011f92:	d0f0      	beq.n	8011f76 <__match+0x6>
 8011f94:	2000      	movs	r0, #0
 8011f96:	e7f3      	b.n	8011f80 <__match+0x10>

08011f98 <__hexnan>:
 8011f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f9c:	680b      	ldr	r3, [r1, #0]
 8011f9e:	6801      	ldr	r1, [r0, #0]
 8011fa0:	115e      	asrs	r6, r3, #5
 8011fa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011fa6:	f013 031f 	ands.w	r3, r3, #31
 8011faa:	b087      	sub	sp, #28
 8011fac:	bf18      	it	ne
 8011fae:	3604      	addne	r6, #4
 8011fb0:	2500      	movs	r5, #0
 8011fb2:	1f37      	subs	r7, r6, #4
 8011fb4:	4682      	mov	sl, r0
 8011fb6:	4690      	mov	r8, r2
 8011fb8:	9301      	str	r3, [sp, #4]
 8011fba:	f846 5c04 	str.w	r5, [r6, #-4]
 8011fbe:	46b9      	mov	r9, r7
 8011fc0:	463c      	mov	r4, r7
 8011fc2:	9502      	str	r5, [sp, #8]
 8011fc4:	46ab      	mov	fp, r5
 8011fc6:	784a      	ldrb	r2, [r1, #1]
 8011fc8:	1c4b      	adds	r3, r1, #1
 8011fca:	9303      	str	r3, [sp, #12]
 8011fcc:	b342      	cbz	r2, 8012020 <__hexnan+0x88>
 8011fce:	4610      	mov	r0, r2
 8011fd0:	9105      	str	r1, [sp, #20]
 8011fd2:	9204      	str	r2, [sp, #16]
 8011fd4:	f7ff fd76 	bl	8011ac4 <__hexdig_fun>
 8011fd8:	2800      	cmp	r0, #0
 8011fda:	d14f      	bne.n	801207c <__hexnan+0xe4>
 8011fdc:	9a04      	ldr	r2, [sp, #16]
 8011fde:	9905      	ldr	r1, [sp, #20]
 8011fe0:	2a20      	cmp	r2, #32
 8011fe2:	d818      	bhi.n	8012016 <__hexnan+0x7e>
 8011fe4:	9b02      	ldr	r3, [sp, #8]
 8011fe6:	459b      	cmp	fp, r3
 8011fe8:	dd13      	ble.n	8012012 <__hexnan+0x7a>
 8011fea:	454c      	cmp	r4, r9
 8011fec:	d206      	bcs.n	8011ffc <__hexnan+0x64>
 8011fee:	2d07      	cmp	r5, #7
 8011ff0:	dc04      	bgt.n	8011ffc <__hexnan+0x64>
 8011ff2:	462a      	mov	r2, r5
 8011ff4:	4649      	mov	r1, r9
 8011ff6:	4620      	mov	r0, r4
 8011ff8:	f7ff ffa8 	bl	8011f4c <L_shift>
 8011ffc:	4544      	cmp	r4, r8
 8011ffe:	d950      	bls.n	80120a2 <__hexnan+0x10a>
 8012000:	2300      	movs	r3, #0
 8012002:	f1a4 0904 	sub.w	r9, r4, #4
 8012006:	f844 3c04 	str.w	r3, [r4, #-4]
 801200a:	f8cd b008 	str.w	fp, [sp, #8]
 801200e:	464c      	mov	r4, r9
 8012010:	461d      	mov	r5, r3
 8012012:	9903      	ldr	r1, [sp, #12]
 8012014:	e7d7      	b.n	8011fc6 <__hexnan+0x2e>
 8012016:	2a29      	cmp	r2, #41	; 0x29
 8012018:	d155      	bne.n	80120c6 <__hexnan+0x12e>
 801201a:	3102      	adds	r1, #2
 801201c:	f8ca 1000 	str.w	r1, [sl]
 8012020:	f1bb 0f00 	cmp.w	fp, #0
 8012024:	d04f      	beq.n	80120c6 <__hexnan+0x12e>
 8012026:	454c      	cmp	r4, r9
 8012028:	d206      	bcs.n	8012038 <__hexnan+0xa0>
 801202a:	2d07      	cmp	r5, #7
 801202c:	dc04      	bgt.n	8012038 <__hexnan+0xa0>
 801202e:	462a      	mov	r2, r5
 8012030:	4649      	mov	r1, r9
 8012032:	4620      	mov	r0, r4
 8012034:	f7ff ff8a 	bl	8011f4c <L_shift>
 8012038:	4544      	cmp	r4, r8
 801203a:	d934      	bls.n	80120a6 <__hexnan+0x10e>
 801203c:	f1a8 0204 	sub.w	r2, r8, #4
 8012040:	4623      	mov	r3, r4
 8012042:	f853 1b04 	ldr.w	r1, [r3], #4
 8012046:	f842 1f04 	str.w	r1, [r2, #4]!
 801204a:	429f      	cmp	r7, r3
 801204c:	d2f9      	bcs.n	8012042 <__hexnan+0xaa>
 801204e:	1b3b      	subs	r3, r7, r4
 8012050:	f023 0303 	bic.w	r3, r3, #3
 8012054:	3304      	adds	r3, #4
 8012056:	3e03      	subs	r6, #3
 8012058:	3401      	adds	r4, #1
 801205a:	42a6      	cmp	r6, r4
 801205c:	bf38      	it	cc
 801205e:	2304      	movcc	r3, #4
 8012060:	4443      	add	r3, r8
 8012062:	2200      	movs	r2, #0
 8012064:	f843 2b04 	str.w	r2, [r3], #4
 8012068:	429f      	cmp	r7, r3
 801206a:	d2fb      	bcs.n	8012064 <__hexnan+0xcc>
 801206c:	683b      	ldr	r3, [r7, #0]
 801206e:	b91b      	cbnz	r3, 8012078 <__hexnan+0xe0>
 8012070:	4547      	cmp	r7, r8
 8012072:	d126      	bne.n	80120c2 <__hexnan+0x12a>
 8012074:	2301      	movs	r3, #1
 8012076:	603b      	str	r3, [r7, #0]
 8012078:	2005      	movs	r0, #5
 801207a:	e025      	b.n	80120c8 <__hexnan+0x130>
 801207c:	3501      	adds	r5, #1
 801207e:	2d08      	cmp	r5, #8
 8012080:	f10b 0b01 	add.w	fp, fp, #1
 8012084:	dd06      	ble.n	8012094 <__hexnan+0xfc>
 8012086:	4544      	cmp	r4, r8
 8012088:	d9c3      	bls.n	8012012 <__hexnan+0x7a>
 801208a:	2300      	movs	r3, #0
 801208c:	f844 3c04 	str.w	r3, [r4, #-4]
 8012090:	2501      	movs	r5, #1
 8012092:	3c04      	subs	r4, #4
 8012094:	6822      	ldr	r2, [r4, #0]
 8012096:	f000 000f 	and.w	r0, r0, #15
 801209a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801209e:	6020      	str	r0, [r4, #0]
 80120a0:	e7b7      	b.n	8012012 <__hexnan+0x7a>
 80120a2:	2508      	movs	r5, #8
 80120a4:	e7b5      	b.n	8012012 <__hexnan+0x7a>
 80120a6:	9b01      	ldr	r3, [sp, #4]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d0df      	beq.n	801206c <__hexnan+0xd4>
 80120ac:	f1c3 0320 	rsb	r3, r3, #32
 80120b0:	f04f 32ff 	mov.w	r2, #4294967295
 80120b4:	40da      	lsrs	r2, r3
 80120b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80120ba:	4013      	ands	r3, r2
 80120bc:	f846 3c04 	str.w	r3, [r6, #-4]
 80120c0:	e7d4      	b.n	801206c <__hexnan+0xd4>
 80120c2:	3f04      	subs	r7, #4
 80120c4:	e7d2      	b.n	801206c <__hexnan+0xd4>
 80120c6:	2004      	movs	r0, #4
 80120c8:	b007      	add	sp, #28
 80120ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080120ce <__ascii_mbtowc>:
 80120ce:	b082      	sub	sp, #8
 80120d0:	b901      	cbnz	r1, 80120d4 <__ascii_mbtowc+0x6>
 80120d2:	a901      	add	r1, sp, #4
 80120d4:	b142      	cbz	r2, 80120e8 <__ascii_mbtowc+0x1a>
 80120d6:	b14b      	cbz	r3, 80120ec <__ascii_mbtowc+0x1e>
 80120d8:	7813      	ldrb	r3, [r2, #0]
 80120da:	600b      	str	r3, [r1, #0]
 80120dc:	7812      	ldrb	r2, [r2, #0]
 80120de:	1e10      	subs	r0, r2, #0
 80120e0:	bf18      	it	ne
 80120e2:	2001      	movne	r0, #1
 80120e4:	b002      	add	sp, #8
 80120e6:	4770      	bx	lr
 80120e8:	4610      	mov	r0, r2
 80120ea:	e7fb      	b.n	80120e4 <__ascii_mbtowc+0x16>
 80120ec:	f06f 0001 	mvn.w	r0, #1
 80120f0:	e7f8      	b.n	80120e4 <__ascii_mbtowc+0x16>

080120f2 <_realloc_r>:
 80120f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120f6:	4680      	mov	r8, r0
 80120f8:	4614      	mov	r4, r2
 80120fa:	460e      	mov	r6, r1
 80120fc:	b921      	cbnz	r1, 8012108 <_realloc_r+0x16>
 80120fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012102:	4611      	mov	r1, r2
 8012104:	f7fd baaa 	b.w	800f65c <_malloc_r>
 8012108:	b92a      	cbnz	r2, 8012116 <_realloc_r+0x24>
 801210a:	f7fd fa33 	bl	800f574 <_free_r>
 801210e:	4625      	mov	r5, r4
 8012110:	4628      	mov	r0, r5
 8012112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012116:	f000 f8b6 	bl	8012286 <_malloc_usable_size_r>
 801211a:	4284      	cmp	r4, r0
 801211c:	4607      	mov	r7, r0
 801211e:	d802      	bhi.n	8012126 <_realloc_r+0x34>
 8012120:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012124:	d812      	bhi.n	801214c <_realloc_r+0x5a>
 8012126:	4621      	mov	r1, r4
 8012128:	4640      	mov	r0, r8
 801212a:	f7fd fa97 	bl	800f65c <_malloc_r>
 801212e:	4605      	mov	r5, r0
 8012130:	2800      	cmp	r0, #0
 8012132:	d0ed      	beq.n	8012110 <_realloc_r+0x1e>
 8012134:	42bc      	cmp	r4, r7
 8012136:	4622      	mov	r2, r4
 8012138:	4631      	mov	r1, r6
 801213a:	bf28      	it	cs
 801213c:	463a      	movcs	r2, r7
 801213e:	f7fc fb8a 	bl	800e856 <memcpy>
 8012142:	4631      	mov	r1, r6
 8012144:	4640      	mov	r0, r8
 8012146:	f7fd fa15 	bl	800f574 <_free_r>
 801214a:	e7e1      	b.n	8012110 <_realloc_r+0x1e>
 801214c:	4635      	mov	r5, r6
 801214e:	e7df      	b.n	8012110 <_realloc_r+0x1e>

08012150 <_strtoul_l.constprop.0>:
 8012150:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012154:	4f36      	ldr	r7, [pc, #216]	; (8012230 <_strtoul_l.constprop.0+0xe0>)
 8012156:	4686      	mov	lr, r0
 8012158:	460d      	mov	r5, r1
 801215a:	4628      	mov	r0, r5
 801215c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012160:	5d3e      	ldrb	r6, [r7, r4]
 8012162:	f016 0608 	ands.w	r6, r6, #8
 8012166:	d1f8      	bne.n	801215a <_strtoul_l.constprop.0+0xa>
 8012168:	2c2d      	cmp	r4, #45	; 0x2d
 801216a:	d130      	bne.n	80121ce <_strtoul_l.constprop.0+0x7e>
 801216c:	782c      	ldrb	r4, [r5, #0]
 801216e:	2601      	movs	r6, #1
 8012170:	1c85      	adds	r5, r0, #2
 8012172:	2b00      	cmp	r3, #0
 8012174:	d057      	beq.n	8012226 <_strtoul_l.constprop.0+0xd6>
 8012176:	2b10      	cmp	r3, #16
 8012178:	d109      	bne.n	801218e <_strtoul_l.constprop.0+0x3e>
 801217a:	2c30      	cmp	r4, #48	; 0x30
 801217c:	d107      	bne.n	801218e <_strtoul_l.constprop.0+0x3e>
 801217e:	7828      	ldrb	r0, [r5, #0]
 8012180:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8012184:	2858      	cmp	r0, #88	; 0x58
 8012186:	d149      	bne.n	801221c <_strtoul_l.constprop.0+0xcc>
 8012188:	786c      	ldrb	r4, [r5, #1]
 801218a:	2310      	movs	r3, #16
 801218c:	3502      	adds	r5, #2
 801218e:	f04f 38ff 	mov.w	r8, #4294967295
 8012192:	2700      	movs	r7, #0
 8012194:	fbb8 f8f3 	udiv	r8, r8, r3
 8012198:	fb03 f908 	mul.w	r9, r3, r8
 801219c:	ea6f 0909 	mvn.w	r9, r9
 80121a0:	4638      	mov	r0, r7
 80121a2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80121a6:	f1bc 0f09 	cmp.w	ip, #9
 80121aa:	d815      	bhi.n	80121d8 <_strtoul_l.constprop.0+0x88>
 80121ac:	4664      	mov	r4, ip
 80121ae:	42a3      	cmp	r3, r4
 80121b0:	dd23      	ble.n	80121fa <_strtoul_l.constprop.0+0xaa>
 80121b2:	f1b7 3fff 	cmp.w	r7, #4294967295
 80121b6:	d007      	beq.n	80121c8 <_strtoul_l.constprop.0+0x78>
 80121b8:	4580      	cmp	r8, r0
 80121ba:	d31b      	bcc.n	80121f4 <_strtoul_l.constprop.0+0xa4>
 80121bc:	d101      	bne.n	80121c2 <_strtoul_l.constprop.0+0x72>
 80121be:	45a1      	cmp	r9, r4
 80121c0:	db18      	blt.n	80121f4 <_strtoul_l.constprop.0+0xa4>
 80121c2:	fb00 4003 	mla	r0, r0, r3, r4
 80121c6:	2701      	movs	r7, #1
 80121c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80121cc:	e7e9      	b.n	80121a2 <_strtoul_l.constprop.0+0x52>
 80121ce:	2c2b      	cmp	r4, #43	; 0x2b
 80121d0:	bf04      	itt	eq
 80121d2:	782c      	ldrbeq	r4, [r5, #0]
 80121d4:	1c85      	addeq	r5, r0, #2
 80121d6:	e7cc      	b.n	8012172 <_strtoul_l.constprop.0+0x22>
 80121d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80121dc:	f1bc 0f19 	cmp.w	ip, #25
 80121e0:	d801      	bhi.n	80121e6 <_strtoul_l.constprop.0+0x96>
 80121e2:	3c37      	subs	r4, #55	; 0x37
 80121e4:	e7e3      	b.n	80121ae <_strtoul_l.constprop.0+0x5e>
 80121e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80121ea:	f1bc 0f19 	cmp.w	ip, #25
 80121ee:	d804      	bhi.n	80121fa <_strtoul_l.constprop.0+0xaa>
 80121f0:	3c57      	subs	r4, #87	; 0x57
 80121f2:	e7dc      	b.n	80121ae <_strtoul_l.constprop.0+0x5e>
 80121f4:	f04f 37ff 	mov.w	r7, #4294967295
 80121f8:	e7e6      	b.n	80121c8 <_strtoul_l.constprop.0+0x78>
 80121fa:	1c7b      	adds	r3, r7, #1
 80121fc:	d106      	bne.n	801220c <_strtoul_l.constprop.0+0xbc>
 80121fe:	2322      	movs	r3, #34	; 0x22
 8012200:	f8ce 3000 	str.w	r3, [lr]
 8012204:	4638      	mov	r0, r7
 8012206:	b932      	cbnz	r2, 8012216 <_strtoul_l.constprop.0+0xc6>
 8012208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801220c:	b106      	cbz	r6, 8012210 <_strtoul_l.constprop.0+0xc0>
 801220e:	4240      	negs	r0, r0
 8012210:	2a00      	cmp	r2, #0
 8012212:	d0f9      	beq.n	8012208 <_strtoul_l.constprop.0+0xb8>
 8012214:	b107      	cbz	r7, 8012218 <_strtoul_l.constprop.0+0xc8>
 8012216:	1e69      	subs	r1, r5, #1
 8012218:	6011      	str	r1, [r2, #0]
 801221a:	e7f5      	b.n	8012208 <_strtoul_l.constprop.0+0xb8>
 801221c:	2430      	movs	r4, #48	; 0x30
 801221e:	2b00      	cmp	r3, #0
 8012220:	d1b5      	bne.n	801218e <_strtoul_l.constprop.0+0x3e>
 8012222:	2308      	movs	r3, #8
 8012224:	e7b3      	b.n	801218e <_strtoul_l.constprop.0+0x3e>
 8012226:	2c30      	cmp	r4, #48	; 0x30
 8012228:	d0a9      	beq.n	801217e <_strtoul_l.constprop.0+0x2e>
 801222a:	230a      	movs	r3, #10
 801222c:	e7af      	b.n	801218e <_strtoul_l.constprop.0+0x3e>
 801222e:	bf00      	nop
 8012230:	080142f1 	.word	0x080142f1

08012234 <_strtoul_r>:
 8012234:	f7ff bf8c 	b.w	8012150 <_strtoul_l.constprop.0>

08012238 <__ascii_wctomb>:
 8012238:	b149      	cbz	r1, 801224e <__ascii_wctomb+0x16>
 801223a:	2aff      	cmp	r2, #255	; 0xff
 801223c:	bf85      	ittet	hi
 801223e:	238a      	movhi	r3, #138	; 0x8a
 8012240:	6003      	strhi	r3, [r0, #0]
 8012242:	700a      	strbls	r2, [r1, #0]
 8012244:	f04f 30ff 	movhi.w	r0, #4294967295
 8012248:	bf98      	it	ls
 801224a:	2001      	movls	r0, #1
 801224c:	4770      	bx	lr
 801224e:	4608      	mov	r0, r1
 8012250:	4770      	bx	lr
	...

08012254 <fiprintf>:
 8012254:	b40e      	push	{r1, r2, r3}
 8012256:	b503      	push	{r0, r1, lr}
 8012258:	4601      	mov	r1, r0
 801225a:	ab03      	add	r3, sp, #12
 801225c:	4805      	ldr	r0, [pc, #20]	; (8012274 <fiprintf+0x20>)
 801225e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012262:	6800      	ldr	r0, [r0, #0]
 8012264:	9301      	str	r3, [sp, #4]
 8012266:	f000 f83f 	bl	80122e8 <_vfiprintf_r>
 801226a:	b002      	add	sp, #8
 801226c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012270:	b003      	add	sp, #12
 8012272:	4770      	bx	lr
 8012274:	20000130 	.word	0x20000130

08012278 <abort>:
 8012278:	b508      	push	{r3, lr}
 801227a:	2006      	movs	r0, #6
 801227c:	f000 fa0c 	bl	8012698 <raise>
 8012280:	2001      	movs	r0, #1
 8012282:	f7f1 fbcf 	bl	8003a24 <_exit>

08012286 <_malloc_usable_size_r>:
 8012286:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801228a:	1f18      	subs	r0, r3, #4
 801228c:	2b00      	cmp	r3, #0
 801228e:	bfbc      	itt	lt
 8012290:	580b      	ldrlt	r3, [r1, r0]
 8012292:	18c0      	addlt	r0, r0, r3
 8012294:	4770      	bx	lr

08012296 <__sfputc_r>:
 8012296:	6893      	ldr	r3, [r2, #8]
 8012298:	3b01      	subs	r3, #1
 801229a:	2b00      	cmp	r3, #0
 801229c:	b410      	push	{r4}
 801229e:	6093      	str	r3, [r2, #8]
 80122a0:	da08      	bge.n	80122b4 <__sfputc_r+0x1e>
 80122a2:	6994      	ldr	r4, [r2, #24]
 80122a4:	42a3      	cmp	r3, r4
 80122a6:	db01      	blt.n	80122ac <__sfputc_r+0x16>
 80122a8:	290a      	cmp	r1, #10
 80122aa:	d103      	bne.n	80122b4 <__sfputc_r+0x1e>
 80122ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122b0:	f000 b934 	b.w	801251c <__swbuf_r>
 80122b4:	6813      	ldr	r3, [r2, #0]
 80122b6:	1c58      	adds	r0, r3, #1
 80122b8:	6010      	str	r0, [r2, #0]
 80122ba:	7019      	strb	r1, [r3, #0]
 80122bc:	4608      	mov	r0, r1
 80122be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122c2:	4770      	bx	lr

080122c4 <__sfputs_r>:
 80122c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122c6:	4606      	mov	r6, r0
 80122c8:	460f      	mov	r7, r1
 80122ca:	4614      	mov	r4, r2
 80122cc:	18d5      	adds	r5, r2, r3
 80122ce:	42ac      	cmp	r4, r5
 80122d0:	d101      	bne.n	80122d6 <__sfputs_r+0x12>
 80122d2:	2000      	movs	r0, #0
 80122d4:	e007      	b.n	80122e6 <__sfputs_r+0x22>
 80122d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122da:	463a      	mov	r2, r7
 80122dc:	4630      	mov	r0, r6
 80122de:	f7ff ffda 	bl	8012296 <__sfputc_r>
 80122e2:	1c43      	adds	r3, r0, #1
 80122e4:	d1f3      	bne.n	80122ce <__sfputs_r+0xa>
 80122e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080122e8 <_vfiprintf_r>:
 80122e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122ec:	460d      	mov	r5, r1
 80122ee:	b09d      	sub	sp, #116	; 0x74
 80122f0:	4614      	mov	r4, r2
 80122f2:	4698      	mov	r8, r3
 80122f4:	4606      	mov	r6, r0
 80122f6:	b118      	cbz	r0, 8012300 <_vfiprintf_r+0x18>
 80122f8:	6a03      	ldr	r3, [r0, #32]
 80122fa:	b90b      	cbnz	r3, 8012300 <_vfiprintf_r+0x18>
 80122fc:	f7fc f8f0 	bl	800e4e0 <__sinit>
 8012300:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012302:	07d9      	lsls	r1, r3, #31
 8012304:	d405      	bmi.n	8012312 <_vfiprintf_r+0x2a>
 8012306:	89ab      	ldrh	r3, [r5, #12]
 8012308:	059a      	lsls	r2, r3, #22
 801230a:	d402      	bmi.n	8012312 <_vfiprintf_r+0x2a>
 801230c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801230e:	f7fc fa98 	bl	800e842 <__retarget_lock_acquire_recursive>
 8012312:	89ab      	ldrh	r3, [r5, #12]
 8012314:	071b      	lsls	r3, r3, #28
 8012316:	d501      	bpl.n	801231c <_vfiprintf_r+0x34>
 8012318:	692b      	ldr	r3, [r5, #16]
 801231a:	b99b      	cbnz	r3, 8012344 <_vfiprintf_r+0x5c>
 801231c:	4629      	mov	r1, r5
 801231e:	4630      	mov	r0, r6
 8012320:	f000 f93a 	bl	8012598 <__swsetup_r>
 8012324:	b170      	cbz	r0, 8012344 <_vfiprintf_r+0x5c>
 8012326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012328:	07dc      	lsls	r4, r3, #31
 801232a:	d504      	bpl.n	8012336 <_vfiprintf_r+0x4e>
 801232c:	f04f 30ff 	mov.w	r0, #4294967295
 8012330:	b01d      	add	sp, #116	; 0x74
 8012332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012336:	89ab      	ldrh	r3, [r5, #12]
 8012338:	0598      	lsls	r0, r3, #22
 801233a:	d4f7      	bmi.n	801232c <_vfiprintf_r+0x44>
 801233c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801233e:	f7fc fa81 	bl	800e844 <__retarget_lock_release_recursive>
 8012342:	e7f3      	b.n	801232c <_vfiprintf_r+0x44>
 8012344:	2300      	movs	r3, #0
 8012346:	9309      	str	r3, [sp, #36]	; 0x24
 8012348:	2320      	movs	r3, #32
 801234a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801234e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012352:	2330      	movs	r3, #48	; 0x30
 8012354:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8012508 <_vfiprintf_r+0x220>
 8012358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801235c:	f04f 0901 	mov.w	r9, #1
 8012360:	4623      	mov	r3, r4
 8012362:	469a      	mov	sl, r3
 8012364:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012368:	b10a      	cbz	r2, 801236e <_vfiprintf_r+0x86>
 801236a:	2a25      	cmp	r2, #37	; 0x25
 801236c:	d1f9      	bne.n	8012362 <_vfiprintf_r+0x7a>
 801236e:	ebba 0b04 	subs.w	fp, sl, r4
 8012372:	d00b      	beq.n	801238c <_vfiprintf_r+0xa4>
 8012374:	465b      	mov	r3, fp
 8012376:	4622      	mov	r2, r4
 8012378:	4629      	mov	r1, r5
 801237a:	4630      	mov	r0, r6
 801237c:	f7ff ffa2 	bl	80122c4 <__sfputs_r>
 8012380:	3001      	adds	r0, #1
 8012382:	f000 80a9 	beq.w	80124d8 <_vfiprintf_r+0x1f0>
 8012386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012388:	445a      	add	r2, fp
 801238a:	9209      	str	r2, [sp, #36]	; 0x24
 801238c:	f89a 3000 	ldrb.w	r3, [sl]
 8012390:	2b00      	cmp	r3, #0
 8012392:	f000 80a1 	beq.w	80124d8 <_vfiprintf_r+0x1f0>
 8012396:	2300      	movs	r3, #0
 8012398:	f04f 32ff 	mov.w	r2, #4294967295
 801239c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80123a0:	f10a 0a01 	add.w	sl, sl, #1
 80123a4:	9304      	str	r3, [sp, #16]
 80123a6:	9307      	str	r3, [sp, #28]
 80123a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80123ac:	931a      	str	r3, [sp, #104]	; 0x68
 80123ae:	4654      	mov	r4, sl
 80123b0:	2205      	movs	r2, #5
 80123b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123b6:	4854      	ldr	r0, [pc, #336]	; (8012508 <_vfiprintf_r+0x220>)
 80123b8:	f7ed ff0a 	bl	80001d0 <memchr>
 80123bc:	9a04      	ldr	r2, [sp, #16]
 80123be:	b9d8      	cbnz	r0, 80123f8 <_vfiprintf_r+0x110>
 80123c0:	06d1      	lsls	r1, r2, #27
 80123c2:	bf44      	itt	mi
 80123c4:	2320      	movmi	r3, #32
 80123c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80123ca:	0713      	lsls	r3, r2, #28
 80123cc:	bf44      	itt	mi
 80123ce:	232b      	movmi	r3, #43	; 0x2b
 80123d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80123d4:	f89a 3000 	ldrb.w	r3, [sl]
 80123d8:	2b2a      	cmp	r3, #42	; 0x2a
 80123da:	d015      	beq.n	8012408 <_vfiprintf_r+0x120>
 80123dc:	9a07      	ldr	r2, [sp, #28]
 80123de:	4654      	mov	r4, sl
 80123e0:	2000      	movs	r0, #0
 80123e2:	f04f 0c0a 	mov.w	ip, #10
 80123e6:	4621      	mov	r1, r4
 80123e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123ec:	3b30      	subs	r3, #48	; 0x30
 80123ee:	2b09      	cmp	r3, #9
 80123f0:	d94d      	bls.n	801248e <_vfiprintf_r+0x1a6>
 80123f2:	b1b0      	cbz	r0, 8012422 <_vfiprintf_r+0x13a>
 80123f4:	9207      	str	r2, [sp, #28]
 80123f6:	e014      	b.n	8012422 <_vfiprintf_r+0x13a>
 80123f8:	eba0 0308 	sub.w	r3, r0, r8
 80123fc:	fa09 f303 	lsl.w	r3, r9, r3
 8012400:	4313      	orrs	r3, r2
 8012402:	9304      	str	r3, [sp, #16]
 8012404:	46a2      	mov	sl, r4
 8012406:	e7d2      	b.n	80123ae <_vfiprintf_r+0xc6>
 8012408:	9b03      	ldr	r3, [sp, #12]
 801240a:	1d19      	adds	r1, r3, #4
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	9103      	str	r1, [sp, #12]
 8012410:	2b00      	cmp	r3, #0
 8012412:	bfbb      	ittet	lt
 8012414:	425b      	neglt	r3, r3
 8012416:	f042 0202 	orrlt.w	r2, r2, #2
 801241a:	9307      	strge	r3, [sp, #28]
 801241c:	9307      	strlt	r3, [sp, #28]
 801241e:	bfb8      	it	lt
 8012420:	9204      	strlt	r2, [sp, #16]
 8012422:	7823      	ldrb	r3, [r4, #0]
 8012424:	2b2e      	cmp	r3, #46	; 0x2e
 8012426:	d10c      	bne.n	8012442 <_vfiprintf_r+0x15a>
 8012428:	7863      	ldrb	r3, [r4, #1]
 801242a:	2b2a      	cmp	r3, #42	; 0x2a
 801242c:	d134      	bne.n	8012498 <_vfiprintf_r+0x1b0>
 801242e:	9b03      	ldr	r3, [sp, #12]
 8012430:	1d1a      	adds	r2, r3, #4
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	9203      	str	r2, [sp, #12]
 8012436:	2b00      	cmp	r3, #0
 8012438:	bfb8      	it	lt
 801243a:	f04f 33ff 	movlt.w	r3, #4294967295
 801243e:	3402      	adds	r4, #2
 8012440:	9305      	str	r3, [sp, #20]
 8012442:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8012518 <_vfiprintf_r+0x230>
 8012446:	7821      	ldrb	r1, [r4, #0]
 8012448:	2203      	movs	r2, #3
 801244a:	4650      	mov	r0, sl
 801244c:	f7ed fec0 	bl	80001d0 <memchr>
 8012450:	b138      	cbz	r0, 8012462 <_vfiprintf_r+0x17a>
 8012452:	9b04      	ldr	r3, [sp, #16]
 8012454:	eba0 000a 	sub.w	r0, r0, sl
 8012458:	2240      	movs	r2, #64	; 0x40
 801245a:	4082      	lsls	r2, r0
 801245c:	4313      	orrs	r3, r2
 801245e:	3401      	adds	r4, #1
 8012460:	9304      	str	r3, [sp, #16]
 8012462:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012466:	4829      	ldr	r0, [pc, #164]	; (801250c <_vfiprintf_r+0x224>)
 8012468:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801246c:	2206      	movs	r2, #6
 801246e:	f7ed feaf 	bl	80001d0 <memchr>
 8012472:	2800      	cmp	r0, #0
 8012474:	d03f      	beq.n	80124f6 <_vfiprintf_r+0x20e>
 8012476:	4b26      	ldr	r3, [pc, #152]	; (8012510 <_vfiprintf_r+0x228>)
 8012478:	bb1b      	cbnz	r3, 80124c2 <_vfiprintf_r+0x1da>
 801247a:	9b03      	ldr	r3, [sp, #12]
 801247c:	3307      	adds	r3, #7
 801247e:	f023 0307 	bic.w	r3, r3, #7
 8012482:	3308      	adds	r3, #8
 8012484:	9303      	str	r3, [sp, #12]
 8012486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012488:	443b      	add	r3, r7
 801248a:	9309      	str	r3, [sp, #36]	; 0x24
 801248c:	e768      	b.n	8012360 <_vfiprintf_r+0x78>
 801248e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012492:	460c      	mov	r4, r1
 8012494:	2001      	movs	r0, #1
 8012496:	e7a6      	b.n	80123e6 <_vfiprintf_r+0xfe>
 8012498:	2300      	movs	r3, #0
 801249a:	3401      	adds	r4, #1
 801249c:	9305      	str	r3, [sp, #20]
 801249e:	4619      	mov	r1, r3
 80124a0:	f04f 0c0a 	mov.w	ip, #10
 80124a4:	4620      	mov	r0, r4
 80124a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80124aa:	3a30      	subs	r2, #48	; 0x30
 80124ac:	2a09      	cmp	r2, #9
 80124ae:	d903      	bls.n	80124b8 <_vfiprintf_r+0x1d0>
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d0c6      	beq.n	8012442 <_vfiprintf_r+0x15a>
 80124b4:	9105      	str	r1, [sp, #20]
 80124b6:	e7c4      	b.n	8012442 <_vfiprintf_r+0x15a>
 80124b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80124bc:	4604      	mov	r4, r0
 80124be:	2301      	movs	r3, #1
 80124c0:	e7f0      	b.n	80124a4 <_vfiprintf_r+0x1bc>
 80124c2:	ab03      	add	r3, sp, #12
 80124c4:	9300      	str	r3, [sp, #0]
 80124c6:	462a      	mov	r2, r5
 80124c8:	4b12      	ldr	r3, [pc, #72]	; (8012514 <_vfiprintf_r+0x22c>)
 80124ca:	a904      	add	r1, sp, #16
 80124cc:	4630      	mov	r0, r6
 80124ce:	f7fb f9a5 	bl	800d81c <_printf_float>
 80124d2:	4607      	mov	r7, r0
 80124d4:	1c78      	adds	r0, r7, #1
 80124d6:	d1d6      	bne.n	8012486 <_vfiprintf_r+0x19e>
 80124d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80124da:	07d9      	lsls	r1, r3, #31
 80124dc:	d405      	bmi.n	80124ea <_vfiprintf_r+0x202>
 80124de:	89ab      	ldrh	r3, [r5, #12]
 80124e0:	059a      	lsls	r2, r3, #22
 80124e2:	d402      	bmi.n	80124ea <_vfiprintf_r+0x202>
 80124e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80124e6:	f7fc f9ad 	bl	800e844 <__retarget_lock_release_recursive>
 80124ea:	89ab      	ldrh	r3, [r5, #12]
 80124ec:	065b      	lsls	r3, r3, #25
 80124ee:	f53f af1d 	bmi.w	801232c <_vfiprintf_r+0x44>
 80124f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80124f4:	e71c      	b.n	8012330 <_vfiprintf_r+0x48>
 80124f6:	ab03      	add	r3, sp, #12
 80124f8:	9300      	str	r3, [sp, #0]
 80124fa:	462a      	mov	r2, r5
 80124fc:	4b05      	ldr	r3, [pc, #20]	; (8012514 <_vfiprintf_r+0x22c>)
 80124fe:	a904      	add	r1, sp, #16
 8012500:	4630      	mov	r0, r6
 8012502:	f7fb fc2f 	bl	800dd64 <_printf_i>
 8012506:	e7e4      	b.n	80124d2 <_vfiprintf_r+0x1ea>
 8012508:	080143f1 	.word	0x080143f1
 801250c:	080143fb 	.word	0x080143fb
 8012510:	0800d81d 	.word	0x0800d81d
 8012514:	080122c5 	.word	0x080122c5
 8012518:	080143f7 	.word	0x080143f7

0801251c <__swbuf_r>:
 801251c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801251e:	460e      	mov	r6, r1
 8012520:	4614      	mov	r4, r2
 8012522:	4605      	mov	r5, r0
 8012524:	b118      	cbz	r0, 801252e <__swbuf_r+0x12>
 8012526:	6a03      	ldr	r3, [r0, #32]
 8012528:	b90b      	cbnz	r3, 801252e <__swbuf_r+0x12>
 801252a:	f7fb ffd9 	bl	800e4e0 <__sinit>
 801252e:	69a3      	ldr	r3, [r4, #24]
 8012530:	60a3      	str	r3, [r4, #8]
 8012532:	89a3      	ldrh	r3, [r4, #12]
 8012534:	071a      	lsls	r2, r3, #28
 8012536:	d525      	bpl.n	8012584 <__swbuf_r+0x68>
 8012538:	6923      	ldr	r3, [r4, #16]
 801253a:	b31b      	cbz	r3, 8012584 <__swbuf_r+0x68>
 801253c:	6823      	ldr	r3, [r4, #0]
 801253e:	6922      	ldr	r2, [r4, #16]
 8012540:	1a98      	subs	r0, r3, r2
 8012542:	6963      	ldr	r3, [r4, #20]
 8012544:	b2f6      	uxtb	r6, r6
 8012546:	4283      	cmp	r3, r0
 8012548:	4637      	mov	r7, r6
 801254a:	dc04      	bgt.n	8012556 <__swbuf_r+0x3a>
 801254c:	4621      	mov	r1, r4
 801254e:	4628      	mov	r0, r5
 8012550:	f7ff f952 	bl	80117f8 <_fflush_r>
 8012554:	b9e0      	cbnz	r0, 8012590 <__swbuf_r+0x74>
 8012556:	68a3      	ldr	r3, [r4, #8]
 8012558:	3b01      	subs	r3, #1
 801255a:	60a3      	str	r3, [r4, #8]
 801255c:	6823      	ldr	r3, [r4, #0]
 801255e:	1c5a      	adds	r2, r3, #1
 8012560:	6022      	str	r2, [r4, #0]
 8012562:	701e      	strb	r6, [r3, #0]
 8012564:	6962      	ldr	r2, [r4, #20]
 8012566:	1c43      	adds	r3, r0, #1
 8012568:	429a      	cmp	r2, r3
 801256a:	d004      	beq.n	8012576 <__swbuf_r+0x5a>
 801256c:	89a3      	ldrh	r3, [r4, #12]
 801256e:	07db      	lsls	r3, r3, #31
 8012570:	d506      	bpl.n	8012580 <__swbuf_r+0x64>
 8012572:	2e0a      	cmp	r6, #10
 8012574:	d104      	bne.n	8012580 <__swbuf_r+0x64>
 8012576:	4621      	mov	r1, r4
 8012578:	4628      	mov	r0, r5
 801257a:	f7ff f93d 	bl	80117f8 <_fflush_r>
 801257e:	b938      	cbnz	r0, 8012590 <__swbuf_r+0x74>
 8012580:	4638      	mov	r0, r7
 8012582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012584:	4621      	mov	r1, r4
 8012586:	4628      	mov	r0, r5
 8012588:	f000 f806 	bl	8012598 <__swsetup_r>
 801258c:	2800      	cmp	r0, #0
 801258e:	d0d5      	beq.n	801253c <__swbuf_r+0x20>
 8012590:	f04f 37ff 	mov.w	r7, #4294967295
 8012594:	e7f4      	b.n	8012580 <__swbuf_r+0x64>
	...

08012598 <__swsetup_r>:
 8012598:	b538      	push	{r3, r4, r5, lr}
 801259a:	4b2a      	ldr	r3, [pc, #168]	; (8012644 <__swsetup_r+0xac>)
 801259c:	4605      	mov	r5, r0
 801259e:	6818      	ldr	r0, [r3, #0]
 80125a0:	460c      	mov	r4, r1
 80125a2:	b118      	cbz	r0, 80125ac <__swsetup_r+0x14>
 80125a4:	6a03      	ldr	r3, [r0, #32]
 80125a6:	b90b      	cbnz	r3, 80125ac <__swsetup_r+0x14>
 80125a8:	f7fb ff9a 	bl	800e4e0 <__sinit>
 80125ac:	89a3      	ldrh	r3, [r4, #12]
 80125ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80125b2:	0718      	lsls	r0, r3, #28
 80125b4:	d422      	bmi.n	80125fc <__swsetup_r+0x64>
 80125b6:	06d9      	lsls	r1, r3, #27
 80125b8:	d407      	bmi.n	80125ca <__swsetup_r+0x32>
 80125ba:	2309      	movs	r3, #9
 80125bc:	602b      	str	r3, [r5, #0]
 80125be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80125c2:	81a3      	strh	r3, [r4, #12]
 80125c4:	f04f 30ff 	mov.w	r0, #4294967295
 80125c8:	e034      	b.n	8012634 <__swsetup_r+0x9c>
 80125ca:	0758      	lsls	r0, r3, #29
 80125cc:	d512      	bpl.n	80125f4 <__swsetup_r+0x5c>
 80125ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80125d0:	b141      	cbz	r1, 80125e4 <__swsetup_r+0x4c>
 80125d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80125d6:	4299      	cmp	r1, r3
 80125d8:	d002      	beq.n	80125e0 <__swsetup_r+0x48>
 80125da:	4628      	mov	r0, r5
 80125dc:	f7fc ffca 	bl	800f574 <_free_r>
 80125e0:	2300      	movs	r3, #0
 80125e2:	6363      	str	r3, [r4, #52]	; 0x34
 80125e4:	89a3      	ldrh	r3, [r4, #12]
 80125e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80125ea:	81a3      	strh	r3, [r4, #12]
 80125ec:	2300      	movs	r3, #0
 80125ee:	6063      	str	r3, [r4, #4]
 80125f0:	6923      	ldr	r3, [r4, #16]
 80125f2:	6023      	str	r3, [r4, #0]
 80125f4:	89a3      	ldrh	r3, [r4, #12]
 80125f6:	f043 0308 	orr.w	r3, r3, #8
 80125fa:	81a3      	strh	r3, [r4, #12]
 80125fc:	6923      	ldr	r3, [r4, #16]
 80125fe:	b94b      	cbnz	r3, 8012614 <__swsetup_r+0x7c>
 8012600:	89a3      	ldrh	r3, [r4, #12]
 8012602:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801260a:	d003      	beq.n	8012614 <__swsetup_r+0x7c>
 801260c:	4621      	mov	r1, r4
 801260e:	4628      	mov	r0, r5
 8012610:	f000 f884 	bl	801271c <__smakebuf_r>
 8012614:	89a0      	ldrh	r0, [r4, #12]
 8012616:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801261a:	f010 0301 	ands.w	r3, r0, #1
 801261e:	d00a      	beq.n	8012636 <__swsetup_r+0x9e>
 8012620:	2300      	movs	r3, #0
 8012622:	60a3      	str	r3, [r4, #8]
 8012624:	6963      	ldr	r3, [r4, #20]
 8012626:	425b      	negs	r3, r3
 8012628:	61a3      	str	r3, [r4, #24]
 801262a:	6923      	ldr	r3, [r4, #16]
 801262c:	b943      	cbnz	r3, 8012640 <__swsetup_r+0xa8>
 801262e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012632:	d1c4      	bne.n	80125be <__swsetup_r+0x26>
 8012634:	bd38      	pop	{r3, r4, r5, pc}
 8012636:	0781      	lsls	r1, r0, #30
 8012638:	bf58      	it	pl
 801263a:	6963      	ldrpl	r3, [r4, #20]
 801263c:	60a3      	str	r3, [r4, #8]
 801263e:	e7f4      	b.n	801262a <__swsetup_r+0x92>
 8012640:	2000      	movs	r0, #0
 8012642:	e7f7      	b.n	8012634 <__swsetup_r+0x9c>
 8012644:	20000130 	.word	0x20000130

08012648 <_raise_r>:
 8012648:	291f      	cmp	r1, #31
 801264a:	b538      	push	{r3, r4, r5, lr}
 801264c:	4604      	mov	r4, r0
 801264e:	460d      	mov	r5, r1
 8012650:	d904      	bls.n	801265c <_raise_r+0x14>
 8012652:	2316      	movs	r3, #22
 8012654:	6003      	str	r3, [r0, #0]
 8012656:	f04f 30ff 	mov.w	r0, #4294967295
 801265a:	bd38      	pop	{r3, r4, r5, pc}
 801265c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801265e:	b112      	cbz	r2, 8012666 <_raise_r+0x1e>
 8012660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012664:	b94b      	cbnz	r3, 801267a <_raise_r+0x32>
 8012666:	4620      	mov	r0, r4
 8012668:	f000 f830 	bl	80126cc <_getpid_r>
 801266c:	462a      	mov	r2, r5
 801266e:	4601      	mov	r1, r0
 8012670:	4620      	mov	r0, r4
 8012672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012676:	f000 b817 	b.w	80126a8 <_kill_r>
 801267a:	2b01      	cmp	r3, #1
 801267c:	d00a      	beq.n	8012694 <_raise_r+0x4c>
 801267e:	1c59      	adds	r1, r3, #1
 8012680:	d103      	bne.n	801268a <_raise_r+0x42>
 8012682:	2316      	movs	r3, #22
 8012684:	6003      	str	r3, [r0, #0]
 8012686:	2001      	movs	r0, #1
 8012688:	e7e7      	b.n	801265a <_raise_r+0x12>
 801268a:	2400      	movs	r4, #0
 801268c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012690:	4628      	mov	r0, r5
 8012692:	4798      	blx	r3
 8012694:	2000      	movs	r0, #0
 8012696:	e7e0      	b.n	801265a <_raise_r+0x12>

08012698 <raise>:
 8012698:	4b02      	ldr	r3, [pc, #8]	; (80126a4 <raise+0xc>)
 801269a:	4601      	mov	r1, r0
 801269c:	6818      	ldr	r0, [r3, #0]
 801269e:	f7ff bfd3 	b.w	8012648 <_raise_r>
 80126a2:	bf00      	nop
 80126a4:	20000130 	.word	0x20000130

080126a8 <_kill_r>:
 80126a8:	b538      	push	{r3, r4, r5, lr}
 80126aa:	4d07      	ldr	r5, [pc, #28]	; (80126c8 <_kill_r+0x20>)
 80126ac:	2300      	movs	r3, #0
 80126ae:	4604      	mov	r4, r0
 80126b0:	4608      	mov	r0, r1
 80126b2:	4611      	mov	r1, r2
 80126b4:	602b      	str	r3, [r5, #0]
 80126b6:	f7f1 f9a5 	bl	8003a04 <_kill>
 80126ba:	1c43      	adds	r3, r0, #1
 80126bc:	d102      	bne.n	80126c4 <_kill_r+0x1c>
 80126be:	682b      	ldr	r3, [r5, #0]
 80126c0:	b103      	cbz	r3, 80126c4 <_kill_r+0x1c>
 80126c2:	6023      	str	r3, [r4, #0]
 80126c4:	bd38      	pop	{r3, r4, r5, pc}
 80126c6:	bf00      	nop
 80126c8:	20008c60 	.word	0x20008c60

080126cc <_getpid_r>:
 80126cc:	f7f1 b992 	b.w	80039f4 <_getpid>

080126d0 <__swhatbuf_r>:
 80126d0:	b570      	push	{r4, r5, r6, lr}
 80126d2:	460c      	mov	r4, r1
 80126d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126d8:	2900      	cmp	r1, #0
 80126da:	b096      	sub	sp, #88	; 0x58
 80126dc:	4615      	mov	r5, r2
 80126de:	461e      	mov	r6, r3
 80126e0:	da0d      	bge.n	80126fe <__swhatbuf_r+0x2e>
 80126e2:	89a3      	ldrh	r3, [r4, #12]
 80126e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80126e8:	f04f 0100 	mov.w	r1, #0
 80126ec:	bf0c      	ite	eq
 80126ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80126f2:	2340      	movne	r3, #64	; 0x40
 80126f4:	2000      	movs	r0, #0
 80126f6:	6031      	str	r1, [r6, #0]
 80126f8:	602b      	str	r3, [r5, #0]
 80126fa:	b016      	add	sp, #88	; 0x58
 80126fc:	bd70      	pop	{r4, r5, r6, pc}
 80126fe:	466a      	mov	r2, sp
 8012700:	f000 f848 	bl	8012794 <_fstat_r>
 8012704:	2800      	cmp	r0, #0
 8012706:	dbec      	blt.n	80126e2 <__swhatbuf_r+0x12>
 8012708:	9901      	ldr	r1, [sp, #4]
 801270a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801270e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8012712:	4259      	negs	r1, r3
 8012714:	4159      	adcs	r1, r3
 8012716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801271a:	e7eb      	b.n	80126f4 <__swhatbuf_r+0x24>

0801271c <__smakebuf_r>:
 801271c:	898b      	ldrh	r3, [r1, #12]
 801271e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012720:	079d      	lsls	r5, r3, #30
 8012722:	4606      	mov	r6, r0
 8012724:	460c      	mov	r4, r1
 8012726:	d507      	bpl.n	8012738 <__smakebuf_r+0x1c>
 8012728:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801272c:	6023      	str	r3, [r4, #0]
 801272e:	6123      	str	r3, [r4, #16]
 8012730:	2301      	movs	r3, #1
 8012732:	6163      	str	r3, [r4, #20]
 8012734:	b002      	add	sp, #8
 8012736:	bd70      	pop	{r4, r5, r6, pc}
 8012738:	ab01      	add	r3, sp, #4
 801273a:	466a      	mov	r2, sp
 801273c:	f7ff ffc8 	bl	80126d0 <__swhatbuf_r>
 8012740:	9900      	ldr	r1, [sp, #0]
 8012742:	4605      	mov	r5, r0
 8012744:	4630      	mov	r0, r6
 8012746:	f7fc ff89 	bl	800f65c <_malloc_r>
 801274a:	b948      	cbnz	r0, 8012760 <__smakebuf_r+0x44>
 801274c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012750:	059a      	lsls	r2, r3, #22
 8012752:	d4ef      	bmi.n	8012734 <__smakebuf_r+0x18>
 8012754:	f023 0303 	bic.w	r3, r3, #3
 8012758:	f043 0302 	orr.w	r3, r3, #2
 801275c:	81a3      	strh	r3, [r4, #12]
 801275e:	e7e3      	b.n	8012728 <__smakebuf_r+0xc>
 8012760:	89a3      	ldrh	r3, [r4, #12]
 8012762:	6020      	str	r0, [r4, #0]
 8012764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012768:	81a3      	strh	r3, [r4, #12]
 801276a:	9b00      	ldr	r3, [sp, #0]
 801276c:	6163      	str	r3, [r4, #20]
 801276e:	9b01      	ldr	r3, [sp, #4]
 8012770:	6120      	str	r0, [r4, #16]
 8012772:	b15b      	cbz	r3, 801278c <__smakebuf_r+0x70>
 8012774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012778:	4630      	mov	r0, r6
 801277a:	f000 f81d 	bl	80127b8 <_isatty_r>
 801277e:	b128      	cbz	r0, 801278c <__smakebuf_r+0x70>
 8012780:	89a3      	ldrh	r3, [r4, #12]
 8012782:	f023 0303 	bic.w	r3, r3, #3
 8012786:	f043 0301 	orr.w	r3, r3, #1
 801278a:	81a3      	strh	r3, [r4, #12]
 801278c:	89a3      	ldrh	r3, [r4, #12]
 801278e:	431d      	orrs	r5, r3
 8012790:	81a5      	strh	r5, [r4, #12]
 8012792:	e7cf      	b.n	8012734 <__smakebuf_r+0x18>

08012794 <_fstat_r>:
 8012794:	b538      	push	{r3, r4, r5, lr}
 8012796:	4d07      	ldr	r5, [pc, #28]	; (80127b4 <_fstat_r+0x20>)
 8012798:	2300      	movs	r3, #0
 801279a:	4604      	mov	r4, r0
 801279c:	4608      	mov	r0, r1
 801279e:	4611      	mov	r1, r2
 80127a0:	602b      	str	r3, [r5, #0]
 80127a2:	f7f1 f98e 	bl	8003ac2 <_fstat>
 80127a6:	1c43      	adds	r3, r0, #1
 80127a8:	d102      	bne.n	80127b0 <_fstat_r+0x1c>
 80127aa:	682b      	ldr	r3, [r5, #0]
 80127ac:	b103      	cbz	r3, 80127b0 <_fstat_r+0x1c>
 80127ae:	6023      	str	r3, [r4, #0]
 80127b0:	bd38      	pop	{r3, r4, r5, pc}
 80127b2:	bf00      	nop
 80127b4:	20008c60 	.word	0x20008c60

080127b8 <_isatty_r>:
 80127b8:	b538      	push	{r3, r4, r5, lr}
 80127ba:	4d06      	ldr	r5, [pc, #24]	; (80127d4 <_isatty_r+0x1c>)
 80127bc:	2300      	movs	r3, #0
 80127be:	4604      	mov	r4, r0
 80127c0:	4608      	mov	r0, r1
 80127c2:	602b      	str	r3, [r5, #0]
 80127c4:	f7f1 f98d 	bl	8003ae2 <_isatty>
 80127c8:	1c43      	adds	r3, r0, #1
 80127ca:	d102      	bne.n	80127d2 <_isatty_r+0x1a>
 80127cc:	682b      	ldr	r3, [r5, #0]
 80127ce:	b103      	cbz	r3, 80127d2 <_isatty_r+0x1a>
 80127d0:	6023      	str	r3, [r4, #0]
 80127d2:	bd38      	pop	{r3, r4, r5, pc}
 80127d4:	20008c60 	.word	0x20008c60

080127d8 <atan2>:
 80127d8:	f000 bb6e 	b.w	8012eb8 <__ieee754_atan2>
 80127dc:	0000      	movs	r0, r0
	...

080127e0 <log>:
 80127e0:	b538      	push	{r3, r4, r5, lr}
 80127e2:	ed2d 8b02 	vpush	{d8}
 80127e6:	ec55 4b10 	vmov	r4, r5, d0
 80127ea:	f000 fc2d 	bl	8013048 <__ieee754_log>
 80127ee:	4622      	mov	r2, r4
 80127f0:	462b      	mov	r3, r5
 80127f2:	4620      	mov	r0, r4
 80127f4:	4629      	mov	r1, r5
 80127f6:	eeb0 8a40 	vmov.f32	s16, s0
 80127fa:	eef0 8a60 	vmov.f32	s17, s1
 80127fe:	f7ee f995 	bl	8000b2c <__aeabi_dcmpun>
 8012802:	b998      	cbnz	r0, 801282c <log+0x4c>
 8012804:	2200      	movs	r2, #0
 8012806:	2300      	movs	r3, #0
 8012808:	4620      	mov	r0, r4
 801280a:	4629      	mov	r1, r5
 801280c:	f7ee f984 	bl	8000b18 <__aeabi_dcmpgt>
 8012810:	b960      	cbnz	r0, 801282c <log+0x4c>
 8012812:	2200      	movs	r2, #0
 8012814:	2300      	movs	r3, #0
 8012816:	4620      	mov	r0, r4
 8012818:	4629      	mov	r1, r5
 801281a:	f7ee f955 	bl	8000ac8 <__aeabi_dcmpeq>
 801281e:	b160      	cbz	r0, 801283a <log+0x5a>
 8012820:	f7fb ffe4 	bl	800e7ec <__errno>
 8012824:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8012850 <log+0x70>
 8012828:	2322      	movs	r3, #34	; 0x22
 801282a:	6003      	str	r3, [r0, #0]
 801282c:	eeb0 0a48 	vmov.f32	s0, s16
 8012830:	eef0 0a68 	vmov.f32	s1, s17
 8012834:	ecbd 8b02 	vpop	{d8}
 8012838:	bd38      	pop	{r3, r4, r5, pc}
 801283a:	f7fb ffd7 	bl	800e7ec <__errno>
 801283e:	ecbd 8b02 	vpop	{d8}
 8012842:	2321      	movs	r3, #33	; 0x21
 8012844:	6003      	str	r3, [r0, #0]
 8012846:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801284a:	4803      	ldr	r0, [pc, #12]	; (8012858 <log+0x78>)
 801284c:	f7ff b8ac 	b.w	80119a8 <nan>
 8012850:	00000000 	.word	0x00000000
 8012854:	fff00000 	.word	0xfff00000
 8012858:	08014460 	.word	0x08014460

0801285c <pow>:
 801285c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801285e:	ed2d 8b02 	vpush	{d8}
 8012862:	eeb0 8a40 	vmov.f32	s16, s0
 8012866:	eef0 8a60 	vmov.f32	s17, s1
 801286a:	ec55 4b11 	vmov	r4, r5, d1
 801286e:	f000 fda7 	bl	80133c0 <__ieee754_pow>
 8012872:	4622      	mov	r2, r4
 8012874:	462b      	mov	r3, r5
 8012876:	4620      	mov	r0, r4
 8012878:	4629      	mov	r1, r5
 801287a:	ec57 6b10 	vmov	r6, r7, d0
 801287e:	f7ee f955 	bl	8000b2c <__aeabi_dcmpun>
 8012882:	2800      	cmp	r0, #0
 8012884:	d13b      	bne.n	80128fe <pow+0xa2>
 8012886:	ec51 0b18 	vmov	r0, r1, d8
 801288a:	2200      	movs	r2, #0
 801288c:	2300      	movs	r3, #0
 801288e:	f7ee f91b 	bl	8000ac8 <__aeabi_dcmpeq>
 8012892:	b1b8      	cbz	r0, 80128c4 <pow+0x68>
 8012894:	2200      	movs	r2, #0
 8012896:	2300      	movs	r3, #0
 8012898:	4620      	mov	r0, r4
 801289a:	4629      	mov	r1, r5
 801289c:	f7ee f914 	bl	8000ac8 <__aeabi_dcmpeq>
 80128a0:	2800      	cmp	r0, #0
 80128a2:	d146      	bne.n	8012932 <pow+0xd6>
 80128a4:	ec45 4b10 	vmov	d0, r4, r5
 80128a8:	f000 fa1f 	bl	8012cea <finite>
 80128ac:	b338      	cbz	r0, 80128fe <pow+0xa2>
 80128ae:	2200      	movs	r2, #0
 80128b0:	2300      	movs	r3, #0
 80128b2:	4620      	mov	r0, r4
 80128b4:	4629      	mov	r1, r5
 80128b6:	f7ee f911 	bl	8000adc <__aeabi_dcmplt>
 80128ba:	b300      	cbz	r0, 80128fe <pow+0xa2>
 80128bc:	f7fb ff96 	bl	800e7ec <__errno>
 80128c0:	2322      	movs	r3, #34	; 0x22
 80128c2:	e01b      	b.n	80128fc <pow+0xa0>
 80128c4:	ec47 6b10 	vmov	d0, r6, r7
 80128c8:	f000 fa0f 	bl	8012cea <finite>
 80128cc:	b9e0      	cbnz	r0, 8012908 <pow+0xac>
 80128ce:	eeb0 0a48 	vmov.f32	s0, s16
 80128d2:	eef0 0a68 	vmov.f32	s1, s17
 80128d6:	f000 fa08 	bl	8012cea <finite>
 80128da:	b1a8      	cbz	r0, 8012908 <pow+0xac>
 80128dc:	ec45 4b10 	vmov	d0, r4, r5
 80128e0:	f000 fa03 	bl	8012cea <finite>
 80128e4:	b180      	cbz	r0, 8012908 <pow+0xac>
 80128e6:	4632      	mov	r2, r6
 80128e8:	463b      	mov	r3, r7
 80128ea:	4630      	mov	r0, r6
 80128ec:	4639      	mov	r1, r7
 80128ee:	f7ee f91d 	bl	8000b2c <__aeabi_dcmpun>
 80128f2:	2800      	cmp	r0, #0
 80128f4:	d0e2      	beq.n	80128bc <pow+0x60>
 80128f6:	f7fb ff79 	bl	800e7ec <__errno>
 80128fa:	2321      	movs	r3, #33	; 0x21
 80128fc:	6003      	str	r3, [r0, #0]
 80128fe:	ecbd 8b02 	vpop	{d8}
 8012902:	ec47 6b10 	vmov	d0, r6, r7
 8012906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012908:	2200      	movs	r2, #0
 801290a:	2300      	movs	r3, #0
 801290c:	4630      	mov	r0, r6
 801290e:	4639      	mov	r1, r7
 8012910:	f7ee f8da 	bl	8000ac8 <__aeabi_dcmpeq>
 8012914:	2800      	cmp	r0, #0
 8012916:	d0f2      	beq.n	80128fe <pow+0xa2>
 8012918:	eeb0 0a48 	vmov.f32	s0, s16
 801291c:	eef0 0a68 	vmov.f32	s1, s17
 8012920:	f000 f9e3 	bl	8012cea <finite>
 8012924:	2800      	cmp	r0, #0
 8012926:	d0ea      	beq.n	80128fe <pow+0xa2>
 8012928:	ec45 4b10 	vmov	d0, r4, r5
 801292c:	f000 f9dd 	bl	8012cea <finite>
 8012930:	e7c3      	b.n	80128ba <pow+0x5e>
 8012932:	4f01      	ldr	r7, [pc, #4]	; (8012938 <pow+0xdc>)
 8012934:	2600      	movs	r6, #0
 8012936:	e7e2      	b.n	80128fe <pow+0xa2>
 8012938:	3ff00000 	.word	0x3ff00000

0801293c <sqrt>:
 801293c:	b538      	push	{r3, r4, r5, lr}
 801293e:	ed2d 8b02 	vpush	{d8}
 8012942:	ec55 4b10 	vmov	r4, r5, d0
 8012946:	f000 f9db 	bl	8012d00 <__ieee754_sqrt>
 801294a:	4622      	mov	r2, r4
 801294c:	462b      	mov	r3, r5
 801294e:	4620      	mov	r0, r4
 8012950:	4629      	mov	r1, r5
 8012952:	eeb0 8a40 	vmov.f32	s16, s0
 8012956:	eef0 8a60 	vmov.f32	s17, s1
 801295a:	f7ee f8e7 	bl	8000b2c <__aeabi_dcmpun>
 801295e:	b990      	cbnz	r0, 8012986 <sqrt+0x4a>
 8012960:	2200      	movs	r2, #0
 8012962:	2300      	movs	r3, #0
 8012964:	4620      	mov	r0, r4
 8012966:	4629      	mov	r1, r5
 8012968:	f7ee f8b8 	bl	8000adc <__aeabi_dcmplt>
 801296c:	b158      	cbz	r0, 8012986 <sqrt+0x4a>
 801296e:	f7fb ff3d 	bl	800e7ec <__errno>
 8012972:	2321      	movs	r3, #33	; 0x21
 8012974:	6003      	str	r3, [r0, #0]
 8012976:	2200      	movs	r2, #0
 8012978:	2300      	movs	r3, #0
 801297a:	4610      	mov	r0, r2
 801297c:	4619      	mov	r1, r3
 801297e:	f7ed ff65 	bl	800084c <__aeabi_ddiv>
 8012982:	ec41 0b18 	vmov	d8, r0, r1
 8012986:	eeb0 0a48 	vmov.f32	s0, s16
 801298a:	eef0 0a68 	vmov.f32	s1, s17
 801298e:	ecbd 8b02 	vpop	{d8}
 8012992:	bd38      	pop	{r3, r4, r5, pc}
 8012994:	0000      	movs	r0, r0
	...

08012998 <atan>:
 8012998:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801299c:	ec55 4b10 	vmov	r4, r5, d0
 80129a0:	4bc3      	ldr	r3, [pc, #780]	; (8012cb0 <atan+0x318>)
 80129a2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80129a6:	429e      	cmp	r6, r3
 80129a8:	46ab      	mov	fp, r5
 80129aa:	dd18      	ble.n	80129de <atan+0x46>
 80129ac:	4bc1      	ldr	r3, [pc, #772]	; (8012cb4 <atan+0x31c>)
 80129ae:	429e      	cmp	r6, r3
 80129b0:	dc01      	bgt.n	80129b6 <atan+0x1e>
 80129b2:	d109      	bne.n	80129c8 <atan+0x30>
 80129b4:	b144      	cbz	r4, 80129c8 <atan+0x30>
 80129b6:	4622      	mov	r2, r4
 80129b8:	462b      	mov	r3, r5
 80129ba:	4620      	mov	r0, r4
 80129bc:	4629      	mov	r1, r5
 80129be:	f7ed fc65 	bl	800028c <__adddf3>
 80129c2:	4604      	mov	r4, r0
 80129c4:	460d      	mov	r5, r1
 80129c6:	e006      	b.n	80129d6 <atan+0x3e>
 80129c8:	f1bb 0f00 	cmp.w	fp, #0
 80129cc:	f300 8131 	bgt.w	8012c32 <atan+0x29a>
 80129d0:	a59b      	add	r5, pc, #620	; (adr r5, 8012c40 <atan+0x2a8>)
 80129d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80129d6:	ec45 4b10 	vmov	d0, r4, r5
 80129da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129de:	4bb6      	ldr	r3, [pc, #728]	; (8012cb8 <atan+0x320>)
 80129e0:	429e      	cmp	r6, r3
 80129e2:	dc14      	bgt.n	8012a0e <atan+0x76>
 80129e4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80129e8:	429e      	cmp	r6, r3
 80129ea:	dc0d      	bgt.n	8012a08 <atan+0x70>
 80129ec:	a396      	add	r3, pc, #600	; (adr r3, 8012c48 <atan+0x2b0>)
 80129ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f2:	ee10 0a10 	vmov	r0, s0
 80129f6:	4629      	mov	r1, r5
 80129f8:	f7ed fc48 	bl	800028c <__adddf3>
 80129fc:	4baf      	ldr	r3, [pc, #700]	; (8012cbc <atan+0x324>)
 80129fe:	2200      	movs	r2, #0
 8012a00:	f7ee f88a 	bl	8000b18 <__aeabi_dcmpgt>
 8012a04:	2800      	cmp	r0, #0
 8012a06:	d1e6      	bne.n	80129d6 <atan+0x3e>
 8012a08:	f04f 3aff 	mov.w	sl, #4294967295
 8012a0c:	e02b      	b.n	8012a66 <atan+0xce>
 8012a0e:	f000 f963 	bl	8012cd8 <fabs>
 8012a12:	4bab      	ldr	r3, [pc, #684]	; (8012cc0 <atan+0x328>)
 8012a14:	429e      	cmp	r6, r3
 8012a16:	ec55 4b10 	vmov	r4, r5, d0
 8012a1a:	f300 80bf 	bgt.w	8012b9c <atan+0x204>
 8012a1e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8012a22:	429e      	cmp	r6, r3
 8012a24:	f300 80a0 	bgt.w	8012b68 <atan+0x1d0>
 8012a28:	ee10 2a10 	vmov	r2, s0
 8012a2c:	ee10 0a10 	vmov	r0, s0
 8012a30:	462b      	mov	r3, r5
 8012a32:	4629      	mov	r1, r5
 8012a34:	f7ed fc2a 	bl	800028c <__adddf3>
 8012a38:	4ba0      	ldr	r3, [pc, #640]	; (8012cbc <atan+0x324>)
 8012a3a:	2200      	movs	r2, #0
 8012a3c:	f7ed fc24 	bl	8000288 <__aeabi_dsub>
 8012a40:	2200      	movs	r2, #0
 8012a42:	4606      	mov	r6, r0
 8012a44:	460f      	mov	r7, r1
 8012a46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012a4a:	4620      	mov	r0, r4
 8012a4c:	4629      	mov	r1, r5
 8012a4e:	f7ed fc1d 	bl	800028c <__adddf3>
 8012a52:	4602      	mov	r2, r0
 8012a54:	460b      	mov	r3, r1
 8012a56:	4630      	mov	r0, r6
 8012a58:	4639      	mov	r1, r7
 8012a5a:	f7ed fef7 	bl	800084c <__aeabi_ddiv>
 8012a5e:	f04f 0a00 	mov.w	sl, #0
 8012a62:	4604      	mov	r4, r0
 8012a64:	460d      	mov	r5, r1
 8012a66:	4622      	mov	r2, r4
 8012a68:	462b      	mov	r3, r5
 8012a6a:	4620      	mov	r0, r4
 8012a6c:	4629      	mov	r1, r5
 8012a6e:	f7ed fdc3 	bl	80005f8 <__aeabi_dmul>
 8012a72:	4602      	mov	r2, r0
 8012a74:	460b      	mov	r3, r1
 8012a76:	4680      	mov	r8, r0
 8012a78:	4689      	mov	r9, r1
 8012a7a:	f7ed fdbd 	bl	80005f8 <__aeabi_dmul>
 8012a7e:	a374      	add	r3, pc, #464	; (adr r3, 8012c50 <atan+0x2b8>)
 8012a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a84:	4606      	mov	r6, r0
 8012a86:	460f      	mov	r7, r1
 8012a88:	f7ed fdb6 	bl	80005f8 <__aeabi_dmul>
 8012a8c:	a372      	add	r3, pc, #456	; (adr r3, 8012c58 <atan+0x2c0>)
 8012a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a92:	f7ed fbfb 	bl	800028c <__adddf3>
 8012a96:	4632      	mov	r2, r6
 8012a98:	463b      	mov	r3, r7
 8012a9a:	f7ed fdad 	bl	80005f8 <__aeabi_dmul>
 8012a9e:	a370      	add	r3, pc, #448	; (adr r3, 8012c60 <atan+0x2c8>)
 8012aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aa4:	f7ed fbf2 	bl	800028c <__adddf3>
 8012aa8:	4632      	mov	r2, r6
 8012aaa:	463b      	mov	r3, r7
 8012aac:	f7ed fda4 	bl	80005f8 <__aeabi_dmul>
 8012ab0:	a36d      	add	r3, pc, #436	; (adr r3, 8012c68 <atan+0x2d0>)
 8012ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab6:	f7ed fbe9 	bl	800028c <__adddf3>
 8012aba:	4632      	mov	r2, r6
 8012abc:	463b      	mov	r3, r7
 8012abe:	f7ed fd9b 	bl	80005f8 <__aeabi_dmul>
 8012ac2:	a36b      	add	r3, pc, #428	; (adr r3, 8012c70 <atan+0x2d8>)
 8012ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac8:	f7ed fbe0 	bl	800028c <__adddf3>
 8012acc:	4632      	mov	r2, r6
 8012ace:	463b      	mov	r3, r7
 8012ad0:	f7ed fd92 	bl	80005f8 <__aeabi_dmul>
 8012ad4:	a368      	add	r3, pc, #416	; (adr r3, 8012c78 <atan+0x2e0>)
 8012ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ada:	f7ed fbd7 	bl	800028c <__adddf3>
 8012ade:	4642      	mov	r2, r8
 8012ae0:	464b      	mov	r3, r9
 8012ae2:	f7ed fd89 	bl	80005f8 <__aeabi_dmul>
 8012ae6:	a366      	add	r3, pc, #408	; (adr r3, 8012c80 <atan+0x2e8>)
 8012ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aec:	4680      	mov	r8, r0
 8012aee:	4689      	mov	r9, r1
 8012af0:	4630      	mov	r0, r6
 8012af2:	4639      	mov	r1, r7
 8012af4:	f7ed fd80 	bl	80005f8 <__aeabi_dmul>
 8012af8:	a363      	add	r3, pc, #396	; (adr r3, 8012c88 <atan+0x2f0>)
 8012afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012afe:	f7ed fbc3 	bl	8000288 <__aeabi_dsub>
 8012b02:	4632      	mov	r2, r6
 8012b04:	463b      	mov	r3, r7
 8012b06:	f7ed fd77 	bl	80005f8 <__aeabi_dmul>
 8012b0a:	a361      	add	r3, pc, #388	; (adr r3, 8012c90 <atan+0x2f8>)
 8012b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b10:	f7ed fbba 	bl	8000288 <__aeabi_dsub>
 8012b14:	4632      	mov	r2, r6
 8012b16:	463b      	mov	r3, r7
 8012b18:	f7ed fd6e 	bl	80005f8 <__aeabi_dmul>
 8012b1c:	a35e      	add	r3, pc, #376	; (adr r3, 8012c98 <atan+0x300>)
 8012b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b22:	f7ed fbb1 	bl	8000288 <__aeabi_dsub>
 8012b26:	4632      	mov	r2, r6
 8012b28:	463b      	mov	r3, r7
 8012b2a:	f7ed fd65 	bl	80005f8 <__aeabi_dmul>
 8012b2e:	a35c      	add	r3, pc, #368	; (adr r3, 8012ca0 <atan+0x308>)
 8012b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b34:	f7ed fba8 	bl	8000288 <__aeabi_dsub>
 8012b38:	4632      	mov	r2, r6
 8012b3a:	463b      	mov	r3, r7
 8012b3c:	f7ed fd5c 	bl	80005f8 <__aeabi_dmul>
 8012b40:	4602      	mov	r2, r0
 8012b42:	460b      	mov	r3, r1
 8012b44:	4640      	mov	r0, r8
 8012b46:	4649      	mov	r1, r9
 8012b48:	f7ed fba0 	bl	800028c <__adddf3>
 8012b4c:	4622      	mov	r2, r4
 8012b4e:	462b      	mov	r3, r5
 8012b50:	f7ed fd52 	bl	80005f8 <__aeabi_dmul>
 8012b54:	f1ba 3fff 	cmp.w	sl, #4294967295
 8012b58:	4602      	mov	r2, r0
 8012b5a:	460b      	mov	r3, r1
 8012b5c:	d14b      	bne.n	8012bf6 <atan+0x25e>
 8012b5e:	4620      	mov	r0, r4
 8012b60:	4629      	mov	r1, r5
 8012b62:	f7ed fb91 	bl	8000288 <__aeabi_dsub>
 8012b66:	e72c      	b.n	80129c2 <atan+0x2a>
 8012b68:	ee10 0a10 	vmov	r0, s0
 8012b6c:	4b53      	ldr	r3, [pc, #332]	; (8012cbc <atan+0x324>)
 8012b6e:	2200      	movs	r2, #0
 8012b70:	4629      	mov	r1, r5
 8012b72:	f7ed fb89 	bl	8000288 <__aeabi_dsub>
 8012b76:	4b51      	ldr	r3, [pc, #324]	; (8012cbc <atan+0x324>)
 8012b78:	4606      	mov	r6, r0
 8012b7a:	460f      	mov	r7, r1
 8012b7c:	2200      	movs	r2, #0
 8012b7e:	4620      	mov	r0, r4
 8012b80:	4629      	mov	r1, r5
 8012b82:	f7ed fb83 	bl	800028c <__adddf3>
 8012b86:	4602      	mov	r2, r0
 8012b88:	460b      	mov	r3, r1
 8012b8a:	4630      	mov	r0, r6
 8012b8c:	4639      	mov	r1, r7
 8012b8e:	f7ed fe5d 	bl	800084c <__aeabi_ddiv>
 8012b92:	f04f 0a01 	mov.w	sl, #1
 8012b96:	4604      	mov	r4, r0
 8012b98:	460d      	mov	r5, r1
 8012b9a:	e764      	b.n	8012a66 <atan+0xce>
 8012b9c:	4b49      	ldr	r3, [pc, #292]	; (8012cc4 <atan+0x32c>)
 8012b9e:	429e      	cmp	r6, r3
 8012ba0:	da1d      	bge.n	8012bde <atan+0x246>
 8012ba2:	ee10 0a10 	vmov	r0, s0
 8012ba6:	4b48      	ldr	r3, [pc, #288]	; (8012cc8 <atan+0x330>)
 8012ba8:	2200      	movs	r2, #0
 8012baa:	4629      	mov	r1, r5
 8012bac:	f7ed fb6c 	bl	8000288 <__aeabi_dsub>
 8012bb0:	4b45      	ldr	r3, [pc, #276]	; (8012cc8 <atan+0x330>)
 8012bb2:	4606      	mov	r6, r0
 8012bb4:	460f      	mov	r7, r1
 8012bb6:	2200      	movs	r2, #0
 8012bb8:	4620      	mov	r0, r4
 8012bba:	4629      	mov	r1, r5
 8012bbc:	f7ed fd1c 	bl	80005f8 <__aeabi_dmul>
 8012bc0:	4b3e      	ldr	r3, [pc, #248]	; (8012cbc <atan+0x324>)
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	f7ed fb62 	bl	800028c <__adddf3>
 8012bc8:	4602      	mov	r2, r0
 8012bca:	460b      	mov	r3, r1
 8012bcc:	4630      	mov	r0, r6
 8012bce:	4639      	mov	r1, r7
 8012bd0:	f7ed fe3c 	bl	800084c <__aeabi_ddiv>
 8012bd4:	f04f 0a02 	mov.w	sl, #2
 8012bd8:	4604      	mov	r4, r0
 8012bda:	460d      	mov	r5, r1
 8012bdc:	e743      	b.n	8012a66 <atan+0xce>
 8012bde:	462b      	mov	r3, r5
 8012be0:	ee10 2a10 	vmov	r2, s0
 8012be4:	4939      	ldr	r1, [pc, #228]	; (8012ccc <atan+0x334>)
 8012be6:	2000      	movs	r0, #0
 8012be8:	f7ed fe30 	bl	800084c <__aeabi_ddiv>
 8012bec:	f04f 0a03 	mov.w	sl, #3
 8012bf0:	4604      	mov	r4, r0
 8012bf2:	460d      	mov	r5, r1
 8012bf4:	e737      	b.n	8012a66 <atan+0xce>
 8012bf6:	4b36      	ldr	r3, [pc, #216]	; (8012cd0 <atan+0x338>)
 8012bf8:	4e36      	ldr	r6, [pc, #216]	; (8012cd4 <atan+0x33c>)
 8012bfa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c02:	f7ed fb41 	bl	8000288 <__aeabi_dsub>
 8012c06:	4622      	mov	r2, r4
 8012c08:	462b      	mov	r3, r5
 8012c0a:	f7ed fb3d 	bl	8000288 <__aeabi_dsub>
 8012c0e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8012c12:	4602      	mov	r2, r0
 8012c14:	460b      	mov	r3, r1
 8012c16:	e9d6 0100 	ldrd	r0, r1, [r6]
 8012c1a:	f7ed fb35 	bl	8000288 <__aeabi_dsub>
 8012c1e:	f1bb 0f00 	cmp.w	fp, #0
 8012c22:	4604      	mov	r4, r0
 8012c24:	460d      	mov	r5, r1
 8012c26:	f6bf aed6 	bge.w	80129d6 <atan+0x3e>
 8012c2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c2e:	461d      	mov	r5, r3
 8012c30:	e6d1      	b.n	80129d6 <atan+0x3e>
 8012c32:	a51d      	add	r5, pc, #116	; (adr r5, 8012ca8 <atan+0x310>)
 8012c34:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012c38:	e6cd      	b.n	80129d6 <atan+0x3e>
 8012c3a:	bf00      	nop
 8012c3c:	f3af 8000 	nop.w
 8012c40:	54442d18 	.word	0x54442d18
 8012c44:	bff921fb 	.word	0xbff921fb
 8012c48:	8800759c 	.word	0x8800759c
 8012c4c:	7e37e43c 	.word	0x7e37e43c
 8012c50:	e322da11 	.word	0xe322da11
 8012c54:	3f90ad3a 	.word	0x3f90ad3a
 8012c58:	24760deb 	.word	0x24760deb
 8012c5c:	3fa97b4b 	.word	0x3fa97b4b
 8012c60:	a0d03d51 	.word	0xa0d03d51
 8012c64:	3fb10d66 	.word	0x3fb10d66
 8012c68:	c54c206e 	.word	0xc54c206e
 8012c6c:	3fb745cd 	.word	0x3fb745cd
 8012c70:	920083ff 	.word	0x920083ff
 8012c74:	3fc24924 	.word	0x3fc24924
 8012c78:	5555550d 	.word	0x5555550d
 8012c7c:	3fd55555 	.word	0x3fd55555
 8012c80:	2c6a6c2f 	.word	0x2c6a6c2f
 8012c84:	bfa2b444 	.word	0xbfa2b444
 8012c88:	52defd9a 	.word	0x52defd9a
 8012c8c:	3fadde2d 	.word	0x3fadde2d
 8012c90:	af749a6d 	.word	0xaf749a6d
 8012c94:	3fb3b0f2 	.word	0x3fb3b0f2
 8012c98:	fe231671 	.word	0xfe231671
 8012c9c:	3fbc71c6 	.word	0x3fbc71c6
 8012ca0:	9998ebc4 	.word	0x9998ebc4
 8012ca4:	3fc99999 	.word	0x3fc99999
 8012ca8:	54442d18 	.word	0x54442d18
 8012cac:	3ff921fb 	.word	0x3ff921fb
 8012cb0:	440fffff 	.word	0x440fffff
 8012cb4:	7ff00000 	.word	0x7ff00000
 8012cb8:	3fdbffff 	.word	0x3fdbffff
 8012cbc:	3ff00000 	.word	0x3ff00000
 8012cc0:	3ff2ffff 	.word	0x3ff2ffff
 8012cc4:	40038000 	.word	0x40038000
 8012cc8:	3ff80000 	.word	0x3ff80000
 8012ccc:	bff00000 	.word	0xbff00000
 8012cd0:	080144e8 	.word	0x080144e8
 8012cd4:	080144c8 	.word	0x080144c8

08012cd8 <fabs>:
 8012cd8:	ec51 0b10 	vmov	r0, r1, d0
 8012cdc:	ee10 2a10 	vmov	r2, s0
 8012ce0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012ce4:	ec43 2b10 	vmov	d0, r2, r3
 8012ce8:	4770      	bx	lr

08012cea <finite>:
 8012cea:	b082      	sub	sp, #8
 8012cec:	ed8d 0b00 	vstr	d0, [sp]
 8012cf0:	9801      	ldr	r0, [sp, #4]
 8012cf2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8012cf6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012cfa:	0fc0      	lsrs	r0, r0, #31
 8012cfc:	b002      	add	sp, #8
 8012cfe:	4770      	bx	lr

08012d00 <__ieee754_sqrt>:
 8012d00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d04:	ec55 4b10 	vmov	r4, r5, d0
 8012d08:	4e67      	ldr	r6, [pc, #412]	; (8012ea8 <__ieee754_sqrt+0x1a8>)
 8012d0a:	43ae      	bics	r6, r5
 8012d0c:	ee10 0a10 	vmov	r0, s0
 8012d10:	ee10 2a10 	vmov	r2, s0
 8012d14:	4629      	mov	r1, r5
 8012d16:	462b      	mov	r3, r5
 8012d18:	d10d      	bne.n	8012d36 <__ieee754_sqrt+0x36>
 8012d1a:	f7ed fc6d 	bl	80005f8 <__aeabi_dmul>
 8012d1e:	4602      	mov	r2, r0
 8012d20:	460b      	mov	r3, r1
 8012d22:	4620      	mov	r0, r4
 8012d24:	4629      	mov	r1, r5
 8012d26:	f7ed fab1 	bl	800028c <__adddf3>
 8012d2a:	4604      	mov	r4, r0
 8012d2c:	460d      	mov	r5, r1
 8012d2e:	ec45 4b10 	vmov	d0, r4, r5
 8012d32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d36:	2d00      	cmp	r5, #0
 8012d38:	dc0b      	bgt.n	8012d52 <__ieee754_sqrt+0x52>
 8012d3a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012d3e:	4326      	orrs	r6, r4
 8012d40:	d0f5      	beq.n	8012d2e <__ieee754_sqrt+0x2e>
 8012d42:	b135      	cbz	r5, 8012d52 <__ieee754_sqrt+0x52>
 8012d44:	f7ed faa0 	bl	8000288 <__aeabi_dsub>
 8012d48:	4602      	mov	r2, r0
 8012d4a:	460b      	mov	r3, r1
 8012d4c:	f7ed fd7e 	bl	800084c <__aeabi_ddiv>
 8012d50:	e7eb      	b.n	8012d2a <__ieee754_sqrt+0x2a>
 8012d52:	1509      	asrs	r1, r1, #20
 8012d54:	f000 808d 	beq.w	8012e72 <__ieee754_sqrt+0x172>
 8012d58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d5c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8012d60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012d64:	07c9      	lsls	r1, r1, #31
 8012d66:	bf5c      	itt	pl
 8012d68:	005b      	lslpl	r3, r3, #1
 8012d6a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8012d6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012d72:	bf58      	it	pl
 8012d74:	0052      	lslpl	r2, r2, #1
 8012d76:	2500      	movs	r5, #0
 8012d78:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8012d7c:	1076      	asrs	r6, r6, #1
 8012d7e:	0052      	lsls	r2, r2, #1
 8012d80:	f04f 0e16 	mov.w	lr, #22
 8012d84:	46ac      	mov	ip, r5
 8012d86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012d8a:	eb0c 0001 	add.w	r0, ip, r1
 8012d8e:	4298      	cmp	r0, r3
 8012d90:	bfde      	ittt	le
 8012d92:	1a1b      	suble	r3, r3, r0
 8012d94:	eb00 0c01 	addle.w	ip, r0, r1
 8012d98:	186d      	addle	r5, r5, r1
 8012d9a:	005b      	lsls	r3, r3, #1
 8012d9c:	f1be 0e01 	subs.w	lr, lr, #1
 8012da0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8012da4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8012da8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8012dac:	d1ed      	bne.n	8012d8a <__ieee754_sqrt+0x8a>
 8012dae:	4674      	mov	r4, lr
 8012db0:	2720      	movs	r7, #32
 8012db2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8012db6:	4563      	cmp	r3, ip
 8012db8:	eb01 000e 	add.w	r0, r1, lr
 8012dbc:	dc02      	bgt.n	8012dc4 <__ieee754_sqrt+0xc4>
 8012dbe:	d113      	bne.n	8012de8 <__ieee754_sqrt+0xe8>
 8012dc0:	4290      	cmp	r0, r2
 8012dc2:	d811      	bhi.n	8012de8 <__ieee754_sqrt+0xe8>
 8012dc4:	2800      	cmp	r0, #0
 8012dc6:	eb00 0e01 	add.w	lr, r0, r1
 8012dca:	da57      	bge.n	8012e7c <__ieee754_sqrt+0x17c>
 8012dcc:	f1be 0f00 	cmp.w	lr, #0
 8012dd0:	db54      	blt.n	8012e7c <__ieee754_sqrt+0x17c>
 8012dd2:	f10c 0801 	add.w	r8, ip, #1
 8012dd6:	eba3 030c 	sub.w	r3, r3, ip
 8012dda:	4290      	cmp	r0, r2
 8012ddc:	bf88      	it	hi
 8012dde:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8012de2:	1a12      	subs	r2, r2, r0
 8012de4:	440c      	add	r4, r1
 8012de6:	46c4      	mov	ip, r8
 8012de8:	005b      	lsls	r3, r3, #1
 8012dea:	3f01      	subs	r7, #1
 8012dec:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8012df0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8012df4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8012df8:	d1dd      	bne.n	8012db6 <__ieee754_sqrt+0xb6>
 8012dfa:	4313      	orrs	r3, r2
 8012dfc:	d01b      	beq.n	8012e36 <__ieee754_sqrt+0x136>
 8012dfe:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8012eac <__ieee754_sqrt+0x1ac>
 8012e02:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8012eb0 <__ieee754_sqrt+0x1b0>
 8012e06:	e9da 0100 	ldrd	r0, r1, [sl]
 8012e0a:	e9db 2300 	ldrd	r2, r3, [fp]
 8012e0e:	f7ed fa3b 	bl	8000288 <__aeabi_dsub>
 8012e12:	e9da 8900 	ldrd	r8, r9, [sl]
 8012e16:	4602      	mov	r2, r0
 8012e18:	460b      	mov	r3, r1
 8012e1a:	4640      	mov	r0, r8
 8012e1c:	4649      	mov	r1, r9
 8012e1e:	f7ed fe67 	bl	8000af0 <__aeabi_dcmple>
 8012e22:	b140      	cbz	r0, 8012e36 <__ieee754_sqrt+0x136>
 8012e24:	f1b4 3fff 	cmp.w	r4, #4294967295
 8012e28:	e9da 0100 	ldrd	r0, r1, [sl]
 8012e2c:	e9db 2300 	ldrd	r2, r3, [fp]
 8012e30:	d126      	bne.n	8012e80 <__ieee754_sqrt+0x180>
 8012e32:	3501      	adds	r5, #1
 8012e34:	463c      	mov	r4, r7
 8012e36:	106a      	asrs	r2, r5, #1
 8012e38:	0863      	lsrs	r3, r4, #1
 8012e3a:	07e9      	lsls	r1, r5, #31
 8012e3c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012e40:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012e44:	bf48      	it	mi
 8012e46:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012e4a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8012e4e:	461c      	mov	r4, r3
 8012e50:	e76d      	b.n	8012d2e <__ieee754_sqrt+0x2e>
 8012e52:	0ad3      	lsrs	r3, r2, #11
 8012e54:	3815      	subs	r0, #21
 8012e56:	0552      	lsls	r2, r2, #21
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	d0fa      	beq.n	8012e52 <__ieee754_sqrt+0x152>
 8012e5c:	02dc      	lsls	r4, r3, #11
 8012e5e:	d50a      	bpl.n	8012e76 <__ieee754_sqrt+0x176>
 8012e60:	f1c1 0420 	rsb	r4, r1, #32
 8012e64:	fa22 f404 	lsr.w	r4, r2, r4
 8012e68:	1e4d      	subs	r5, r1, #1
 8012e6a:	408a      	lsls	r2, r1
 8012e6c:	4323      	orrs	r3, r4
 8012e6e:	1b41      	subs	r1, r0, r5
 8012e70:	e772      	b.n	8012d58 <__ieee754_sqrt+0x58>
 8012e72:	4608      	mov	r0, r1
 8012e74:	e7f0      	b.n	8012e58 <__ieee754_sqrt+0x158>
 8012e76:	005b      	lsls	r3, r3, #1
 8012e78:	3101      	adds	r1, #1
 8012e7a:	e7ef      	b.n	8012e5c <__ieee754_sqrt+0x15c>
 8012e7c:	46e0      	mov	r8, ip
 8012e7e:	e7aa      	b.n	8012dd6 <__ieee754_sqrt+0xd6>
 8012e80:	f7ed fa04 	bl	800028c <__adddf3>
 8012e84:	e9da 8900 	ldrd	r8, r9, [sl]
 8012e88:	4602      	mov	r2, r0
 8012e8a:	460b      	mov	r3, r1
 8012e8c:	4640      	mov	r0, r8
 8012e8e:	4649      	mov	r1, r9
 8012e90:	f7ed fe24 	bl	8000adc <__aeabi_dcmplt>
 8012e94:	b120      	cbz	r0, 8012ea0 <__ieee754_sqrt+0x1a0>
 8012e96:	1ca0      	adds	r0, r4, #2
 8012e98:	bf08      	it	eq
 8012e9a:	3501      	addeq	r5, #1
 8012e9c:	3402      	adds	r4, #2
 8012e9e:	e7ca      	b.n	8012e36 <__ieee754_sqrt+0x136>
 8012ea0:	3401      	adds	r4, #1
 8012ea2:	f024 0401 	bic.w	r4, r4, #1
 8012ea6:	e7c6      	b.n	8012e36 <__ieee754_sqrt+0x136>
 8012ea8:	7ff00000 	.word	0x7ff00000
 8012eac:	200002a0 	.word	0x200002a0
 8012eb0:	200002a8 	.word	0x200002a8
 8012eb4:	00000000 	.word	0x00000000

08012eb8 <__ieee754_atan2>:
 8012eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ebc:	ec57 6b11 	vmov	r6, r7, d1
 8012ec0:	4273      	negs	r3, r6
 8012ec2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8013040 <__ieee754_atan2+0x188>
 8012ec6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8012eca:	4333      	orrs	r3, r6
 8012ecc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012ed0:	4543      	cmp	r3, r8
 8012ed2:	ec51 0b10 	vmov	r0, r1, d0
 8012ed6:	ee11 5a10 	vmov	r5, s2
 8012eda:	d80a      	bhi.n	8012ef2 <__ieee754_atan2+0x3a>
 8012edc:	4244      	negs	r4, r0
 8012ede:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012ee2:	4304      	orrs	r4, r0
 8012ee4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8012ee8:	4544      	cmp	r4, r8
 8012eea:	ee10 9a10 	vmov	r9, s0
 8012eee:	468e      	mov	lr, r1
 8012ef0:	d907      	bls.n	8012f02 <__ieee754_atan2+0x4a>
 8012ef2:	4632      	mov	r2, r6
 8012ef4:	463b      	mov	r3, r7
 8012ef6:	f7ed f9c9 	bl	800028c <__adddf3>
 8012efa:	ec41 0b10 	vmov	d0, r0, r1
 8012efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f02:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8012f06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012f0a:	4334      	orrs	r4, r6
 8012f0c:	d103      	bne.n	8012f16 <__ieee754_atan2+0x5e>
 8012f0e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f12:	f7ff bd41 	b.w	8012998 <atan>
 8012f16:	17bc      	asrs	r4, r7, #30
 8012f18:	f004 0402 	and.w	r4, r4, #2
 8012f1c:	ea53 0909 	orrs.w	r9, r3, r9
 8012f20:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8012f24:	d107      	bne.n	8012f36 <__ieee754_atan2+0x7e>
 8012f26:	2c02      	cmp	r4, #2
 8012f28:	d05f      	beq.n	8012fea <__ieee754_atan2+0x132>
 8012f2a:	2c03      	cmp	r4, #3
 8012f2c:	d1e5      	bne.n	8012efa <__ieee754_atan2+0x42>
 8012f2e:	a140      	add	r1, pc, #256	; (adr r1, 8013030 <__ieee754_atan2+0x178>)
 8012f30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012f34:	e7e1      	b.n	8012efa <__ieee754_atan2+0x42>
 8012f36:	4315      	orrs	r5, r2
 8012f38:	d106      	bne.n	8012f48 <__ieee754_atan2+0x90>
 8012f3a:	f1be 0f00 	cmp.w	lr, #0
 8012f3e:	da5f      	bge.n	8013000 <__ieee754_atan2+0x148>
 8012f40:	a13d      	add	r1, pc, #244	; (adr r1, 8013038 <__ieee754_atan2+0x180>)
 8012f42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012f46:	e7d8      	b.n	8012efa <__ieee754_atan2+0x42>
 8012f48:	4542      	cmp	r2, r8
 8012f4a:	d10f      	bne.n	8012f6c <__ieee754_atan2+0xb4>
 8012f4c:	4293      	cmp	r3, r2
 8012f4e:	f104 34ff 	add.w	r4, r4, #4294967295
 8012f52:	d107      	bne.n	8012f64 <__ieee754_atan2+0xac>
 8012f54:	2c02      	cmp	r4, #2
 8012f56:	d84c      	bhi.n	8012ff2 <__ieee754_atan2+0x13a>
 8012f58:	4b33      	ldr	r3, [pc, #204]	; (8013028 <__ieee754_atan2+0x170>)
 8012f5a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012f5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012f62:	e7ca      	b.n	8012efa <__ieee754_atan2+0x42>
 8012f64:	2c02      	cmp	r4, #2
 8012f66:	d848      	bhi.n	8012ffa <__ieee754_atan2+0x142>
 8012f68:	4b30      	ldr	r3, [pc, #192]	; (801302c <__ieee754_atan2+0x174>)
 8012f6a:	e7f6      	b.n	8012f5a <__ieee754_atan2+0xa2>
 8012f6c:	4543      	cmp	r3, r8
 8012f6e:	d0e4      	beq.n	8012f3a <__ieee754_atan2+0x82>
 8012f70:	1a9b      	subs	r3, r3, r2
 8012f72:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8012f76:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012f7a:	da1e      	bge.n	8012fba <__ieee754_atan2+0x102>
 8012f7c:	2f00      	cmp	r7, #0
 8012f7e:	da01      	bge.n	8012f84 <__ieee754_atan2+0xcc>
 8012f80:	323c      	adds	r2, #60	; 0x3c
 8012f82:	db1e      	blt.n	8012fc2 <__ieee754_atan2+0x10a>
 8012f84:	4632      	mov	r2, r6
 8012f86:	463b      	mov	r3, r7
 8012f88:	f7ed fc60 	bl	800084c <__aeabi_ddiv>
 8012f8c:	ec41 0b10 	vmov	d0, r0, r1
 8012f90:	f7ff fea2 	bl	8012cd8 <fabs>
 8012f94:	f7ff fd00 	bl	8012998 <atan>
 8012f98:	ec51 0b10 	vmov	r0, r1, d0
 8012f9c:	2c01      	cmp	r4, #1
 8012f9e:	d013      	beq.n	8012fc8 <__ieee754_atan2+0x110>
 8012fa0:	2c02      	cmp	r4, #2
 8012fa2:	d015      	beq.n	8012fd0 <__ieee754_atan2+0x118>
 8012fa4:	2c00      	cmp	r4, #0
 8012fa6:	d0a8      	beq.n	8012efa <__ieee754_atan2+0x42>
 8012fa8:	a317      	add	r3, pc, #92	; (adr r3, 8013008 <__ieee754_atan2+0x150>)
 8012faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fae:	f7ed f96b 	bl	8000288 <__aeabi_dsub>
 8012fb2:	a317      	add	r3, pc, #92	; (adr r3, 8013010 <__ieee754_atan2+0x158>)
 8012fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fb8:	e014      	b.n	8012fe4 <__ieee754_atan2+0x12c>
 8012fba:	a117      	add	r1, pc, #92	; (adr r1, 8013018 <__ieee754_atan2+0x160>)
 8012fbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012fc0:	e7ec      	b.n	8012f9c <__ieee754_atan2+0xe4>
 8012fc2:	2000      	movs	r0, #0
 8012fc4:	2100      	movs	r1, #0
 8012fc6:	e7e9      	b.n	8012f9c <__ieee754_atan2+0xe4>
 8012fc8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012fcc:	4619      	mov	r1, r3
 8012fce:	e794      	b.n	8012efa <__ieee754_atan2+0x42>
 8012fd0:	a30d      	add	r3, pc, #52	; (adr r3, 8013008 <__ieee754_atan2+0x150>)
 8012fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd6:	f7ed f957 	bl	8000288 <__aeabi_dsub>
 8012fda:	4602      	mov	r2, r0
 8012fdc:	460b      	mov	r3, r1
 8012fde:	a10c      	add	r1, pc, #48	; (adr r1, 8013010 <__ieee754_atan2+0x158>)
 8012fe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012fe4:	f7ed f950 	bl	8000288 <__aeabi_dsub>
 8012fe8:	e787      	b.n	8012efa <__ieee754_atan2+0x42>
 8012fea:	a109      	add	r1, pc, #36	; (adr r1, 8013010 <__ieee754_atan2+0x158>)
 8012fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012ff0:	e783      	b.n	8012efa <__ieee754_atan2+0x42>
 8012ff2:	a10b      	add	r1, pc, #44	; (adr r1, 8013020 <__ieee754_atan2+0x168>)
 8012ff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012ff8:	e77f      	b.n	8012efa <__ieee754_atan2+0x42>
 8012ffa:	2000      	movs	r0, #0
 8012ffc:	2100      	movs	r1, #0
 8012ffe:	e77c      	b.n	8012efa <__ieee754_atan2+0x42>
 8013000:	a105      	add	r1, pc, #20	; (adr r1, 8013018 <__ieee754_atan2+0x160>)
 8013002:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013006:	e778      	b.n	8012efa <__ieee754_atan2+0x42>
 8013008:	33145c07 	.word	0x33145c07
 801300c:	3ca1a626 	.word	0x3ca1a626
 8013010:	54442d18 	.word	0x54442d18
 8013014:	400921fb 	.word	0x400921fb
 8013018:	54442d18 	.word	0x54442d18
 801301c:	3ff921fb 	.word	0x3ff921fb
 8013020:	54442d18 	.word	0x54442d18
 8013024:	3fe921fb 	.word	0x3fe921fb
 8013028:	08014508 	.word	0x08014508
 801302c:	08014520 	.word	0x08014520
 8013030:	54442d18 	.word	0x54442d18
 8013034:	c00921fb 	.word	0xc00921fb
 8013038:	54442d18 	.word	0x54442d18
 801303c:	bff921fb 	.word	0xbff921fb
 8013040:	7ff00000 	.word	0x7ff00000
 8013044:	00000000 	.word	0x00000000

08013048 <__ieee754_log>:
 8013048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801304c:	ec51 0b10 	vmov	r0, r1, d0
 8013050:	ed2d 8b04 	vpush	{d8-d9}
 8013054:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8013058:	b083      	sub	sp, #12
 801305a:	460d      	mov	r5, r1
 801305c:	da29      	bge.n	80130b2 <__ieee754_log+0x6a>
 801305e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013062:	4303      	orrs	r3, r0
 8013064:	ee10 2a10 	vmov	r2, s0
 8013068:	d10c      	bne.n	8013084 <__ieee754_log+0x3c>
 801306a:	49cf      	ldr	r1, [pc, #828]	; (80133a8 <__ieee754_log+0x360>)
 801306c:	2200      	movs	r2, #0
 801306e:	2300      	movs	r3, #0
 8013070:	2000      	movs	r0, #0
 8013072:	f7ed fbeb 	bl	800084c <__aeabi_ddiv>
 8013076:	ec41 0b10 	vmov	d0, r0, r1
 801307a:	b003      	add	sp, #12
 801307c:	ecbd 8b04 	vpop	{d8-d9}
 8013080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013084:	2900      	cmp	r1, #0
 8013086:	da05      	bge.n	8013094 <__ieee754_log+0x4c>
 8013088:	460b      	mov	r3, r1
 801308a:	f7ed f8fd 	bl	8000288 <__aeabi_dsub>
 801308e:	2200      	movs	r2, #0
 8013090:	2300      	movs	r3, #0
 8013092:	e7ee      	b.n	8013072 <__ieee754_log+0x2a>
 8013094:	4bc5      	ldr	r3, [pc, #788]	; (80133ac <__ieee754_log+0x364>)
 8013096:	2200      	movs	r2, #0
 8013098:	f7ed faae 	bl	80005f8 <__aeabi_dmul>
 801309c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80130a0:	460d      	mov	r5, r1
 80130a2:	4ac3      	ldr	r2, [pc, #780]	; (80133b0 <__ieee754_log+0x368>)
 80130a4:	4295      	cmp	r5, r2
 80130a6:	dd06      	ble.n	80130b6 <__ieee754_log+0x6e>
 80130a8:	4602      	mov	r2, r0
 80130aa:	460b      	mov	r3, r1
 80130ac:	f7ed f8ee 	bl	800028c <__adddf3>
 80130b0:	e7e1      	b.n	8013076 <__ieee754_log+0x2e>
 80130b2:	2300      	movs	r3, #0
 80130b4:	e7f5      	b.n	80130a2 <__ieee754_log+0x5a>
 80130b6:	152c      	asrs	r4, r5, #20
 80130b8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80130bc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80130c0:	441c      	add	r4, r3
 80130c2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80130c6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80130ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80130ce:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80130d2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80130d6:	ea42 0105 	orr.w	r1, r2, r5
 80130da:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80130de:	2200      	movs	r2, #0
 80130e0:	4bb4      	ldr	r3, [pc, #720]	; (80133b4 <__ieee754_log+0x36c>)
 80130e2:	f7ed f8d1 	bl	8000288 <__aeabi_dsub>
 80130e6:	1cab      	adds	r3, r5, #2
 80130e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80130ec:	2b02      	cmp	r3, #2
 80130ee:	4682      	mov	sl, r0
 80130f0:	468b      	mov	fp, r1
 80130f2:	f04f 0200 	mov.w	r2, #0
 80130f6:	dc53      	bgt.n	80131a0 <__ieee754_log+0x158>
 80130f8:	2300      	movs	r3, #0
 80130fa:	f7ed fce5 	bl	8000ac8 <__aeabi_dcmpeq>
 80130fe:	b1d0      	cbz	r0, 8013136 <__ieee754_log+0xee>
 8013100:	2c00      	cmp	r4, #0
 8013102:	f000 8122 	beq.w	801334a <__ieee754_log+0x302>
 8013106:	4620      	mov	r0, r4
 8013108:	f7ed fa0c 	bl	8000524 <__aeabi_i2d>
 801310c:	a390      	add	r3, pc, #576	; (adr r3, 8013350 <__ieee754_log+0x308>)
 801310e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013112:	4606      	mov	r6, r0
 8013114:	460f      	mov	r7, r1
 8013116:	f7ed fa6f 	bl	80005f8 <__aeabi_dmul>
 801311a:	a38f      	add	r3, pc, #572	; (adr r3, 8013358 <__ieee754_log+0x310>)
 801311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013120:	4604      	mov	r4, r0
 8013122:	460d      	mov	r5, r1
 8013124:	4630      	mov	r0, r6
 8013126:	4639      	mov	r1, r7
 8013128:	f7ed fa66 	bl	80005f8 <__aeabi_dmul>
 801312c:	4602      	mov	r2, r0
 801312e:	460b      	mov	r3, r1
 8013130:	4620      	mov	r0, r4
 8013132:	4629      	mov	r1, r5
 8013134:	e7ba      	b.n	80130ac <__ieee754_log+0x64>
 8013136:	a38a      	add	r3, pc, #552	; (adr r3, 8013360 <__ieee754_log+0x318>)
 8013138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801313c:	4650      	mov	r0, sl
 801313e:	4659      	mov	r1, fp
 8013140:	f7ed fa5a 	bl	80005f8 <__aeabi_dmul>
 8013144:	4602      	mov	r2, r0
 8013146:	460b      	mov	r3, r1
 8013148:	2000      	movs	r0, #0
 801314a:	499b      	ldr	r1, [pc, #620]	; (80133b8 <__ieee754_log+0x370>)
 801314c:	f7ed f89c 	bl	8000288 <__aeabi_dsub>
 8013150:	4652      	mov	r2, sl
 8013152:	4606      	mov	r6, r0
 8013154:	460f      	mov	r7, r1
 8013156:	465b      	mov	r3, fp
 8013158:	4650      	mov	r0, sl
 801315a:	4659      	mov	r1, fp
 801315c:	f7ed fa4c 	bl	80005f8 <__aeabi_dmul>
 8013160:	4602      	mov	r2, r0
 8013162:	460b      	mov	r3, r1
 8013164:	4630      	mov	r0, r6
 8013166:	4639      	mov	r1, r7
 8013168:	f7ed fa46 	bl	80005f8 <__aeabi_dmul>
 801316c:	4606      	mov	r6, r0
 801316e:	460f      	mov	r7, r1
 8013170:	b914      	cbnz	r4, 8013178 <__ieee754_log+0x130>
 8013172:	4632      	mov	r2, r6
 8013174:	463b      	mov	r3, r7
 8013176:	e0a2      	b.n	80132be <__ieee754_log+0x276>
 8013178:	4620      	mov	r0, r4
 801317a:	f7ed f9d3 	bl	8000524 <__aeabi_i2d>
 801317e:	a374      	add	r3, pc, #464	; (adr r3, 8013350 <__ieee754_log+0x308>)
 8013180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013184:	4680      	mov	r8, r0
 8013186:	4689      	mov	r9, r1
 8013188:	f7ed fa36 	bl	80005f8 <__aeabi_dmul>
 801318c:	a372      	add	r3, pc, #456	; (adr r3, 8013358 <__ieee754_log+0x310>)
 801318e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013192:	4604      	mov	r4, r0
 8013194:	460d      	mov	r5, r1
 8013196:	4640      	mov	r0, r8
 8013198:	4649      	mov	r1, r9
 801319a:	f7ed fa2d 	bl	80005f8 <__aeabi_dmul>
 801319e:	e0a7      	b.n	80132f0 <__ieee754_log+0x2a8>
 80131a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80131a4:	f7ed f872 	bl	800028c <__adddf3>
 80131a8:	4602      	mov	r2, r0
 80131aa:	460b      	mov	r3, r1
 80131ac:	4650      	mov	r0, sl
 80131ae:	4659      	mov	r1, fp
 80131b0:	f7ed fb4c 	bl	800084c <__aeabi_ddiv>
 80131b4:	ec41 0b18 	vmov	d8, r0, r1
 80131b8:	4620      	mov	r0, r4
 80131ba:	f7ed f9b3 	bl	8000524 <__aeabi_i2d>
 80131be:	ec53 2b18 	vmov	r2, r3, d8
 80131c2:	ec41 0b19 	vmov	d9, r0, r1
 80131c6:	ec51 0b18 	vmov	r0, r1, d8
 80131ca:	f7ed fa15 	bl	80005f8 <__aeabi_dmul>
 80131ce:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80131d2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80131d6:	9301      	str	r3, [sp, #4]
 80131d8:	4602      	mov	r2, r0
 80131da:	460b      	mov	r3, r1
 80131dc:	4680      	mov	r8, r0
 80131de:	4689      	mov	r9, r1
 80131e0:	f7ed fa0a 	bl	80005f8 <__aeabi_dmul>
 80131e4:	a360      	add	r3, pc, #384	; (adr r3, 8013368 <__ieee754_log+0x320>)
 80131e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ea:	4606      	mov	r6, r0
 80131ec:	460f      	mov	r7, r1
 80131ee:	f7ed fa03 	bl	80005f8 <__aeabi_dmul>
 80131f2:	a35f      	add	r3, pc, #380	; (adr r3, 8013370 <__ieee754_log+0x328>)
 80131f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131f8:	f7ed f848 	bl	800028c <__adddf3>
 80131fc:	4632      	mov	r2, r6
 80131fe:	463b      	mov	r3, r7
 8013200:	f7ed f9fa 	bl	80005f8 <__aeabi_dmul>
 8013204:	a35c      	add	r3, pc, #368	; (adr r3, 8013378 <__ieee754_log+0x330>)
 8013206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801320a:	f7ed f83f 	bl	800028c <__adddf3>
 801320e:	4632      	mov	r2, r6
 8013210:	463b      	mov	r3, r7
 8013212:	f7ed f9f1 	bl	80005f8 <__aeabi_dmul>
 8013216:	a35a      	add	r3, pc, #360	; (adr r3, 8013380 <__ieee754_log+0x338>)
 8013218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801321c:	f7ed f836 	bl	800028c <__adddf3>
 8013220:	4642      	mov	r2, r8
 8013222:	464b      	mov	r3, r9
 8013224:	f7ed f9e8 	bl	80005f8 <__aeabi_dmul>
 8013228:	a357      	add	r3, pc, #348	; (adr r3, 8013388 <__ieee754_log+0x340>)
 801322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801322e:	4680      	mov	r8, r0
 8013230:	4689      	mov	r9, r1
 8013232:	4630      	mov	r0, r6
 8013234:	4639      	mov	r1, r7
 8013236:	f7ed f9df 	bl	80005f8 <__aeabi_dmul>
 801323a:	a355      	add	r3, pc, #340	; (adr r3, 8013390 <__ieee754_log+0x348>)
 801323c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013240:	f7ed f824 	bl	800028c <__adddf3>
 8013244:	4632      	mov	r2, r6
 8013246:	463b      	mov	r3, r7
 8013248:	f7ed f9d6 	bl	80005f8 <__aeabi_dmul>
 801324c:	a352      	add	r3, pc, #328	; (adr r3, 8013398 <__ieee754_log+0x350>)
 801324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013252:	f7ed f81b 	bl	800028c <__adddf3>
 8013256:	4632      	mov	r2, r6
 8013258:	463b      	mov	r3, r7
 801325a:	f7ed f9cd 	bl	80005f8 <__aeabi_dmul>
 801325e:	460b      	mov	r3, r1
 8013260:	4602      	mov	r2, r0
 8013262:	4649      	mov	r1, r9
 8013264:	4640      	mov	r0, r8
 8013266:	f7ed f811 	bl	800028c <__adddf3>
 801326a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 801326e:	9b01      	ldr	r3, [sp, #4]
 8013270:	3551      	adds	r5, #81	; 0x51
 8013272:	431d      	orrs	r5, r3
 8013274:	2d00      	cmp	r5, #0
 8013276:	4680      	mov	r8, r0
 8013278:	4689      	mov	r9, r1
 801327a:	dd48      	ble.n	801330e <__ieee754_log+0x2c6>
 801327c:	4b4e      	ldr	r3, [pc, #312]	; (80133b8 <__ieee754_log+0x370>)
 801327e:	2200      	movs	r2, #0
 8013280:	4650      	mov	r0, sl
 8013282:	4659      	mov	r1, fp
 8013284:	f7ed f9b8 	bl	80005f8 <__aeabi_dmul>
 8013288:	4652      	mov	r2, sl
 801328a:	465b      	mov	r3, fp
 801328c:	f7ed f9b4 	bl	80005f8 <__aeabi_dmul>
 8013290:	4602      	mov	r2, r0
 8013292:	460b      	mov	r3, r1
 8013294:	4606      	mov	r6, r0
 8013296:	460f      	mov	r7, r1
 8013298:	4640      	mov	r0, r8
 801329a:	4649      	mov	r1, r9
 801329c:	f7ec fff6 	bl	800028c <__adddf3>
 80132a0:	ec53 2b18 	vmov	r2, r3, d8
 80132a4:	f7ed f9a8 	bl	80005f8 <__aeabi_dmul>
 80132a8:	4680      	mov	r8, r0
 80132aa:	4689      	mov	r9, r1
 80132ac:	b964      	cbnz	r4, 80132c8 <__ieee754_log+0x280>
 80132ae:	4602      	mov	r2, r0
 80132b0:	460b      	mov	r3, r1
 80132b2:	4630      	mov	r0, r6
 80132b4:	4639      	mov	r1, r7
 80132b6:	f7ec ffe7 	bl	8000288 <__aeabi_dsub>
 80132ba:	4602      	mov	r2, r0
 80132bc:	460b      	mov	r3, r1
 80132be:	4650      	mov	r0, sl
 80132c0:	4659      	mov	r1, fp
 80132c2:	f7ec ffe1 	bl	8000288 <__aeabi_dsub>
 80132c6:	e6d6      	b.n	8013076 <__ieee754_log+0x2e>
 80132c8:	a321      	add	r3, pc, #132	; (adr r3, 8013350 <__ieee754_log+0x308>)
 80132ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132ce:	ec51 0b19 	vmov	r0, r1, d9
 80132d2:	f7ed f991 	bl	80005f8 <__aeabi_dmul>
 80132d6:	a320      	add	r3, pc, #128	; (adr r3, 8013358 <__ieee754_log+0x310>)
 80132d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132dc:	4604      	mov	r4, r0
 80132de:	460d      	mov	r5, r1
 80132e0:	ec51 0b19 	vmov	r0, r1, d9
 80132e4:	f7ed f988 	bl	80005f8 <__aeabi_dmul>
 80132e8:	4642      	mov	r2, r8
 80132ea:	464b      	mov	r3, r9
 80132ec:	f7ec ffce 	bl	800028c <__adddf3>
 80132f0:	4602      	mov	r2, r0
 80132f2:	460b      	mov	r3, r1
 80132f4:	4630      	mov	r0, r6
 80132f6:	4639      	mov	r1, r7
 80132f8:	f7ec ffc6 	bl	8000288 <__aeabi_dsub>
 80132fc:	4652      	mov	r2, sl
 80132fe:	465b      	mov	r3, fp
 8013300:	f7ec ffc2 	bl	8000288 <__aeabi_dsub>
 8013304:	4602      	mov	r2, r0
 8013306:	460b      	mov	r3, r1
 8013308:	4620      	mov	r0, r4
 801330a:	4629      	mov	r1, r5
 801330c:	e7d9      	b.n	80132c2 <__ieee754_log+0x27a>
 801330e:	4602      	mov	r2, r0
 8013310:	460b      	mov	r3, r1
 8013312:	4650      	mov	r0, sl
 8013314:	4659      	mov	r1, fp
 8013316:	f7ec ffb7 	bl	8000288 <__aeabi_dsub>
 801331a:	ec53 2b18 	vmov	r2, r3, d8
 801331e:	f7ed f96b 	bl	80005f8 <__aeabi_dmul>
 8013322:	4606      	mov	r6, r0
 8013324:	460f      	mov	r7, r1
 8013326:	2c00      	cmp	r4, #0
 8013328:	f43f af23 	beq.w	8013172 <__ieee754_log+0x12a>
 801332c:	a308      	add	r3, pc, #32	; (adr r3, 8013350 <__ieee754_log+0x308>)
 801332e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013332:	ec51 0b19 	vmov	r0, r1, d9
 8013336:	f7ed f95f 	bl	80005f8 <__aeabi_dmul>
 801333a:	a307      	add	r3, pc, #28	; (adr r3, 8013358 <__ieee754_log+0x310>)
 801333c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013340:	4604      	mov	r4, r0
 8013342:	460d      	mov	r5, r1
 8013344:	ec51 0b19 	vmov	r0, r1, d9
 8013348:	e727      	b.n	801319a <__ieee754_log+0x152>
 801334a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80133a0 <__ieee754_log+0x358>
 801334e:	e694      	b.n	801307a <__ieee754_log+0x32>
 8013350:	fee00000 	.word	0xfee00000
 8013354:	3fe62e42 	.word	0x3fe62e42
 8013358:	35793c76 	.word	0x35793c76
 801335c:	3dea39ef 	.word	0x3dea39ef
 8013360:	55555555 	.word	0x55555555
 8013364:	3fd55555 	.word	0x3fd55555
 8013368:	df3e5244 	.word	0xdf3e5244
 801336c:	3fc2f112 	.word	0x3fc2f112
 8013370:	96cb03de 	.word	0x96cb03de
 8013374:	3fc74664 	.word	0x3fc74664
 8013378:	94229359 	.word	0x94229359
 801337c:	3fd24924 	.word	0x3fd24924
 8013380:	55555593 	.word	0x55555593
 8013384:	3fe55555 	.word	0x3fe55555
 8013388:	d078c69f 	.word	0xd078c69f
 801338c:	3fc39a09 	.word	0x3fc39a09
 8013390:	1d8e78af 	.word	0x1d8e78af
 8013394:	3fcc71c5 	.word	0x3fcc71c5
 8013398:	9997fa04 	.word	0x9997fa04
 801339c:	3fd99999 	.word	0x3fd99999
	...
 80133a8:	c3500000 	.word	0xc3500000
 80133ac:	43500000 	.word	0x43500000
 80133b0:	7fefffff 	.word	0x7fefffff
 80133b4:	3ff00000 	.word	0x3ff00000
 80133b8:	3fe00000 	.word	0x3fe00000
 80133bc:	00000000 	.word	0x00000000

080133c0 <__ieee754_pow>:
 80133c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133c4:	ed2d 8b06 	vpush	{d8-d10}
 80133c8:	b089      	sub	sp, #36	; 0x24
 80133ca:	ed8d 1b00 	vstr	d1, [sp]
 80133ce:	e9dd 2900 	ldrd	r2, r9, [sp]
 80133d2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80133d6:	ea58 0102 	orrs.w	r1, r8, r2
 80133da:	ec57 6b10 	vmov	r6, r7, d0
 80133de:	d115      	bne.n	801340c <__ieee754_pow+0x4c>
 80133e0:	19b3      	adds	r3, r6, r6
 80133e2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80133e6:	4152      	adcs	r2, r2
 80133e8:	4299      	cmp	r1, r3
 80133ea:	4b89      	ldr	r3, [pc, #548]	; (8013610 <__ieee754_pow+0x250>)
 80133ec:	4193      	sbcs	r3, r2
 80133ee:	f080 84d1 	bcs.w	8013d94 <__ieee754_pow+0x9d4>
 80133f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80133f6:	4630      	mov	r0, r6
 80133f8:	4639      	mov	r1, r7
 80133fa:	f7ec ff47 	bl	800028c <__adddf3>
 80133fe:	ec41 0b10 	vmov	d0, r0, r1
 8013402:	b009      	add	sp, #36	; 0x24
 8013404:	ecbd 8b06 	vpop	{d8-d10}
 8013408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801340c:	4b81      	ldr	r3, [pc, #516]	; (8013614 <__ieee754_pow+0x254>)
 801340e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8013412:	429c      	cmp	r4, r3
 8013414:	ee10 aa10 	vmov	sl, s0
 8013418:	463d      	mov	r5, r7
 801341a:	dc06      	bgt.n	801342a <__ieee754_pow+0x6a>
 801341c:	d101      	bne.n	8013422 <__ieee754_pow+0x62>
 801341e:	2e00      	cmp	r6, #0
 8013420:	d1e7      	bne.n	80133f2 <__ieee754_pow+0x32>
 8013422:	4598      	cmp	r8, r3
 8013424:	dc01      	bgt.n	801342a <__ieee754_pow+0x6a>
 8013426:	d10f      	bne.n	8013448 <__ieee754_pow+0x88>
 8013428:	b172      	cbz	r2, 8013448 <__ieee754_pow+0x88>
 801342a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801342e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8013432:	ea55 050a 	orrs.w	r5, r5, sl
 8013436:	d1dc      	bne.n	80133f2 <__ieee754_pow+0x32>
 8013438:	e9dd 3200 	ldrd	r3, r2, [sp]
 801343c:	18db      	adds	r3, r3, r3
 801343e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8013442:	4152      	adcs	r2, r2
 8013444:	429d      	cmp	r5, r3
 8013446:	e7d0      	b.n	80133ea <__ieee754_pow+0x2a>
 8013448:	2d00      	cmp	r5, #0
 801344a:	da3b      	bge.n	80134c4 <__ieee754_pow+0x104>
 801344c:	4b72      	ldr	r3, [pc, #456]	; (8013618 <__ieee754_pow+0x258>)
 801344e:	4598      	cmp	r8, r3
 8013450:	dc51      	bgt.n	80134f6 <__ieee754_pow+0x136>
 8013452:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8013456:	4598      	cmp	r8, r3
 8013458:	f340 84ab 	ble.w	8013db2 <__ieee754_pow+0x9f2>
 801345c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013460:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013464:	2b14      	cmp	r3, #20
 8013466:	dd0f      	ble.n	8013488 <__ieee754_pow+0xc8>
 8013468:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801346c:	fa22 f103 	lsr.w	r1, r2, r3
 8013470:	fa01 f303 	lsl.w	r3, r1, r3
 8013474:	4293      	cmp	r3, r2
 8013476:	f040 849c 	bne.w	8013db2 <__ieee754_pow+0x9f2>
 801347a:	f001 0101 	and.w	r1, r1, #1
 801347e:	f1c1 0302 	rsb	r3, r1, #2
 8013482:	9304      	str	r3, [sp, #16]
 8013484:	b182      	cbz	r2, 80134a8 <__ieee754_pow+0xe8>
 8013486:	e05f      	b.n	8013548 <__ieee754_pow+0x188>
 8013488:	2a00      	cmp	r2, #0
 801348a:	d15b      	bne.n	8013544 <__ieee754_pow+0x184>
 801348c:	f1c3 0314 	rsb	r3, r3, #20
 8013490:	fa48 f103 	asr.w	r1, r8, r3
 8013494:	fa01 f303 	lsl.w	r3, r1, r3
 8013498:	4543      	cmp	r3, r8
 801349a:	f040 8487 	bne.w	8013dac <__ieee754_pow+0x9ec>
 801349e:	f001 0101 	and.w	r1, r1, #1
 80134a2:	f1c1 0302 	rsb	r3, r1, #2
 80134a6:	9304      	str	r3, [sp, #16]
 80134a8:	4b5c      	ldr	r3, [pc, #368]	; (801361c <__ieee754_pow+0x25c>)
 80134aa:	4598      	cmp	r8, r3
 80134ac:	d132      	bne.n	8013514 <__ieee754_pow+0x154>
 80134ae:	f1b9 0f00 	cmp.w	r9, #0
 80134b2:	f280 8477 	bge.w	8013da4 <__ieee754_pow+0x9e4>
 80134b6:	4959      	ldr	r1, [pc, #356]	; (801361c <__ieee754_pow+0x25c>)
 80134b8:	4632      	mov	r2, r6
 80134ba:	463b      	mov	r3, r7
 80134bc:	2000      	movs	r0, #0
 80134be:	f7ed f9c5 	bl	800084c <__aeabi_ddiv>
 80134c2:	e79c      	b.n	80133fe <__ieee754_pow+0x3e>
 80134c4:	2300      	movs	r3, #0
 80134c6:	9304      	str	r3, [sp, #16]
 80134c8:	2a00      	cmp	r2, #0
 80134ca:	d13d      	bne.n	8013548 <__ieee754_pow+0x188>
 80134cc:	4b51      	ldr	r3, [pc, #324]	; (8013614 <__ieee754_pow+0x254>)
 80134ce:	4598      	cmp	r8, r3
 80134d0:	d1ea      	bne.n	80134a8 <__ieee754_pow+0xe8>
 80134d2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80134d6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80134da:	ea53 030a 	orrs.w	r3, r3, sl
 80134de:	f000 8459 	beq.w	8013d94 <__ieee754_pow+0x9d4>
 80134e2:	4b4f      	ldr	r3, [pc, #316]	; (8013620 <__ieee754_pow+0x260>)
 80134e4:	429c      	cmp	r4, r3
 80134e6:	dd08      	ble.n	80134fa <__ieee754_pow+0x13a>
 80134e8:	f1b9 0f00 	cmp.w	r9, #0
 80134ec:	f2c0 8456 	blt.w	8013d9c <__ieee754_pow+0x9dc>
 80134f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80134f4:	e783      	b.n	80133fe <__ieee754_pow+0x3e>
 80134f6:	2302      	movs	r3, #2
 80134f8:	e7e5      	b.n	80134c6 <__ieee754_pow+0x106>
 80134fa:	f1b9 0f00 	cmp.w	r9, #0
 80134fe:	f04f 0000 	mov.w	r0, #0
 8013502:	f04f 0100 	mov.w	r1, #0
 8013506:	f6bf af7a 	bge.w	80133fe <__ieee754_pow+0x3e>
 801350a:	e9dd 0300 	ldrd	r0, r3, [sp]
 801350e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013512:	e774      	b.n	80133fe <__ieee754_pow+0x3e>
 8013514:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8013518:	d106      	bne.n	8013528 <__ieee754_pow+0x168>
 801351a:	4632      	mov	r2, r6
 801351c:	463b      	mov	r3, r7
 801351e:	4630      	mov	r0, r6
 8013520:	4639      	mov	r1, r7
 8013522:	f7ed f869 	bl	80005f8 <__aeabi_dmul>
 8013526:	e76a      	b.n	80133fe <__ieee754_pow+0x3e>
 8013528:	4b3e      	ldr	r3, [pc, #248]	; (8013624 <__ieee754_pow+0x264>)
 801352a:	4599      	cmp	r9, r3
 801352c:	d10c      	bne.n	8013548 <__ieee754_pow+0x188>
 801352e:	2d00      	cmp	r5, #0
 8013530:	db0a      	blt.n	8013548 <__ieee754_pow+0x188>
 8013532:	ec47 6b10 	vmov	d0, r6, r7
 8013536:	b009      	add	sp, #36	; 0x24
 8013538:	ecbd 8b06 	vpop	{d8-d10}
 801353c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013540:	f7ff bbde 	b.w	8012d00 <__ieee754_sqrt>
 8013544:	2300      	movs	r3, #0
 8013546:	9304      	str	r3, [sp, #16]
 8013548:	ec47 6b10 	vmov	d0, r6, r7
 801354c:	f7ff fbc4 	bl	8012cd8 <fabs>
 8013550:	ec51 0b10 	vmov	r0, r1, d0
 8013554:	f1ba 0f00 	cmp.w	sl, #0
 8013558:	d129      	bne.n	80135ae <__ieee754_pow+0x1ee>
 801355a:	b124      	cbz	r4, 8013566 <__ieee754_pow+0x1a6>
 801355c:	4b2f      	ldr	r3, [pc, #188]	; (801361c <__ieee754_pow+0x25c>)
 801355e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8013562:	429a      	cmp	r2, r3
 8013564:	d123      	bne.n	80135ae <__ieee754_pow+0x1ee>
 8013566:	f1b9 0f00 	cmp.w	r9, #0
 801356a:	da05      	bge.n	8013578 <__ieee754_pow+0x1b8>
 801356c:	4602      	mov	r2, r0
 801356e:	460b      	mov	r3, r1
 8013570:	2000      	movs	r0, #0
 8013572:	492a      	ldr	r1, [pc, #168]	; (801361c <__ieee754_pow+0x25c>)
 8013574:	f7ed f96a 	bl	800084c <__aeabi_ddiv>
 8013578:	2d00      	cmp	r5, #0
 801357a:	f6bf af40 	bge.w	80133fe <__ieee754_pow+0x3e>
 801357e:	9b04      	ldr	r3, [sp, #16]
 8013580:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013584:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013588:	431c      	orrs	r4, r3
 801358a:	d108      	bne.n	801359e <__ieee754_pow+0x1de>
 801358c:	4602      	mov	r2, r0
 801358e:	460b      	mov	r3, r1
 8013590:	4610      	mov	r0, r2
 8013592:	4619      	mov	r1, r3
 8013594:	f7ec fe78 	bl	8000288 <__aeabi_dsub>
 8013598:	4602      	mov	r2, r0
 801359a:	460b      	mov	r3, r1
 801359c:	e78f      	b.n	80134be <__ieee754_pow+0xfe>
 801359e:	9b04      	ldr	r3, [sp, #16]
 80135a0:	2b01      	cmp	r3, #1
 80135a2:	f47f af2c 	bne.w	80133fe <__ieee754_pow+0x3e>
 80135a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80135aa:	4619      	mov	r1, r3
 80135ac:	e727      	b.n	80133fe <__ieee754_pow+0x3e>
 80135ae:	0feb      	lsrs	r3, r5, #31
 80135b0:	3b01      	subs	r3, #1
 80135b2:	9306      	str	r3, [sp, #24]
 80135b4:	9a06      	ldr	r2, [sp, #24]
 80135b6:	9b04      	ldr	r3, [sp, #16]
 80135b8:	4313      	orrs	r3, r2
 80135ba:	d102      	bne.n	80135c2 <__ieee754_pow+0x202>
 80135bc:	4632      	mov	r2, r6
 80135be:	463b      	mov	r3, r7
 80135c0:	e7e6      	b.n	8013590 <__ieee754_pow+0x1d0>
 80135c2:	4b19      	ldr	r3, [pc, #100]	; (8013628 <__ieee754_pow+0x268>)
 80135c4:	4598      	cmp	r8, r3
 80135c6:	f340 80fb 	ble.w	80137c0 <__ieee754_pow+0x400>
 80135ca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80135ce:	4598      	cmp	r8, r3
 80135d0:	4b13      	ldr	r3, [pc, #76]	; (8013620 <__ieee754_pow+0x260>)
 80135d2:	dd0c      	ble.n	80135ee <__ieee754_pow+0x22e>
 80135d4:	429c      	cmp	r4, r3
 80135d6:	dc0f      	bgt.n	80135f8 <__ieee754_pow+0x238>
 80135d8:	f1b9 0f00 	cmp.w	r9, #0
 80135dc:	da0f      	bge.n	80135fe <__ieee754_pow+0x23e>
 80135de:	2000      	movs	r0, #0
 80135e0:	b009      	add	sp, #36	; 0x24
 80135e2:	ecbd 8b06 	vpop	{d8-d10}
 80135e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135ea:	f000 bcba 	b.w	8013f62 <__math_oflow>
 80135ee:	429c      	cmp	r4, r3
 80135f0:	dbf2      	blt.n	80135d8 <__ieee754_pow+0x218>
 80135f2:	4b0a      	ldr	r3, [pc, #40]	; (801361c <__ieee754_pow+0x25c>)
 80135f4:	429c      	cmp	r4, r3
 80135f6:	dd19      	ble.n	801362c <__ieee754_pow+0x26c>
 80135f8:	f1b9 0f00 	cmp.w	r9, #0
 80135fc:	dcef      	bgt.n	80135de <__ieee754_pow+0x21e>
 80135fe:	2000      	movs	r0, #0
 8013600:	b009      	add	sp, #36	; 0x24
 8013602:	ecbd 8b06 	vpop	{d8-d10}
 8013606:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801360a:	f000 bca1 	b.w	8013f50 <__math_uflow>
 801360e:	bf00      	nop
 8013610:	fff00000 	.word	0xfff00000
 8013614:	7ff00000 	.word	0x7ff00000
 8013618:	433fffff 	.word	0x433fffff
 801361c:	3ff00000 	.word	0x3ff00000
 8013620:	3fefffff 	.word	0x3fefffff
 8013624:	3fe00000 	.word	0x3fe00000
 8013628:	41e00000 	.word	0x41e00000
 801362c:	4b60      	ldr	r3, [pc, #384]	; (80137b0 <__ieee754_pow+0x3f0>)
 801362e:	2200      	movs	r2, #0
 8013630:	f7ec fe2a 	bl	8000288 <__aeabi_dsub>
 8013634:	a354      	add	r3, pc, #336	; (adr r3, 8013788 <__ieee754_pow+0x3c8>)
 8013636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801363a:	4604      	mov	r4, r0
 801363c:	460d      	mov	r5, r1
 801363e:	f7ec ffdb 	bl	80005f8 <__aeabi_dmul>
 8013642:	a353      	add	r3, pc, #332	; (adr r3, 8013790 <__ieee754_pow+0x3d0>)
 8013644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013648:	4606      	mov	r6, r0
 801364a:	460f      	mov	r7, r1
 801364c:	4620      	mov	r0, r4
 801364e:	4629      	mov	r1, r5
 8013650:	f7ec ffd2 	bl	80005f8 <__aeabi_dmul>
 8013654:	4b57      	ldr	r3, [pc, #348]	; (80137b4 <__ieee754_pow+0x3f4>)
 8013656:	4682      	mov	sl, r0
 8013658:	468b      	mov	fp, r1
 801365a:	2200      	movs	r2, #0
 801365c:	4620      	mov	r0, r4
 801365e:	4629      	mov	r1, r5
 8013660:	f7ec ffca 	bl	80005f8 <__aeabi_dmul>
 8013664:	4602      	mov	r2, r0
 8013666:	460b      	mov	r3, r1
 8013668:	a14b      	add	r1, pc, #300	; (adr r1, 8013798 <__ieee754_pow+0x3d8>)
 801366a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801366e:	f7ec fe0b 	bl	8000288 <__aeabi_dsub>
 8013672:	4622      	mov	r2, r4
 8013674:	462b      	mov	r3, r5
 8013676:	f7ec ffbf 	bl	80005f8 <__aeabi_dmul>
 801367a:	4602      	mov	r2, r0
 801367c:	460b      	mov	r3, r1
 801367e:	2000      	movs	r0, #0
 8013680:	494d      	ldr	r1, [pc, #308]	; (80137b8 <__ieee754_pow+0x3f8>)
 8013682:	f7ec fe01 	bl	8000288 <__aeabi_dsub>
 8013686:	4622      	mov	r2, r4
 8013688:	4680      	mov	r8, r0
 801368a:	4689      	mov	r9, r1
 801368c:	462b      	mov	r3, r5
 801368e:	4620      	mov	r0, r4
 8013690:	4629      	mov	r1, r5
 8013692:	f7ec ffb1 	bl	80005f8 <__aeabi_dmul>
 8013696:	4602      	mov	r2, r0
 8013698:	460b      	mov	r3, r1
 801369a:	4640      	mov	r0, r8
 801369c:	4649      	mov	r1, r9
 801369e:	f7ec ffab 	bl	80005f8 <__aeabi_dmul>
 80136a2:	a33f      	add	r3, pc, #252	; (adr r3, 80137a0 <__ieee754_pow+0x3e0>)
 80136a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a8:	f7ec ffa6 	bl	80005f8 <__aeabi_dmul>
 80136ac:	4602      	mov	r2, r0
 80136ae:	460b      	mov	r3, r1
 80136b0:	4650      	mov	r0, sl
 80136b2:	4659      	mov	r1, fp
 80136b4:	f7ec fde8 	bl	8000288 <__aeabi_dsub>
 80136b8:	4602      	mov	r2, r0
 80136ba:	460b      	mov	r3, r1
 80136bc:	4680      	mov	r8, r0
 80136be:	4689      	mov	r9, r1
 80136c0:	4630      	mov	r0, r6
 80136c2:	4639      	mov	r1, r7
 80136c4:	f7ec fde2 	bl	800028c <__adddf3>
 80136c8:	2000      	movs	r0, #0
 80136ca:	4632      	mov	r2, r6
 80136cc:	463b      	mov	r3, r7
 80136ce:	4604      	mov	r4, r0
 80136d0:	460d      	mov	r5, r1
 80136d2:	f7ec fdd9 	bl	8000288 <__aeabi_dsub>
 80136d6:	4602      	mov	r2, r0
 80136d8:	460b      	mov	r3, r1
 80136da:	4640      	mov	r0, r8
 80136dc:	4649      	mov	r1, r9
 80136de:	f7ec fdd3 	bl	8000288 <__aeabi_dsub>
 80136e2:	9b04      	ldr	r3, [sp, #16]
 80136e4:	9a06      	ldr	r2, [sp, #24]
 80136e6:	3b01      	subs	r3, #1
 80136e8:	4313      	orrs	r3, r2
 80136ea:	4682      	mov	sl, r0
 80136ec:	468b      	mov	fp, r1
 80136ee:	f040 81e7 	bne.w	8013ac0 <__ieee754_pow+0x700>
 80136f2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80137a8 <__ieee754_pow+0x3e8>
 80136f6:	eeb0 8a47 	vmov.f32	s16, s14
 80136fa:	eef0 8a67 	vmov.f32	s17, s15
 80136fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013702:	2600      	movs	r6, #0
 8013704:	4632      	mov	r2, r6
 8013706:	463b      	mov	r3, r7
 8013708:	e9dd 0100 	ldrd	r0, r1, [sp]
 801370c:	f7ec fdbc 	bl	8000288 <__aeabi_dsub>
 8013710:	4622      	mov	r2, r4
 8013712:	462b      	mov	r3, r5
 8013714:	f7ec ff70 	bl	80005f8 <__aeabi_dmul>
 8013718:	e9dd 2300 	ldrd	r2, r3, [sp]
 801371c:	4680      	mov	r8, r0
 801371e:	4689      	mov	r9, r1
 8013720:	4650      	mov	r0, sl
 8013722:	4659      	mov	r1, fp
 8013724:	f7ec ff68 	bl	80005f8 <__aeabi_dmul>
 8013728:	4602      	mov	r2, r0
 801372a:	460b      	mov	r3, r1
 801372c:	4640      	mov	r0, r8
 801372e:	4649      	mov	r1, r9
 8013730:	f7ec fdac 	bl	800028c <__adddf3>
 8013734:	4632      	mov	r2, r6
 8013736:	463b      	mov	r3, r7
 8013738:	4680      	mov	r8, r0
 801373a:	4689      	mov	r9, r1
 801373c:	4620      	mov	r0, r4
 801373e:	4629      	mov	r1, r5
 8013740:	f7ec ff5a 	bl	80005f8 <__aeabi_dmul>
 8013744:	460b      	mov	r3, r1
 8013746:	4604      	mov	r4, r0
 8013748:	460d      	mov	r5, r1
 801374a:	4602      	mov	r2, r0
 801374c:	4649      	mov	r1, r9
 801374e:	4640      	mov	r0, r8
 8013750:	f7ec fd9c 	bl	800028c <__adddf3>
 8013754:	4b19      	ldr	r3, [pc, #100]	; (80137bc <__ieee754_pow+0x3fc>)
 8013756:	4299      	cmp	r1, r3
 8013758:	ec45 4b19 	vmov	d9, r4, r5
 801375c:	4606      	mov	r6, r0
 801375e:	460f      	mov	r7, r1
 8013760:	468b      	mov	fp, r1
 8013762:	f340 82f0 	ble.w	8013d46 <__ieee754_pow+0x986>
 8013766:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801376a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801376e:	4303      	orrs	r3, r0
 8013770:	f000 81e4 	beq.w	8013b3c <__ieee754_pow+0x77c>
 8013774:	ec51 0b18 	vmov	r0, r1, d8
 8013778:	2200      	movs	r2, #0
 801377a:	2300      	movs	r3, #0
 801377c:	f7ed f9ae 	bl	8000adc <__aeabi_dcmplt>
 8013780:	3800      	subs	r0, #0
 8013782:	bf18      	it	ne
 8013784:	2001      	movne	r0, #1
 8013786:	e72b      	b.n	80135e0 <__ieee754_pow+0x220>
 8013788:	60000000 	.word	0x60000000
 801378c:	3ff71547 	.word	0x3ff71547
 8013790:	f85ddf44 	.word	0xf85ddf44
 8013794:	3e54ae0b 	.word	0x3e54ae0b
 8013798:	55555555 	.word	0x55555555
 801379c:	3fd55555 	.word	0x3fd55555
 80137a0:	652b82fe 	.word	0x652b82fe
 80137a4:	3ff71547 	.word	0x3ff71547
 80137a8:	00000000 	.word	0x00000000
 80137ac:	bff00000 	.word	0xbff00000
 80137b0:	3ff00000 	.word	0x3ff00000
 80137b4:	3fd00000 	.word	0x3fd00000
 80137b8:	3fe00000 	.word	0x3fe00000
 80137bc:	408fffff 	.word	0x408fffff
 80137c0:	4bd5      	ldr	r3, [pc, #852]	; (8013b18 <__ieee754_pow+0x758>)
 80137c2:	402b      	ands	r3, r5
 80137c4:	2200      	movs	r2, #0
 80137c6:	b92b      	cbnz	r3, 80137d4 <__ieee754_pow+0x414>
 80137c8:	4bd4      	ldr	r3, [pc, #848]	; (8013b1c <__ieee754_pow+0x75c>)
 80137ca:	f7ec ff15 	bl	80005f8 <__aeabi_dmul>
 80137ce:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80137d2:	460c      	mov	r4, r1
 80137d4:	1523      	asrs	r3, r4, #20
 80137d6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80137da:	4413      	add	r3, r2
 80137dc:	9305      	str	r3, [sp, #20]
 80137de:	4bd0      	ldr	r3, [pc, #832]	; (8013b20 <__ieee754_pow+0x760>)
 80137e0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80137e4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80137e8:	429c      	cmp	r4, r3
 80137ea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80137ee:	dd08      	ble.n	8013802 <__ieee754_pow+0x442>
 80137f0:	4bcc      	ldr	r3, [pc, #816]	; (8013b24 <__ieee754_pow+0x764>)
 80137f2:	429c      	cmp	r4, r3
 80137f4:	f340 8162 	ble.w	8013abc <__ieee754_pow+0x6fc>
 80137f8:	9b05      	ldr	r3, [sp, #20]
 80137fa:	3301      	adds	r3, #1
 80137fc:	9305      	str	r3, [sp, #20]
 80137fe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8013802:	2400      	movs	r4, #0
 8013804:	00e3      	lsls	r3, r4, #3
 8013806:	9307      	str	r3, [sp, #28]
 8013808:	4bc7      	ldr	r3, [pc, #796]	; (8013b28 <__ieee754_pow+0x768>)
 801380a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801380e:	ed93 7b00 	vldr	d7, [r3]
 8013812:	4629      	mov	r1, r5
 8013814:	ec53 2b17 	vmov	r2, r3, d7
 8013818:	eeb0 9a47 	vmov.f32	s18, s14
 801381c:	eef0 9a67 	vmov.f32	s19, s15
 8013820:	4682      	mov	sl, r0
 8013822:	f7ec fd31 	bl	8000288 <__aeabi_dsub>
 8013826:	4652      	mov	r2, sl
 8013828:	4606      	mov	r6, r0
 801382a:	460f      	mov	r7, r1
 801382c:	462b      	mov	r3, r5
 801382e:	ec51 0b19 	vmov	r0, r1, d9
 8013832:	f7ec fd2b 	bl	800028c <__adddf3>
 8013836:	4602      	mov	r2, r0
 8013838:	460b      	mov	r3, r1
 801383a:	2000      	movs	r0, #0
 801383c:	49bb      	ldr	r1, [pc, #748]	; (8013b2c <__ieee754_pow+0x76c>)
 801383e:	f7ed f805 	bl	800084c <__aeabi_ddiv>
 8013842:	ec41 0b1a 	vmov	d10, r0, r1
 8013846:	4602      	mov	r2, r0
 8013848:	460b      	mov	r3, r1
 801384a:	4630      	mov	r0, r6
 801384c:	4639      	mov	r1, r7
 801384e:	f7ec fed3 	bl	80005f8 <__aeabi_dmul>
 8013852:	2300      	movs	r3, #0
 8013854:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013858:	9302      	str	r3, [sp, #8]
 801385a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801385e:	46ab      	mov	fp, r5
 8013860:	106d      	asrs	r5, r5, #1
 8013862:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8013866:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801386a:	ec41 0b18 	vmov	d8, r0, r1
 801386e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8013872:	2200      	movs	r2, #0
 8013874:	4640      	mov	r0, r8
 8013876:	4649      	mov	r1, r9
 8013878:	4614      	mov	r4, r2
 801387a:	461d      	mov	r5, r3
 801387c:	f7ec febc 	bl	80005f8 <__aeabi_dmul>
 8013880:	4602      	mov	r2, r0
 8013882:	460b      	mov	r3, r1
 8013884:	4630      	mov	r0, r6
 8013886:	4639      	mov	r1, r7
 8013888:	f7ec fcfe 	bl	8000288 <__aeabi_dsub>
 801388c:	ec53 2b19 	vmov	r2, r3, d9
 8013890:	4606      	mov	r6, r0
 8013892:	460f      	mov	r7, r1
 8013894:	4620      	mov	r0, r4
 8013896:	4629      	mov	r1, r5
 8013898:	f7ec fcf6 	bl	8000288 <__aeabi_dsub>
 801389c:	4602      	mov	r2, r0
 801389e:	460b      	mov	r3, r1
 80138a0:	4650      	mov	r0, sl
 80138a2:	4659      	mov	r1, fp
 80138a4:	f7ec fcf0 	bl	8000288 <__aeabi_dsub>
 80138a8:	4642      	mov	r2, r8
 80138aa:	464b      	mov	r3, r9
 80138ac:	f7ec fea4 	bl	80005f8 <__aeabi_dmul>
 80138b0:	4602      	mov	r2, r0
 80138b2:	460b      	mov	r3, r1
 80138b4:	4630      	mov	r0, r6
 80138b6:	4639      	mov	r1, r7
 80138b8:	f7ec fce6 	bl	8000288 <__aeabi_dsub>
 80138bc:	ec53 2b1a 	vmov	r2, r3, d10
 80138c0:	f7ec fe9a 	bl	80005f8 <__aeabi_dmul>
 80138c4:	ec53 2b18 	vmov	r2, r3, d8
 80138c8:	ec41 0b19 	vmov	d9, r0, r1
 80138cc:	ec51 0b18 	vmov	r0, r1, d8
 80138d0:	f7ec fe92 	bl	80005f8 <__aeabi_dmul>
 80138d4:	a37c      	add	r3, pc, #496	; (adr r3, 8013ac8 <__ieee754_pow+0x708>)
 80138d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138da:	4604      	mov	r4, r0
 80138dc:	460d      	mov	r5, r1
 80138de:	f7ec fe8b 	bl	80005f8 <__aeabi_dmul>
 80138e2:	a37b      	add	r3, pc, #492	; (adr r3, 8013ad0 <__ieee754_pow+0x710>)
 80138e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138e8:	f7ec fcd0 	bl	800028c <__adddf3>
 80138ec:	4622      	mov	r2, r4
 80138ee:	462b      	mov	r3, r5
 80138f0:	f7ec fe82 	bl	80005f8 <__aeabi_dmul>
 80138f4:	a378      	add	r3, pc, #480	; (adr r3, 8013ad8 <__ieee754_pow+0x718>)
 80138f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138fa:	f7ec fcc7 	bl	800028c <__adddf3>
 80138fe:	4622      	mov	r2, r4
 8013900:	462b      	mov	r3, r5
 8013902:	f7ec fe79 	bl	80005f8 <__aeabi_dmul>
 8013906:	a376      	add	r3, pc, #472	; (adr r3, 8013ae0 <__ieee754_pow+0x720>)
 8013908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801390c:	f7ec fcbe 	bl	800028c <__adddf3>
 8013910:	4622      	mov	r2, r4
 8013912:	462b      	mov	r3, r5
 8013914:	f7ec fe70 	bl	80005f8 <__aeabi_dmul>
 8013918:	a373      	add	r3, pc, #460	; (adr r3, 8013ae8 <__ieee754_pow+0x728>)
 801391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801391e:	f7ec fcb5 	bl	800028c <__adddf3>
 8013922:	4622      	mov	r2, r4
 8013924:	462b      	mov	r3, r5
 8013926:	f7ec fe67 	bl	80005f8 <__aeabi_dmul>
 801392a:	a371      	add	r3, pc, #452	; (adr r3, 8013af0 <__ieee754_pow+0x730>)
 801392c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013930:	f7ec fcac 	bl	800028c <__adddf3>
 8013934:	4622      	mov	r2, r4
 8013936:	4606      	mov	r6, r0
 8013938:	460f      	mov	r7, r1
 801393a:	462b      	mov	r3, r5
 801393c:	4620      	mov	r0, r4
 801393e:	4629      	mov	r1, r5
 8013940:	f7ec fe5a 	bl	80005f8 <__aeabi_dmul>
 8013944:	4602      	mov	r2, r0
 8013946:	460b      	mov	r3, r1
 8013948:	4630      	mov	r0, r6
 801394a:	4639      	mov	r1, r7
 801394c:	f7ec fe54 	bl	80005f8 <__aeabi_dmul>
 8013950:	4642      	mov	r2, r8
 8013952:	4604      	mov	r4, r0
 8013954:	460d      	mov	r5, r1
 8013956:	464b      	mov	r3, r9
 8013958:	ec51 0b18 	vmov	r0, r1, d8
 801395c:	f7ec fc96 	bl	800028c <__adddf3>
 8013960:	ec53 2b19 	vmov	r2, r3, d9
 8013964:	f7ec fe48 	bl	80005f8 <__aeabi_dmul>
 8013968:	4622      	mov	r2, r4
 801396a:	462b      	mov	r3, r5
 801396c:	f7ec fc8e 	bl	800028c <__adddf3>
 8013970:	4642      	mov	r2, r8
 8013972:	4682      	mov	sl, r0
 8013974:	468b      	mov	fp, r1
 8013976:	464b      	mov	r3, r9
 8013978:	4640      	mov	r0, r8
 801397a:	4649      	mov	r1, r9
 801397c:	f7ec fe3c 	bl	80005f8 <__aeabi_dmul>
 8013980:	4b6b      	ldr	r3, [pc, #428]	; (8013b30 <__ieee754_pow+0x770>)
 8013982:	2200      	movs	r2, #0
 8013984:	4606      	mov	r6, r0
 8013986:	460f      	mov	r7, r1
 8013988:	f7ec fc80 	bl	800028c <__adddf3>
 801398c:	4652      	mov	r2, sl
 801398e:	465b      	mov	r3, fp
 8013990:	f7ec fc7c 	bl	800028c <__adddf3>
 8013994:	2000      	movs	r0, #0
 8013996:	4604      	mov	r4, r0
 8013998:	460d      	mov	r5, r1
 801399a:	4602      	mov	r2, r0
 801399c:	460b      	mov	r3, r1
 801399e:	4640      	mov	r0, r8
 80139a0:	4649      	mov	r1, r9
 80139a2:	f7ec fe29 	bl	80005f8 <__aeabi_dmul>
 80139a6:	4b62      	ldr	r3, [pc, #392]	; (8013b30 <__ieee754_pow+0x770>)
 80139a8:	4680      	mov	r8, r0
 80139aa:	4689      	mov	r9, r1
 80139ac:	2200      	movs	r2, #0
 80139ae:	4620      	mov	r0, r4
 80139b0:	4629      	mov	r1, r5
 80139b2:	f7ec fc69 	bl	8000288 <__aeabi_dsub>
 80139b6:	4632      	mov	r2, r6
 80139b8:	463b      	mov	r3, r7
 80139ba:	f7ec fc65 	bl	8000288 <__aeabi_dsub>
 80139be:	4602      	mov	r2, r0
 80139c0:	460b      	mov	r3, r1
 80139c2:	4650      	mov	r0, sl
 80139c4:	4659      	mov	r1, fp
 80139c6:	f7ec fc5f 	bl	8000288 <__aeabi_dsub>
 80139ca:	ec53 2b18 	vmov	r2, r3, d8
 80139ce:	f7ec fe13 	bl	80005f8 <__aeabi_dmul>
 80139d2:	4622      	mov	r2, r4
 80139d4:	4606      	mov	r6, r0
 80139d6:	460f      	mov	r7, r1
 80139d8:	462b      	mov	r3, r5
 80139da:	ec51 0b19 	vmov	r0, r1, d9
 80139de:	f7ec fe0b 	bl	80005f8 <__aeabi_dmul>
 80139e2:	4602      	mov	r2, r0
 80139e4:	460b      	mov	r3, r1
 80139e6:	4630      	mov	r0, r6
 80139e8:	4639      	mov	r1, r7
 80139ea:	f7ec fc4f 	bl	800028c <__adddf3>
 80139ee:	4606      	mov	r6, r0
 80139f0:	460f      	mov	r7, r1
 80139f2:	4602      	mov	r2, r0
 80139f4:	460b      	mov	r3, r1
 80139f6:	4640      	mov	r0, r8
 80139f8:	4649      	mov	r1, r9
 80139fa:	f7ec fc47 	bl	800028c <__adddf3>
 80139fe:	a33e      	add	r3, pc, #248	; (adr r3, 8013af8 <__ieee754_pow+0x738>)
 8013a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a04:	2000      	movs	r0, #0
 8013a06:	4604      	mov	r4, r0
 8013a08:	460d      	mov	r5, r1
 8013a0a:	f7ec fdf5 	bl	80005f8 <__aeabi_dmul>
 8013a0e:	4642      	mov	r2, r8
 8013a10:	ec41 0b18 	vmov	d8, r0, r1
 8013a14:	464b      	mov	r3, r9
 8013a16:	4620      	mov	r0, r4
 8013a18:	4629      	mov	r1, r5
 8013a1a:	f7ec fc35 	bl	8000288 <__aeabi_dsub>
 8013a1e:	4602      	mov	r2, r0
 8013a20:	460b      	mov	r3, r1
 8013a22:	4630      	mov	r0, r6
 8013a24:	4639      	mov	r1, r7
 8013a26:	f7ec fc2f 	bl	8000288 <__aeabi_dsub>
 8013a2a:	a335      	add	r3, pc, #212	; (adr r3, 8013b00 <__ieee754_pow+0x740>)
 8013a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a30:	f7ec fde2 	bl	80005f8 <__aeabi_dmul>
 8013a34:	a334      	add	r3, pc, #208	; (adr r3, 8013b08 <__ieee754_pow+0x748>)
 8013a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a3a:	4606      	mov	r6, r0
 8013a3c:	460f      	mov	r7, r1
 8013a3e:	4620      	mov	r0, r4
 8013a40:	4629      	mov	r1, r5
 8013a42:	f7ec fdd9 	bl	80005f8 <__aeabi_dmul>
 8013a46:	4602      	mov	r2, r0
 8013a48:	460b      	mov	r3, r1
 8013a4a:	4630      	mov	r0, r6
 8013a4c:	4639      	mov	r1, r7
 8013a4e:	f7ec fc1d 	bl	800028c <__adddf3>
 8013a52:	9a07      	ldr	r2, [sp, #28]
 8013a54:	4b37      	ldr	r3, [pc, #220]	; (8013b34 <__ieee754_pow+0x774>)
 8013a56:	4413      	add	r3, r2
 8013a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a5c:	f7ec fc16 	bl	800028c <__adddf3>
 8013a60:	4682      	mov	sl, r0
 8013a62:	9805      	ldr	r0, [sp, #20]
 8013a64:	468b      	mov	fp, r1
 8013a66:	f7ec fd5d 	bl	8000524 <__aeabi_i2d>
 8013a6a:	9a07      	ldr	r2, [sp, #28]
 8013a6c:	4b32      	ldr	r3, [pc, #200]	; (8013b38 <__ieee754_pow+0x778>)
 8013a6e:	4413      	add	r3, r2
 8013a70:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013a74:	4606      	mov	r6, r0
 8013a76:	460f      	mov	r7, r1
 8013a78:	4652      	mov	r2, sl
 8013a7a:	465b      	mov	r3, fp
 8013a7c:	ec51 0b18 	vmov	r0, r1, d8
 8013a80:	f7ec fc04 	bl	800028c <__adddf3>
 8013a84:	4642      	mov	r2, r8
 8013a86:	464b      	mov	r3, r9
 8013a88:	f7ec fc00 	bl	800028c <__adddf3>
 8013a8c:	4632      	mov	r2, r6
 8013a8e:	463b      	mov	r3, r7
 8013a90:	f7ec fbfc 	bl	800028c <__adddf3>
 8013a94:	2000      	movs	r0, #0
 8013a96:	4632      	mov	r2, r6
 8013a98:	463b      	mov	r3, r7
 8013a9a:	4604      	mov	r4, r0
 8013a9c:	460d      	mov	r5, r1
 8013a9e:	f7ec fbf3 	bl	8000288 <__aeabi_dsub>
 8013aa2:	4642      	mov	r2, r8
 8013aa4:	464b      	mov	r3, r9
 8013aa6:	f7ec fbef 	bl	8000288 <__aeabi_dsub>
 8013aaa:	ec53 2b18 	vmov	r2, r3, d8
 8013aae:	f7ec fbeb 	bl	8000288 <__aeabi_dsub>
 8013ab2:	4602      	mov	r2, r0
 8013ab4:	460b      	mov	r3, r1
 8013ab6:	4650      	mov	r0, sl
 8013ab8:	4659      	mov	r1, fp
 8013aba:	e610      	b.n	80136de <__ieee754_pow+0x31e>
 8013abc:	2401      	movs	r4, #1
 8013abe:	e6a1      	b.n	8013804 <__ieee754_pow+0x444>
 8013ac0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8013b10 <__ieee754_pow+0x750>
 8013ac4:	e617      	b.n	80136f6 <__ieee754_pow+0x336>
 8013ac6:	bf00      	nop
 8013ac8:	4a454eef 	.word	0x4a454eef
 8013acc:	3fca7e28 	.word	0x3fca7e28
 8013ad0:	93c9db65 	.word	0x93c9db65
 8013ad4:	3fcd864a 	.word	0x3fcd864a
 8013ad8:	a91d4101 	.word	0xa91d4101
 8013adc:	3fd17460 	.word	0x3fd17460
 8013ae0:	518f264d 	.word	0x518f264d
 8013ae4:	3fd55555 	.word	0x3fd55555
 8013ae8:	db6fabff 	.word	0xdb6fabff
 8013aec:	3fdb6db6 	.word	0x3fdb6db6
 8013af0:	33333303 	.word	0x33333303
 8013af4:	3fe33333 	.word	0x3fe33333
 8013af8:	e0000000 	.word	0xe0000000
 8013afc:	3feec709 	.word	0x3feec709
 8013b00:	dc3a03fd 	.word	0xdc3a03fd
 8013b04:	3feec709 	.word	0x3feec709
 8013b08:	145b01f5 	.word	0x145b01f5
 8013b0c:	be3e2fe0 	.word	0xbe3e2fe0
 8013b10:	00000000 	.word	0x00000000
 8013b14:	3ff00000 	.word	0x3ff00000
 8013b18:	7ff00000 	.word	0x7ff00000
 8013b1c:	43400000 	.word	0x43400000
 8013b20:	0003988e 	.word	0x0003988e
 8013b24:	000bb679 	.word	0x000bb679
 8013b28:	08014538 	.word	0x08014538
 8013b2c:	3ff00000 	.word	0x3ff00000
 8013b30:	40080000 	.word	0x40080000
 8013b34:	08014558 	.word	0x08014558
 8013b38:	08014548 	.word	0x08014548
 8013b3c:	a3b3      	add	r3, pc, #716	; (adr r3, 8013e0c <__ieee754_pow+0xa4c>)
 8013b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b42:	4640      	mov	r0, r8
 8013b44:	4649      	mov	r1, r9
 8013b46:	f7ec fba1 	bl	800028c <__adddf3>
 8013b4a:	4622      	mov	r2, r4
 8013b4c:	ec41 0b1a 	vmov	d10, r0, r1
 8013b50:	462b      	mov	r3, r5
 8013b52:	4630      	mov	r0, r6
 8013b54:	4639      	mov	r1, r7
 8013b56:	f7ec fb97 	bl	8000288 <__aeabi_dsub>
 8013b5a:	4602      	mov	r2, r0
 8013b5c:	460b      	mov	r3, r1
 8013b5e:	ec51 0b1a 	vmov	r0, r1, d10
 8013b62:	f7ec ffd9 	bl	8000b18 <__aeabi_dcmpgt>
 8013b66:	2800      	cmp	r0, #0
 8013b68:	f47f ae04 	bne.w	8013774 <__ieee754_pow+0x3b4>
 8013b6c:	4aa2      	ldr	r2, [pc, #648]	; (8013df8 <__ieee754_pow+0xa38>)
 8013b6e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013b72:	4293      	cmp	r3, r2
 8013b74:	f340 8107 	ble.w	8013d86 <__ieee754_pow+0x9c6>
 8013b78:	151b      	asrs	r3, r3, #20
 8013b7a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8013b7e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8013b82:	fa4a fa03 	asr.w	sl, sl, r3
 8013b86:	44da      	add	sl, fp
 8013b88:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8013b8c:	489b      	ldr	r0, [pc, #620]	; (8013dfc <__ieee754_pow+0xa3c>)
 8013b8e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8013b92:	4108      	asrs	r0, r1
 8013b94:	ea00 030a 	and.w	r3, r0, sl
 8013b98:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8013b9c:	f1c1 0114 	rsb	r1, r1, #20
 8013ba0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8013ba4:	fa4a fa01 	asr.w	sl, sl, r1
 8013ba8:	f1bb 0f00 	cmp.w	fp, #0
 8013bac:	f04f 0200 	mov.w	r2, #0
 8013bb0:	4620      	mov	r0, r4
 8013bb2:	4629      	mov	r1, r5
 8013bb4:	bfb8      	it	lt
 8013bb6:	f1ca 0a00 	rsblt	sl, sl, #0
 8013bba:	f7ec fb65 	bl	8000288 <__aeabi_dsub>
 8013bbe:	ec41 0b19 	vmov	d9, r0, r1
 8013bc2:	4642      	mov	r2, r8
 8013bc4:	464b      	mov	r3, r9
 8013bc6:	ec51 0b19 	vmov	r0, r1, d9
 8013bca:	f7ec fb5f 	bl	800028c <__adddf3>
 8013bce:	a37a      	add	r3, pc, #488	; (adr r3, 8013db8 <__ieee754_pow+0x9f8>)
 8013bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bd4:	2000      	movs	r0, #0
 8013bd6:	4604      	mov	r4, r0
 8013bd8:	460d      	mov	r5, r1
 8013bda:	f7ec fd0d 	bl	80005f8 <__aeabi_dmul>
 8013bde:	ec53 2b19 	vmov	r2, r3, d9
 8013be2:	4606      	mov	r6, r0
 8013be4:	460f      	mov	r7, r1
 8013be6:	4620      	mov	r0, r4
 8013be8:	4629      	mov	r1, r5
 8013bea:	f7ec fb4d 	bl	8000288 <__aeabi_dsub>
 8013bee:	4602      	mov	r2, r0
 8013bf0:	460b      	mov	r3, r1
 8013bf2:	4640      	mov	r0, r8
 8013bf4:	4649      	mov	r1, r9
 8013bf6:	f7ec fb47 	bl	8000288 <__aeabi_dsub>
 8013bfa:	a371      	add	r3, pc, #452	; (adr r3, 8013dc0 <__ieee754_pow+0xa00>)
 8013bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c00:	f7ec fcfa 	bl	80005f8 <__aeabi_dmul>
 8013c04:	a370      	add	r3, pc, #448	; (adr r3, 8013dc8 <__ieee754_pow+0xa08>)
 8013c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c0a:	4680      	mov	r8, r0
 8013c0c:	4689      	mov	r9, r1
 8013c0e:	4620      	mov	r0, r4
 8013c10:	4629      	mov	r1, r5
 8013c12:	f7ec fcf1 	bl	80005f8 <__aeabi_dmul>
 8013c16:	4602      	mov	r2, r0
 8013c18:	460b      	mov	r3, r1
 8013c1a:	4640      	mov	r0, r8
 8013c1c:	4649      	mov	r1, r9
 8013c1e:	f7ec fb35 	bl	800028c <__adddf3>
 8013c22:	4604      	mov	r4, r0
 8013c24:	460d      	mov	r5, r1
 8013c26:	4602      	mov	r2, r0
 8013c28:	460b      	mov	r3, r1
 8013c2a:	4630      	mov	r0, r6
 8013c2c:	4639      	mov	r1, r7
 8013c2e:	f7ec fb2d 	bl	800028c <__adddf3>
 8013c32:	4632      	mov	r2, r6
 8013c34:	463b      	mov	r3, r7
 8013c36:	4680      	mov	r8, r0
 8013c38:	4689      	mov	r9, r1
 8013c3a:	f7ec fb25 	bl	8000288 <__aeabi_dsub>
 8013c3e:	4602      	mov	r2, r0
 8013c40:	460b      	mov	r3, r1
 8013c42:	4620      	mov	r0, r4
 8013c44:	4629      	mov	r1, r5
 8013c46:	f7ec fb1f 	bl	8000288 <__aeabi_dsub>
 8013c4a:	4642      	mov	r2, r8
 8013c4c:	4606      	mov	r6, r0
 8013c4e:	460f      	mov	r7, r1
 8013c50:	464b      	mov	r3, r9
 8013c52:	4640      	mov	r0, r8
 8013c54:	4649      	mov	r1, r9
 8013c56:	f7ec fccf 	bl	80005f8 <__aeabi_dmul>
 8013c5a:	a35d      	add	r3, pc, #372	; (adr r3, 8013dd0 <__ieee754_pow+0xa10>)
 8013c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c60:	4604      	mov	r4, r0
 8013c62:	460d      	mov	r5, r1
 8013c64:	f7ec fcc8 	bl	80005f8 <__aeabi_dmul>
 8013c68:	a35b      	add	r3, pc, #364	; (adr r3, 8013dd8 <__ieee754_pow+0xa18>)
 8013c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c6e:	f7ec fb0b 	bl	8000288 <__aeabi_dsub>
 8013c72:	4622      	mov	r2, r4
 8013c74:	462b      	mov	r3, r5
 8013c76:	f7ec fcbf 	bl	80005f8 <__aeabi_dmul>
 8013c7a:	a359      	add	r3, pc, #356	; (adr r3, 8013de0 <__ieee754_pow+0xa20>)
 8013c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c80:	f7ec fb04 	bl	800028c <__adddf3>
 8013c84:	4622      	mov	r2, r4
 8013c86:	462b      	mov	r3, r5
 8013c88:	f7ec fcb6 	bl	80005f8 <__aeabi_dmul>
 8013c8c:	a356      	add	r3, pc, #344	; (adr r3, 8013de8 <__ieee754_pow+0xa28>)
 8013c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c92:	f7ec faf9 	bl	8000288 <__aeabi_dsub>
 8013c96:	4622      	mov	r2, r4
 8013c98:	462b      	mov	r3, r5
 8013c9a:	f7ec fcad 	bl	80005f8 <__aeabi_dmul>
 8013c9e:	a354      	add	r3, pc, #336	; (adr r3, 8013df0 <__ieee754_pow+0xa30>)
 8013ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ca4:	f7ec faf2 	bl	800028c <__adddf3>
 8013ca8:	4622      	mov	r2, r4
 8013caa:	462b      	mov	r3, r5
 8013cac:	f7ec fca4 	bl	80005f8 <__aeabi_dmul>
 8013cb0:	4602      	mov	r2, r0
 8013cb2:	460b      	mov	r3, r1
 8013cb4:	4640      	mov	r0, r8
 8013cb6:	4649      	mov	r1, r9
 8013cb8:	f7ec fae6 	bl	8000288 <__aeabi_dsub>
 8013cbc:	4604      	mov	r4, r0
 8013cbe:	460d      	mov	r5, r1
 8013cc0:	4602      	mov	r2, r0
 8013cc2:	460b      	mov	r3, r1
 8013cc4:	4640      	mov	r0, r8
 8013cc6:	4649      	mov	r1, r9
 8013cc8:	f7ec fc96 	bl	80005f8 <__aeabi_dmul>
 8013ccc:	2200      	movs	r2, #0
 8013cce:	ec41 0b19 	vmov	d9, r0, r1
 8013cd2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013cd6:	4620      	mov	r0, r4
 8013cd8:	4629      	mov	r1, r5
 8013cda:	f7ec fad5 	bl	8000288 <__aeabi_dsub>
 8013cde:	4602      	mov	r2, r0
 8013ce0:	460b      	mov	r3, r1
 8013ce2:	ec51 0b19 	vmov	r0, r1, d9
 8013ce6:	f7ec fdb1 	bl	800084c <__aeabi_ddiv>
 8013cea:	4632      	mov	r2, r6
 8013cec:	4604      	mov	r4, r0
 8013cee:	460d      	mov	r5, r1
 8013cf0:	463b      	mov	r3, r7
 8013cf2:	4640      	mov	r0, r8
 8013cf4:	4649      	mov	r1, r9
 8013cf6:	f7ec fc7f 	bl	80005f8 <__aeabi_dmul>
 8013cfa:	4632      	mov	r2, r6
 8013cfc:	463b      	mov	r3, r7
 8013cfe:	f7ec fac5 	bl	800028c <__adddf3>
 8013d02:	4602      	mov	r2, r0
 8013d04:	460b      	mov	r3, r1
 8013d06:	4620      	mov	r0, r4
 8013d08:	4629      	mov	r1, r5
 8013d0a:	f7ec fabd 	bl	8000288 <__aeabi_dsub>
 8013d0e:	4642      	mov	r2, r8
 8013d10:	464b      	mov	r3, r9
 8013d12:	f7ec fab9 	bl	8000288 <__aeabi_dsub>
 8013d16:	460b      	mov	r3, r1
 8013d18:	4602      	mov	r2, r0
 8013d1a:	4939      	ldr	r1, [pc, #228]	; (8013e00 <__ieee754_pow+0xa40>)
 8013d1c:	2000      	movs	r0, #0
 8013d1e:	f7ec fab3 	bl	8000288 <__aeabi_dsub>
 8013d22:	ec41 0b10 	vmov	d0, r0, r1
 8013d26:	ee10 3a90 	vmov	r3, s1
 8013d2a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8013d2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013d32:	da2b      	bge.n	8013d8c <__ieee754_pow+0x9cc>
 8013d34:	4650      	mov	r0, sl
 8013d36:	f000 f86f 	bl	8013e18 <scalbn>
 8013d3a:	ec51 0b10 	vmov	r0, r1, d0
 8013d3e:	ec53 2b18 	vmov	r2, r3, d8
 8013d42:	f7ff bbee 	b.w	8013522 <__ieee754_pow+0x162>
 8013d46:	4b2f      	ldr	r3, [pc, #188]	; (8013e04 <__ieee754_pow+0xa44>)
 8013d48:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8013d4c:	429e      	cmp	r6, r3
 8013d4e:	f77f af0d 	ble.w	8013b6c <__ieee754_pow+0x7ac>
 8013d52:	4b2d      	ldr	r3, [pc, #180]	; (8013e08 <__ieee754_pow+0xa48>)
 8013d54:	440b      	add	r3, r1
 8013d56:	4303      	orrs	r3, r0
 8013d58:	d009      	beq.n	8013d6e <__ieee754_pow+0x9ae>
 8013d5a:	ec51 0b18 	vmov	r0, r1, d8
 8013d5e:	2200      	movs	r2, #0
 8013d60:	2300      	movs	r3, #0
 8013d62:	f7ec febb 	bl	8000adc <__aeabi_dcmplt>
 8013d66:	3800      	subs	r0, #0
 8013d68:	bf18      	it	ne
 8013d6a:	2001      	movne	r0, #1
 8013d6c:	e448      	b.n	8013600 <__ieee754_pow+0x240>
 8013d6e:	4622      	mov	r2, r4
 8013d70:	462b      	mov	r3, r5
 8013d72:	f7ec fa89 	bl	8000288 <__aeabi_dsub>
 8013d76:	4642      	mov	r2, r8
 8013d78:	464b      	mov	r3, r9
 8013d7a:	f7ec fec3 	bl	8000b04 <__aeabi_dcmpge>
 8013d7e:	2800      	cmp	r0, #0
 8013d80:	f43f aef4 	beq.w	8013b6c <__ieee754_pow+0x7ac>
 8013d84:	e7e9      	b.n	8013d5a <__ieee754_pow+0x99a>
 8013d86:	f04f 0a00 	mov.w	sl, #0
 8013d8a:	e71a      	b.n	8013bc2 <__ieee754_pow+0x802>
 8013d8c:	ec51 0b10 	vmov	r0, r1, d0
 8013d90:	4619      	mov	r1, r3
 8013d92:	e7d4      	b.n	8013d3e <__ieee754_pow+0x97e>
 8013d94:	491a      	ldr	r1, [pc, #104]	; (8013e00 <__ieee754_pow+0xa40>)
 8013d96:	2000      	movs	r0, #0
 8013d98:	f7ff bb31 	b.w	80133fe <__ieee754_pow+0x3e>
 8013d9c:	2000      	movs	r0, #0
 8013d9e:	2100      	movs	r1, #0
 8013da0:	f7ff bb2d 	b.w	80133fe <__ieee754_pow+0x3e>
 8013da4:	4630      	mov	r0, r6
 8013da6:	4639      	mov	r1, r7
 8013da8:	f7ff bb29 	b.w	80133fe <__ieee754_pow+0x3e>
 8013dac:	9204      	str	r2, [sp, #16]
 8013dae:	f7ff bb7b 	b.w	80134a8 <__ieee754_pow+0xe8>
 8013db2:	2300      	movs	r3, #0
 8013db4:	f7ff bb65 	b.w	8013482 <__ieee754_pow+0xc2>
 8013db8:	00000000 	.word	0x00000000
 8013dbc:	3fe62e43 	.word	0x3fe62e43
 8013dc0:	fefa39ef 	.word	0xfefa39ef
 8013dc4:	3fe62e42 	.word	0x3fe62e42
 8013dc8:	0ca86c39 	.word	0x0ca86c39
 8013dcc:	be205c61 	.word	0xbe205c61
 8013dd0:	72bea4d0 	.word	0x72bea4d0
 8013dd4:	3e663769 	.word	0x3e663769
 8013dd8:	c5d26bf1 	.word	0xc5d26bf1
 8013ddc:	3ebbbd41 	.word	0x3ebbbd41
 8013de0:	af25de2c 	.word	0xaf25de2c
 8013de4:	3f11566a 	.word	0x3f11566a
 8013de8:	16bebd93 	.word	0x16bebd93
 8013dec:	3f66c16c 	.word	0x3f66c16c
 8013df0:	5555553e 	.word	0x5555553e
 8013df4:	3fc55555 	.word	0x3fc55555
 8013df8:	3fe00000 	.word	0x3fe00000
 8013dfc:	fff00000 	.word	0xfff00000
 8013e00:	3ff00000 	.word	0x3ff00000
 8013e04:	4090cbff 	.word	0x4090cbff
 8013e08:	3f6f3400 	.word	0x3f6f3400
 8013e0c:	652b82fe 	.word	0x652b82fe
 8013e10:	3c971547 	.word	0x3c971547
 8013e14:	00000000 	.word	0x00000000

08013e18 <scalbn>:
 8013e18:	b570      	push	{r4, r5, r6, lr}
 8013e1a:	ec55 4b10 	vmov	r4, r5, d0
 8013e1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8013e22:	4606      	mov	r6, r0
 8013e24:	462b      	mov	r3, r5
 8013e26:	b999      	cbnz	r1, 8013e50 <scalbn+0x38>
 8013e28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013e2c:	4323      	orrs	r3, r4
 8013e2e:	d03f      	beq.n	8013eb0 <scalbn+0x98>
 8013e30:	4b35      	ldr	r3, [pc, #212]	; (8013f08 <scalbn+0xf0>)
 8013e32:	4629      	mov	r1, r5
 8013e34:	ee10 0a10 	vmov	r0, s0
 8013e38:	2200      	movs	r2, #0
 8013e3a:	f7ec fbdd 	bl	80005f8 <__aeabi_dmul>
 8013e3e:	4b33      	ldr	r3, [pc, #204]	; (8013f0c <scalbn+0xf4>)
 8013e40:	429e      	cmp	r6, r3
 8013e42:	4604      	mov	r4, r0
 8013e44:	460d      	mov	r5, r1
 8013e46:	da10      	bge.n	8013e6a <scalbn+0x52>
 8013e48:	a327      	add	r3, pc, #156	; (adr r3, 8013ee8 <scalbn+0xd0>)
 8013e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e4e:	e01f      	b.n	8013e90 <scalbn+0x78>
 8013e50:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8013e54:	4291      	cmp	r1, r2
 8013e56:	d10c      	bne.n	8013e72 <scalbn+0x5a>
 8013e58:	ee10 2a10 	vmov	r2, s0
 8013e5c:	4620      	mov	r0, r4
 8013e5e:	4629      	mov	r1, r5
 8013e60:	f7ec fa14 	bl	800028c <__adddf3>
 8013e64:	4604      	mov	r4, r0
 8013e66:	460d      	mov	r5, r1
 8013e68:	e022      	b.n	8013eb0 <scalbn+0x98>
 8013e6a:	460b      	mov	r3, r1
 8013e6c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8013e70:	3936      	subs	r1, #54	; 0x36
 8013e72:	f24c 3250 	movw	r2, #50000	; 0xc350
 8013e76:	4296      	cmp	r6, r2
 8013e78:	dd0d      	ble.n	8013e96 <scalbn+0x7e>
 8013e7a:	2d00      	cmp	r5, #0
 8013e7c:	a11c      	add	r1, pc, #112	; (adr r1, 8013ef0 <scalbn+0xd8>)
 8013e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e82:	da02      	bge.n	8013e8a <scalbn+0x72>
 8013e84:	a11c      	add	r1, pc, #112	; (adr r1, 8013ef8 <scalbn+0xe0>)
 8013e86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e8a:	a319      	add	r3, pc, #100	; (adr r3, 8013ef0 <scalbn+0xd8>)
 8013e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e90:	f7ec fbb2 	bl	80005f8 <__aeabi_dmul>
 8013e94:	e7e6      	b.n	8013e64 <scalbn+0x4c>
 8013e96:	1872      	adds	r2, r6, r1
 8013e98:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013e9c:	428a      	cmp	r2, r1
 8013e9e:	dcec      	bgt.n	8013e7a <scalbn+0x62>
 8013ea0:	2a00      	cmp	r2, #0
 8013ea2:	dd08      	ble.n	8013eb6 <scalbn+0x9e>
 8013ea4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013ea8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013eac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013eb0:	ec45 4b10 	vmov	d0, r4, r5
 8013eb4:	bd70      	pop	{r4, r5, r6, pc}
 8013eb6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013eba:	da08      	bge.n	8013ece <scalbn+0xb6>
 8013ebc:	2d00      	cmp	r5, #0
 8013ebe:	a10a      	add	r1, pc, #40	; (adr r1, 8013ee8 <scalbn+0xd0>)
 8013ec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ec4:	dac0      	bge.n	8013e48 <scalbn+0x30>
 8013ec6:	a10e      	add	r1, pc, #56	; (adr r1, 8013f00 <scalbn+0xe8>)
 8013ec8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ecc:	e7bc      	b.n	8013e48 <scalbn+0x30>
 8013ece:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013ed2:	3236      	adds	r2, #54	; 0x36
 8013ed4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013ed8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013edc:	4620      	mov	r0, r4
 8013ede:	4b0c      	ldr	r3, [pc, #48]	; (8013f10 <scalbn+0xf8>)
 8013ee0:	2200      	movs	r2, #0
 8013ee2:	e7d5      	b.n	8013e90 <scalbn+0x78>
 8013ee4:	f3af 8000 	nop.w
 8013ee8:	c2f8f359 	.word	0xc2f8f359
 8013eec:	01a56e1f 	.word	0x01a56e1f
 8013ef0:	8800759c 	.word	0x8800759c
 8013ef4:	7e37e43c 	.word	0x7e37e43c
 8013ef8:	8800759c 	.word	0x8800759c
 8013efc:	fe37e43c 	.word	0xfe37e43c
 8013f00:	c2f8f359 	.word	0xc2f8f359
 8013f04:	81a56e1f 	.word	0x81a56e1f
 8013f08:	43500000 	.word	0x43500000
 8013f0c:	ffff3cb0 	.word	0xffff3cb0
 8013f10:	3c900000 	.word	0x3c900000

08013f14 <with_errno>:
 8013f14:	b570      	push	{r4, r5, r6, lr}
 8013f16:	4604      	mov	r4, r0
 8013f18:	460d      	mov	r5, r1
 8013f1a:	4616      	mov	r6, r2
 8013f1c:	f7fa fc66 	bl	800e7ec <__errno>
 8013f20:	4629      	mov	r1, r5
 8013f22:	6006      	str	r6, [r0, #0]
 8013f24:	4620      	mov	r0, r4
 8013f26:	bd70      	pop	{r4, r5, r6, pc}

08013f28 <xflow>:
 8013f28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013f2a:	4614      	mov	r4, r2
 8013f2c:	461d      	mov	r5, r3
 8013f2e:	b108      	cbz	r0, 8013f34 <xflow+0xc>
 8013f30:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013f34:	e9cd 2300 	strd	r2, r3, [sp]
 8013f38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f3c:	4620      	mov	r0, r4
 8013f3e:	4629      	mov	r1, r5
 8013f40:	f7ec fb5a 	bl	80005f8 <__aeabi_dmul>
 8013f44:	2222      	movs	r2, #34	; 0x22
 8013f46:	b003      	add	sp, #12
 8013f48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013f4c:	f7ff bfe2 	b.w	8013f14 <with_errno>

08013f50 <__math_uflow>:
 8013f50:	b508      	push	{r3, lr}
 8013f52:	2200      	movs	r2, #0
 8013f54:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013f58:	f7ff ffe6 	bl	8013f28 <xflow>
 8013f5c:	ec41 0b10 	vmov	d0, r0, r1
 8013f60:	bd08      	pop	{r3, pc}

08013f62 <__math_oflow>:
 8013f62:	b508      	push	{r3, lr}
 8013f64:	2200      	movs	r2, #0
 8013f66:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8013f6a:	f7ff ffdd 	bl	8013f28 <xflow>
 8013f6e:	ec41 0b10 	vmov	d0, r0, r1
 8013f72:	bd08      	pop	{r3, pc}

08013f74 <_init>:
 8013f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f76:	bf00      	nop
 8013f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f7a:	bc08      	pop	{r3}
 8013f7c:	469e      	mov	lr, r3
 8013f7e:	4770      	bx	lr

08013f80 <_fini>:
 8013f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f82:	bf00      	nop
 8013f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f86:	bc08      	pop	{r3}
 8013f88:	469e      	mov	lr, r3
 8013f8a:	4770      	bx	lr
