{"Swagath Venkataramani": [0, ["Quality programmable vector processors for approximate computing", ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2540708.2540710", "micro", 2013]], "Vinay K. Chippa": [0, ["Quality programmable vector processors for approximate computing", ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2540708.2540710", "micro", 2013]], "Srimat T. Chakradhar": [0, ["Quality programmable vector processors for approximate computing", ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2540708.2540710", "micro", 2013]], "Kaushik Roy": [0, ["Quality programmable vector processors for approximate computing", ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2540708.2540710", "micro", 2013]], "Anand Raghunathan": [0, ["Quality programmable vector processors for approximate computing", ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2540708.2540710", "micro", 2013]], "Mehrzad Samadi": [0, ["SAGE: self-tuning approximation for graphics engines", ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540711", "micro", 2013]], "Janghaeng Lee": [0.9999387562274933, ["SAGE: self-tuning approximation for graphics engines", ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540711", "micro", 2013]], "Davoud Anoushe Jamshidi": [0, ["SAGE: self-tuning approximation for graphics engines", ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540711", "micro", 2013]], "Amir Hormati": [0, ["SAGE: self-tuning approximation for graphics engines", ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540711", "micro", 2013]], "Scott A. Mahlke": [0, ["SAGE: self-tuning approximation for graphics engines", ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540711", "micro", 2013], ["Trace based phase prediction for tightly-coupled heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540746", "micro", 2013]], "Adrian Sampson": [0, ["Approximate storage in solid-state memories", ["Adrian Sampson", "Jacob Nelson", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1145/2540708.2540712", "micro", 2013]], "Jacob Nelson": [0, ["Approximate storage in solid-state memories", ["Adrian Sampson", "Jacob Nelson", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1145/2540708.2540712", "micro", 2013]], "Karin Strauss": [0, ["Approximate storage in solid-state memories", ["Adrian Sampson", "Jacob Nelson", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1145/2540708.2540712", "micro", 2013]], "Luis Ceze": [0, ["Approximate storage in solid-state memories", ["Adrian Sampson", "Jacob Nelson", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1145/2540708.2540712", "micro", 2013]], "Yuya Kora": [0, ["MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP", ["Yuya Kora", "Kyohei Yamaguchi", "Hideki Ando"], "https://doi.org/10.1145/2540708.2540713", "micro", 2013]], "Kyohei Yamaguchi": [0, ["MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP", ["Yuya Kora", "Kyohei Yamaguchi", "Hideki Ando"], "https://doi.org/10.1145/2540708.2540713", "micro", 2013]], "Hideki Ando": [0, ["MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP", ["Yuya Kora", "Kyohei Yamaguchi", "Hideki Ando"], "https://doi.org/10.1145/2540708.2540713", "micro", 2013]], "Andreas Sembrant": [0, ["TLC: a tag-less cache for reducing dynamic first level cache energy", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1145/2540708.2540714", "micro", 2013]], "Erik Hagersten": [0, ["TLC: a tag-less cache for reducing dynamic first level cache energy", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1145/2540708.2540714", "micro", 2013]], "David Black-Schaffer": [0, ["TLC: a tag-less cache for reducing dynamic first level cache energy", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1145/2540708.2540714", "micro", 2013]], "Somayeh Sardashti": [0, ["Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching", ["Somayeh Sardashti", "David A. Wood"], "https://doi.org/10.1145/2540708.2540715", "micro", 2013]], "David A. Wood": [0, ["Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching", ["Somayeh Sardashti", "David A. Wood"], "https://doi.org/10.1145/2540708.2540715", "micro", 2013], ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Syed Zohaib Gilani": [0, ["Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1145/2540708.2540716", "micro", 2013]], "Nam Sung Kim": [0.9872660338878632, ["Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1145/2540708.2540716", "micro", 2013]], "Michael J. Schulte": [0, ["Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1145/2540708.2540716", "micro", 2013]], "Minsoo Rhu": [1, ["A locality-aware memory hierarchy for energy-efficient GPU architectures", ["Minsoo Rhu", "Michael B. Sullivan", "Jingwen Leng", "Mattan Erez"], "https://doi.org/10.1145/2540708.2540717", "micro", 2013]], "Michael B. Sullivan": [0, ["A locality-aware memory hierarchy for energy-efficient GPU architectures", ["Minsoo Rhu", "Michael B. Sullivan", "Jingwen Leng", "Mattan Erez"], "https://doi.org/10.1145/2540708.2540717", "micro", 2013]], "Jingwen Leng": [0, ["A locality-aware memory hierarchy for energy-efficient GPU architectures", ["Minsoo Rhu", "Michael B. Sullivan", "Jingwen Leng", "Mattan Erez"], "https://doi.org/10.1145/2540708.2540717", "micro", 2013]], "Mattan Erez": [0, ["A locality-aware memory hierarchy for energy-efficient GPU architectures", ["Minsoo Rhu", "Michael B. Sullivan", "Jingwen Leng", "Mattan Erez"], "https://doi.org/10.1145/2540708.2540717", "micro", 2013]], "Timothy G. Rogers": [0, ["Divergence-aware warp scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540718", "micro", 2013]], "Mike OConnor": [0, ["Divergence-aware warp scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540718", "micro", 2013]], "Tor M. Aamodt": [0, ["Divergence-aware warp scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540718", "micro", 2013], ["Energy efficient GPU transactional memory via space-time optimizations", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540743", "micro", 2013]], "Mohammad Abdel-Majeed": [0, ["Warped gates: gating aware scheduling and power gating for GPGPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1145/2540708.2540719", "micro", 2013]], "Daniel Wong": [0, ["Warped gates: gating aware scheduling and power gating for GPGPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1145/2540708.2540719", "micro", 2013]], "Murali Annavaram": [0, ["Warped gates: gating aware scheduling and power gating for GPGPUs", ["Mohammad Abdel-Majeed", "Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1145/2540708.2540719", "micro", 2013]], "Raghuraman Balasubramanian": [0, ["Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection", ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2540708.2540720", "micro", 2013]], "Karthikeyan Sankaralingam": [0, ["Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection", ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2540708.2540720", "micro", 2013]], "Hyungjun Kim": [0.9916885048151016, ["Use it or lose it: wear-out and lifetime in future chip multiprocessors", ["Hyungjun Kim", "Arseniy Vitkovskiy", "Paul V. Gratz", "Vassos Soteriou"], "https://doi.org/10.1145/2540708.2540721", "micro", 2013]], "Arseniy Vitkovskiy": [0, ["Use it or lose it: wear-out and lifetime in future chip multiprocessors", ["Hyungjun Kim", "Arseniy Vitkovskiy", "Paul V. Gratz", "Vassos Soteriou"], "https://doi.org/10.1145/2540708.2540721", "micro", 2013]], "Paul V. Gratz": [0, ["Use it or lose it: wear-out and lifetime in future chip multiprocessors", ["Hyungjun Kim", "Arseniy Vitkovskiy", "Paul V. Gratz", "Vassos Soteriou"], "https://doi.org/10.1145/2540708.2540721", "micro", 2013]], "Vassos Soteriou": [0, ["Use it or lose it: wear-out and lifetime in future chip multiprocessors", ["Hyungjun Kim", "Arseniy Vitkovskiy", "Paul V. Gratz", "Vassos Soteriou"], "https://doi.org/10.1145/2540708.2540721", "micro", 2013]], "Ritesh Parikh": [0, ["uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults", ["Ritesh Parikh", "Valeria Bertacco"], "https://doi.org/10.1145/2540708.2540722", "micro", 2013]], "Valeria Bertacco": [0, ["uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults", ["Ritesh Parikh", "Valeria Bertacco"], "https://doi.org/10.1145/2540708.2540722", "micro", 2013]], "Yiannakis Sazeides": [0, ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", "micro", 2013]], "Emre Ozer": [0, ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", "micro", 2013]], "Danny Kershaw": [0, ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", "micro", 2013]], "Panagiota Nikolaou": [0, ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", "micro", 2013]], "Marios Kleanthous": [0, ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", "micro", 2013]], "Jaume Abella": [0, ["Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes", ["Yiannakis Sazeides", "Emre Ozer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "https://doi.org/10.1145/2540708.2540723", "micro", 2013]], "Gennady Pekhimenko": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Vivek Seshadri": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Yoongu Kim": [0.9984750747680664, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Hongyi Xin": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013]], "Onur Mutlu": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Phillip B. Gibbons": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Michael A. Kozuch": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Todd C. Mowry": [0, ["Linearly compressed pages: a low-complexity, low-latency main memory compression framework", ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540724", "micro", 2013], ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Chris Fallin": [0, ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Donghyuk Lee": [0.9880758374929428, ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Rachata Ausavarungnirun": [0, ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Yixin Luo": [0, ["RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization", ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1145/2540708.2540725", "micro", 2013]], "Manjunath Shevgoor": [0, ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", "micro", 2013]], "Jung-Sik Kim": [0.9507650583982468, ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", "micro", 2013]], "Niladrish Chatterjee": [0, ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", "micro", 2013]], "Rajeev Balasubramonian": [0, ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", "micro", 2013]], "Al Davis": [0, ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", "micro", 2013]], "Aniruddha N. Udipi": [0, ["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device", ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "https://doi.org/10.1145/2540708.2540726", "micro", 2013]], "Augusto Vega": [0, ["Crank it up or dial it down: coordinated multiprocessor frequency and folding control", ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "https://doi.org/10.1145/2540708.2540727", "micro", 2013]], "Alper Buyuktosunoglu": [0, ["Crank it up or dial it down: coordinated multiprocessor frequency and folding control", ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "https://doi.org/10.1145/2540708.2540727", "micro", 2013]], "Heather Hanson": [0, ["Crank it up or dial it down: coordinated multiprocessor frequency and folding control", ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "https://doi.org/10.1145/2540708.2540727", "micro", 2013]], "Pradip Bose": [0, ["Crank it up or dial it down: coordinated multiprocessor frequency and folding control", ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "https://doi.org/10.1145/2540708.2540727", "micro", 2013]], "Srinivasan Ramani": [0, ["Crank it up or dial it down: coordinated multiprocessor frequency and folding control", ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "https://doi.org/10.1145/2540708.2540727", "micro", 2013]], "Arslan Zulfiqar": [0, ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", "micro", 2013]], "Pranay Koka": [0, ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", "micro", 2013]], "Herb Schwetman": [0, ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", "micro", 2013]], "Mikko H. Lipasti": [0, ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", "micro", 2013]], "Xuezhe Zheng": [0, ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", "micro", 2013]], "Ashok V. Krishnamoorthy": [0, ["Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects", ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/2540708.2540728", "micro", 2013]], "Mahdi Nazm Bojnordi": [0, ["DESC: energy-efficient data exchange using synchronized counters", ["Mahdi Nazm Bojnordi", "Engin Ipek"], "https://doi.org/10.1145/2540708.2540729", "micro", 2013]], "Engin Ipek": [0, ["DESC: energy-efficient data exchange using synchronized counters", ["Mahdi Nazm Bojnordi", "Engin Ipek"], "https://doi.org/10.1145/2540708.2540729", "micro", 2013]], "Akanksha Jain": [0, ["Linearizing irregular memory accesses for improved correlated prefetching", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1145/2540708.2540730", "micro", 2013]], "Calvin Lin": [0, ["Linearizing irregular memory accesses for improved correlated prefetching", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1145/2540708.2540730", "micro", 2013]], "Aasheesh Kolli": [0, ["RDIP: return-address-stack directed instruction prefetching", ["Aasheesh Kolli", "Ali G. Saidi", "Thomas F. Wenisch"], "https://doi.org/10.1145/2540708.2540731", "micro", 2013]], "Ali G. Saidi": [0, ["RDIP: return-address-stack directed instruction prefetching", ["Aasheesh Kolli", "Ali G. Saidi", "Thomas F. Wenisch"], "https://doi.org/10.1145/2540708.2540731", "micro", 2013]], "Thomas F. Wenisch": [0, ["RDIP: return-address-stack directed instruction prefetching", ["Aasheesh Kolli", "Ali G. Saidi", "Thomas F. Wenisch"], "https://doi.org/10.1145/2540708.2540731", "micro", 2013]], "Cansu Kaynak": [0, ["SHIFT: shared history instruction fetch for lean-core server processors", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2540708.2540732", "micro", 2013]], "Boris Grot": [0, ["SHIFT: shared history instruction fetch for lean-core server processors", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2540708.2540732", "micro", 2013], ["Meet the walkers: accelerating index traversals for in-memory databases", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", "micro", 2013]], "Babak Falsafi": [0, ["SHIFT: shared history instruction fetch for lean-core server processors", ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1145/2540708.2540732", "micro", 2013], ["Multi-grain coherence directories", ["Jason Zebchuk", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1145/2540708.2540739", "micro", 2013], ["Meet the walkers: accelerating index traversals for in-memory databases", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", "micro", 2013]], "Daniel A. Jimenez": [0, ["Insertion and promotion for tree-based PseudoLRU last-level caches", ["Daniel A. Jimenez"], "https://doi.org/10.1145/2540708.2540733", "micro", 2013]], "Abhisek Pan": [0, ["Imbalanced cache partitioning for balanced data-parallel programs", ["Abhisek Pan", "Vijay S. Pai"], "https://doi.org/10.1145/2540708.2540734", "micro", 2013]], "Vijay S. Pai": [1.395970139483893e-08, ["Imbalanced cache partitioning for balanced data-parallel programs", ["Abhisek Pan", "Vijay S. Pai"], "https://doi.org/10.1145/2540708.2540734", "micro", 2013]], "Jorge Albericio": [0, ["The reuse cache: downsizing the shared last-level cache", ["Jorge Albericio", "Pablo Ibanez", "Victor Vinals", "Jose M. Llaberia"], "https://doi.org/10.1145/2540708.2540735", "micro", 2013]], "Pablo Ibanez": [0, ["The reuse cache: downsizing the shared last-level cache", ["Jorge Albericio", "Pablo Ibanez", "Victor Vinals", "Jose M. Llaberia"], "https://doi.org/10.1145/2540708.2540735", "micro", 2013]], "Victor Vinals": [0, ["The reuse cache: downsizing the shared last-level cache", ["Jorge Albericio", "Pablo Ibanez", "Victor Vinals", "Jose M. Llaberia"], "https://doi.org/10.1145/2540708.2540735", "micro", 2013]], "Jose M. Llaberia": [0, ["The reuse cache: downsizing the shared last-level cache", ["Jorge Albericio", "Pablo Ibanez", "Victor Vinals", "Jose M. Llaberia"], "https://doi.org/10.1145/2540708.2540735", "micro", 2013]], "Chao Li": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Yang Hu": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Ruijin Zhou": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Ming Liu": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Longjun Liu": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Jingling Yuan": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Tao Li": [0, ["Enabling datacenter servers to scale out economically and sustainably", ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2540708.2540736", "micro", 2013]], "Timothy Creech": [0, ["Efficient multiprogramming for multicores with SCAF", ["Timothy Creech", "Aparna Kotha", "Rajeev Barua"], "https://doi.org/10.1145/2540708.2540737", "micro", 2013]], "Aparna Kotha": [0, ["Efficient multiprogramming for multicores with SCAF", ["Timothy Creech", "Aparna Kotha", "Rajeev Barua"], "https://doi.org/10.1145/2540708.2540737", "micro", 2013]], "Rajeev Barua": [0, ["Efficient multiprogramming for multicores with SCAF", ["Timothy Creech", "Aparna Kotha", "Rajeev Barua"], "https://doi.org/10.1145/2540708.2540737", "micro", 2013]], "Hongbo Rong": [0, ["Allocating rotating registers by scheduling", ["Hongbo Rong", "Hyunchul Park", "Cheng Wang", "Youfeng Wu"], "https://doi.org/10.1145/2540708.2540738", "micro", 2013]], "Hyunchul Park": [0.999739021062851, ["Allocating rotating registers by scheduling", ["Hongbo Rong", "Hyunchul Park", "Cheng Wang", "Youfeng Wu"], "https://doi.org/10.1145/2540708.2540738", "micro", 2013]], "Cheng Wang": [0.0026509094168432057, ["Allocating rotating registers by scheduling", ["Hongbo Rong", "Hyunchul Park", "Cheng Wang", "Youfeng Wu"], "https://doi.org/10.1145/2540708.2540738", "micro", 2013]], "Youfeng Wu": [1.002183125820011e-06, ["Allocating rotating registers by scheduling", ["Hongbo Rong", "Hyunchul Park", "Cheng Wang", "Youfeng Wu"], "https://doi.org/10.1145/2540708.2540738", "micro", 2013]], "Jason Zebchuk": [0, ["Multi-grain coherence directories", ["Jason Zebchuk", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1145/2540708.2540739", "micro", 2013]], "Andreas Moshovos": [0, ["Multi-grain coherence directories", ["Jason Zebchuk", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1145/2540708.2540739", "micro", 2013]], "Xuehai Qian": [0, ["BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment", ["Xuehai Qian", "Josep Torrellas", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1145/2540708.2540740", "micro", 2013]], "Josep Torrellas": [0, ["BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment", ["Xuehai Qian", "Josep Torrellas", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1145/2540708.2540740", "micro", 2013]], "Benjamin Sahelices": [0, ["BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment", ["Xuehai Qian", "Josep Torrellas", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1145/2540708.2540740", "micro", 2013]], "Depei Qian": [0, ["BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment", ["Xuehai Qian", "Josep Torrellas", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1145/2540708.2540740", "micro", 2013]], "Abhishek Bhattacharjee": [0, ["Large-reach memory management unit caches", ["Abhishek Bhattacharjee"], "https://doi.org/10.1145/2540708.2540741", "micro", 2013]], "Jayesh Gaur": [0, ["Efficient management of last-level caches in graphics processors for 3D scene rendering workloads", ["Jayesh Gaur", "Raghuram Srinivasan", "Sreenivas Subramoney", "Mainak Chaudhuri"], "https://doi.org/10.1145/2540708.2540742", "micro", 2013]], "Raghuram Srinivasan": [0, ["Efficient management of last-level caches in graphics processors for 3D scene rendering workloads", ["Jayesh Gaur", "Raghuram Srinivasan", "Sreenivas Subramoney", "Mainak Chaudhuri"], "https://doi.org/10.1145/2540708.2540742", "micro", 2013]], "Sreenivas Subramoney": [0, ["Efficient management of last-level caches in graphics processors for 3D scene rendering workloads", ["Jayesh Gaur", "Raghuram Srinivasan", "Sreenivas Subramoney", "Mainak Chaudhuri"], "https://doi.org/10.1145/2540708.2540742", "micro", 2013]], "Mainak Chaudhuri": [0, ["Efficient management of last-level caches in graphics processors for 3D scene rendering workloads", ["Jayesh Gaur", "Raghuram Srinivasan", "Sreenivas Subramoney", "Mainak Chaudhuri"], "https://doi.org/10.1145/2540708.2540742", "micro", 2013]], "Wilson W. L. Fung": [0, ["Energy efficient GPU transactional memory via space-time optimizations", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1145/2540708.2540743", "micro", 2013]], "Jishen Zhao": [0, ["Kiln: closing the performance gap between systems with and without persistence support", ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1145/2540708.2540744", "micro", 2013]], "Sheng Li": [0, ["Kiln: closing the performance gap between systems with and without persistence support", ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1145/2540708.2540744", "micro", 2013]], "Doe Hyun Yoon": [0.990086242556572, ["Kiln: closing the performance gap between systems with and without persistence support", ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1145/2540708.2540744", "micro", 2013]], "Yuan Xie": [0, ["Kiln: closing the performance gap between systems with and without persistence support", ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1145/2540708.2540744", "micro", 2013]], "Norman P. Jouppi": [0, ["Kiln: closing the performance gap between systems with and without persistence support", ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1145/2540708.2540744", "micro", 2013]], "Jie Fan": [0, ["Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory", ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "https://doi.org/10.1145/2540708.2540745", "micro", 2013]], "Song Jiang": [0, ["Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory", ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "https://doi.org/10.1145/2540708.2540745", "micro", 2013]], "Jiwu Shu": [0, ["Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory", ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "https://doi.org/10.1145/2540708.2540745", "micro", 2013]], "Youhui Zhang": [0, ["Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory", ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "https://doi.org/10.1145/2540708.2540745", "micro", 2013]], "Weimin Zhen": [0, ["Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory", ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "https://doi.org/10.1145/2540708.2540745", "micro", 2013]], "Shruti Padmanabha": [0, ["Trace based phase prediction for tightly-coupled heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540746", "micro", 2013]], "Andrew Lukefahr": [0, ["Trace based phase prediction for tightly-coupled heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540746", "micro", 2013]], "Reetuparna Das": [0, ["Trace based phase prediction for tightly-coupled heterogeneous cores", ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "https://doi.org/10.1145/2540708.2540746", "micro", 2013]], "Jason Power": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Arkaprava Basu": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Junli Gu": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Sooraj Puthoor": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Bradford M. Beckmann": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Mark D. Hill": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Steven K. Reinhardt": [0, ["Heterogeneous system coherence for integrated CPU-GPU systems", ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1145/2540708.2540747", "micro", 2013]], "Yusuf Onur Kocberber": [0, ["Meet the walkers: accelerating index traversals for in-memory databases", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", "micro", 2013]], "Javier Picorel": [0, ["Meet the walkers: accelerating index traversals for in-memory databases", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", "micro", 2013]], "Kevin T. Lim": [1.5397247807413805e-05, ["Meet the walkers: accelerating index traversals for in-memory databases", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", "micro", 2013]], "Parthasarathy Ranganathan": [0, ["Meet the walkers: accelerating index traversals for in-memory databases", ["Yusuf Onur Kocberber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "https://doi.org/10.1145/2540708.2540748", "micro", 2013]]}