Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e609298df5ea4102b14d44dd65151b29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_reactTimerResultCore_behav xil_defaultlib.TB_reactTimerResultCore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PwmModem(COUNTER_DELAY=8'b0)
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.decimalToBcd
Compiling module xil_defaultlib.clockDivider(THRESHOLD=4)
Compiling module xil_defaultlib.actionRetarder
Compiling module xil_defaultlib.reactTimerResultCore(BEST_FLASH_...
Compiling module xil_defaultlib.TB_reactTimerResultCore
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_reactTimerResultCore_behav
