// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/15/2018 21:02:55"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_ball (
	CLOCK_50,
	KEY,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	CLOCK_50;
input 	[0:0] KEY;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_controller|Add1~21_sumout ;
wire \vga_controller|Equal2~0_combout ;
wire \vga_controller|Add0~37_sumout ;
wire \vga_controller|Add0~26 ;
wire \vga_controller|Add0~21_sumout ;
wire \vga_controller|Add0~22 ;
wire \vga_controller|Add0~17_sumout ;
wire \vga_controller|Add0~18 ;
wire \vga_controller|Add0~13_sumout ;
wire \vga_controller|Add0~14 ;
wire \vga_controller|Add0~9_sumout ;
wire \vga_controller|Add0~10 ;
wire \vga_controller|Add0~5_sumout ;
wire \vga_controller|Equal0~1_combout ;
wire \vga_controller|Add0~38 ;
wire \vga_controller|Add0~33_sumout ;
wire \vga_controller|Add0~34 ;
wire \vga_controller|Add0~29_sumout ;
wire \vga_controller|Add0~30 ;
wire \vga_controller|Add0~25_sumout ;
wire \vga_controller|Add0~6 ;
wire \vga_controller|Add0~1_sumout ;
wire \vga_controller|Equal0~0_combout ;
wire \vga_controller|h_count[8]~DUPLICATE_q ;
wire \vga_controller|Equal1~0_combout ;
wire \vga_controller|v_count[8]~DUPLICATE_q ;
wire \vga_controller|v_count[7]~DUPLICATE_q ;
wire \vga_controller|Equal2~1_combout ;
wire \vga_controller|Equal2~2_combout ;
wire \vga_controller|Add1~22 ;
wire \vga_controller|Add1~25_sumout ;
wire \vga_controller|Add1~26 ;
wire \vga_controller|Add1~37_sumout ;
wire \vga_controller|Add1~38 ;
wire \vga_controller|Add1~33_sumout ;
wire \vga_controller|Add1~34 ;
wire \vga_controller|Add1~29_sumout ;
wire \vga_controller|Add1~30 ;
wire \vga_controller|Add1~13_sumout ;
wire \vga_controller|Add1~14 ;
wire \vga_controller|Add1~9_sumout ;
wire \vga_controller|Add1~10 ;
wire \vga_controller|Add1~5_sumout ;
wire \vga_controller|Add1~6 ;
wire \vga_controller|Add1~1_sumout ;
wire \vga_controller|Add1~2 ;
wire \vga_controller|Add1~17_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~2 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~18 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~18 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~18 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \vga_controller|v_count[3]~DUPLICATE_q ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~18 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \vga_controller|v_count[2]~DUPLICATE_q ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~18 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \vga_controller|v_count[1]~DUPLICATE_q ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~18 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~14 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~10 ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~9_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~13_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15_combout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_9~17_sumout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_10~18_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_10~14_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_10~10_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_10~6_cout ;
wire \vga_controller|Div1|auto_generated|divider|divider|op_10~1_sumout ;
wire \vga_controller|h_count[7]~DUPLICATE_q ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~6 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \vga_controller|Add2~6 ;
wire \vga_controller|Add2~10 ;
wire \vga_controller|Add2~14 ;
wire \vga_controller|Add2~18 ;
wire \vga_controller|Add2~22 ;
wire \vga_controller|Add2~26 ;
wire \vga_controller|Add2~1_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Add7~41_sumout ;
wire \Add1~21_sumout ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~1_sumout ;
wire \col[5]~DUPLICATE_q ;
wire \conta_linha~0_combout ;
wire \conta_linha~1_combout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~5_sumout ;
wire \line~1_combout ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \line~0_combout ;
wire \Equal1~0_combout ;
wire \proximo_estado.move_bola~0_combout ;
wire \KEY[0]~input_o ;
wire \build_rstn:temp~q ;
wire \rstn~q ;
wire \estado.move_bola~q ;
wire \Equal9~2_combout ;
wire \Equal9~0_combout ;
wire \Equal9~4_combout ;
wire \contador[10]~DUPLICATE_q ;
wire \Equal9~3_combout ;
wire \Selector0~0_combout ;
wire \estado.inicio~q ;
wire \Add7~42 ;
wire \Add7~45_sumout ;
wire \Add7~46 ;
wire \Add7~49_sumout ;
wire \Add7~50 ;
wire \Add7~53_sumout ;
wire \Add7~54 ;
wire \Add7~57_sumout ;
wire \Add7~58 ;
wire \Add7~61_sumout ;
wire \Add7~62 ;
wire \Add7~65_sumout ;
wire \Add7~66 ;
wire \Add7~37_sumout ;
wire \Add7~38 ;
wire \Add7~69_sumout ;
wire \Add7~70 ;
wire \Add7~73_sumout ;
wire \Add7~74 ;
wire \Add7~77_sumout ;
wire \Add7~78 ;
wire \Add7~9_sumout ;
wire \Add7~10 ;
wire \Add7~81_sumout ;
wire \Add7~82 ;
wire \Add7~5_sumout ;
wire \Add7~6 ;
wire \Add7~1_sumout ;
wire \Add7~2 ;
wire \Add7~33_sumout ;
wire \Add7~34 ;
wire \Add7~29_sumout ;
wire \Add7~30 ;
wire \Add7~25_sumout ;
wire \Add7~26 ;
wire \Add7~21_sumout ;
wire \contador[18]~DUPLICATE_q ;
wire \Add7~22 ;
wire \Add7~17_sumout ;
wire \Add7~18 ;
wire \Add7~13_sumout ;
wire \Equal9~1_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \estado.constroi_quadro~q ;
wire \p_atualiza_pos_x:direcao~0_combout ;
wire \p_atualiza_pos_y:direcao~q ;
wire \Add5~21_sumout ;
wire \Add5~10 ;
wire \Add5~13_sumout ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \Add5~18 ;
wire \Add5~2 ;
wire \Add5~5_sumout ;
wire \Equal3~0_combout ;
wire \pos_y[6]~0_combout ;
wire \Add5~22 ;
wire \Add5~25_sumout ;
wire \Add5~26 ;
wire \Add5~9_sumout ;
wire \Equal2~0_combout ;
wire \p_atualiza_pos_y:direcao~0_combout ;
wire \p_atualiza_pos_y:direcao~DUPLICATE_q ;
wire \Add5~1_sumout ;
wire \pixel~0_combout ;
wire \Add3~5_sumout ;
wire \p_atualiza_pos_x:direcao~q ;
wire \Add3~6 ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \Add3~26 ;
wire \Add3~1_sumout ;
wire \Equal5~0_combout ;
wire \pos_x[4]~DUPLICATE_q ;
wire \Equal4~0_combout ;
wire \pos_x[6]~0_combout ;
wire \p_atualiza_pos_x:direcao~1_combout ;
wire \p_atualiza_pos_x:direcao~DUPLICATE_q ;
wire \Add3~9_sumout ;
wire \pixel~3_combout ;
wire \pos_y[0]~DUPLICATE_q ;
wire \pixel~2_combout ;
wire \pixel~1_combout ;
wire \pos_x[3]~DUPLICATE_q ;
wire \pixel~4_combout ;
wire \change_color~0_combout ;
wire \is_border~q ;
wire \color_counter[2]~0_combout ;
wire \color_counter~2_combout ;
wire \color[0]~0_combout ;
wire \color_counter[1]~1_combout ;
wire \color[1]~2_combout ;
wire \pixel[1]~6_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~18 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~18 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~18 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~18 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~18 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \vga_controller|h_count[1]~DUPLICATE_q ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~18 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~14 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~10 ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~9_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_10~18_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_10~14_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_10~10_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_10~6_cout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ;
wire \vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ;
wire \vga_controller|Add2~5_sumout ;
wire \vga_controller|Add2~9_sumout ;
wire \vga_controller|Add2~13_sumout ;
wire \vga_controller|Add2~17_sumout ;
wire \vga_controller|Add2~21_sumout ;
wire \color[2]~1_combout ;
wire \pixel[2]~5_combout ;
wire \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 ;
wire \vga_controller|Add2~25_sumout ;
wire \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \vga_controller|drawarea~0_combout ;
wire \vga_controller|synchronization~0_combout ;
wire \vga_controller|red[0]~0_combout ;
wire \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \vga_controller|green[0]~0_combout ;
wire \color[0]~3_combout ;
wire \pixel[0]~7_combout ;
wire \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \vga_controller|blue[0]~0_combout ;
wire \vga_controller|h_count_d[6]~feeder_combout ;
wire \vga_controller|synchronization~2_combout ;
wire \vga_controller|synchronization~1_combout ;
wire \vga_controller|synchronization~5_combout ;
wire \vga_controller|v_count_d[3]~feeder_combout ;
wire \vga_controller|synchronization~3_combout ;
wire \vga_controller|synchronization~4_combout ;
wire [2:0] color_counter;
wire [6:0] pos_x;
wire [9:0] \vga_controller|v_count ;
wire [1:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node ;
wire [9:0] \vga_controller|h_count ;
wire [0:0] \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire ;
wire [20:0] contador;
wire [9:0] \vga_controller|v_count_d ;
wire [6:0] col;
wire [0:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \vga_controller|h_count_d ;
wire [6:0] line;
wire [0:0] \vga_controller|divider|vga_pll_inst|altera_pll_i|fboutclk_wire ;
wire [2:0] color;
wire [6:0] pos_y;

wire [0:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  = \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout  = \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5  = \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout  = \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  = \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  = \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_controller|synchronization~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_controller|synchronization~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\vga_controller|divider|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga_controller|divider|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \vga_controller|Add1~21 (
// Equation(s):
// \vga_controller|Add1~21_sumout  = SUM(( \vga_controller|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Add1~22  = CARRY(( \vga_controller|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~21_sumout ),
	.cout(\vga_controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~21 .extended_lut = "off";
defparam \vga_controller|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \vga_controller|Equal2~0 (
// Equation(s):
// \vga_controller|Equal2~0_combout  = ( \vga_controller|v_count [2] & ( (\vga_controller|v_count [3] & (!\vga_controller|v_count [0] & !\vga_controller|v_count [1])) ) )

	.dataa(gnd),
	.datab(!\vga_controller|v_count [3]),
	.datac(!\vga_controller|v_count [0]),
	.datad(!\vga_controller|v_count [1]),
	.datae(gnd),
	.dataf(!\vga_controller|v_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Equal2~0 .extended_lut = "off";
defparam \vga_controller|Equal2~0 .lut_mask = 64'h0000000030003000;
defparam \vga_controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N30
cyclonev_lcell_comb \vga_controller|Add0~37 (
// Equation(s):
// \vga_controller|Add0~37_sumout  = SUM(( \vga_controller|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Add0~38  = CARRY(( \vga_controller|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~37_sumout ),
	.cout(\vga_controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~37 .extended_lut = "off";
defparam \vga_controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N39
cyclonev_lcell_comb \vga_controller|Add0~25 (
// Equation(s):
// \vga_controller|Add0~25_sumout  = SUM(( \vga_controller|h_count [3] ) + ( GND ) + ( \vga_controller|Add0~30  ))
// \vga_controller|Add0~26  = CARRY(( \vga_controller|h_count [3] ) + ( GND ) + ( \vga_controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~25_sumout ),
	.cout(\vga_controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~25 .extended_lut = "off";
defparam \vga_controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N42
cyclonev_lcell_comb \vga_controller|Add0~21 (
// Equation(s):
// \vga_controller|Add0~21_sumout  = SUM(( \vga_controller|h_count [4] ) + ( GND ) + ( \vga_controller|Add0~26  ))
// \vga_controller|Add0~22  = CARRY(( \vga_controller|h_count [4] ) + ( GND ) + ( \vga_controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~21_sumout ),
	.cout(\vga_controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~21 .extended_lut = "off";
defparam \vga_controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N43
dffeas \vga_controller|h_count[4] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[4] .is_wysiwyg = "true";
defparam \vga_controller|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N45
cyclonev_lcell_comb \vga_controller|Add0~17 (
// Equation(s):
// \vga_controller|Add0~17_sumout  = SUM(( \vga_controller|h_count [5] ) + ( GND ) + ( \vga_controller|Add0~22  ))
// \vga_controller|Add0~18  = CARRY(( \vga_controller|h_count [5] ) + ( GND ) + ( \vga_controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~17_sumout ),
	.cout(\vga_controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~17 .extended_lut = "off";
defparam \vga_controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N47
dffeas \vga_controller|h_count[5] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[5] .is_wysiwyg = "true";
defparam \vga_controller|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N48
cyclonev_lcell_comb \vga_controller|Add0~13 (
// Equation(s):
// \vga_controller|Add0~13_sumout  = SUM(( \vga_controller|h_count [6] ) + ( GND ) + ( \vga_controller|Add0~18  ))
// \vga_controller|Add0~14  = CARRY(( \vga_controller|h_count [6] ) + ( GND ) + ( \vga_controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~13_sumout ),
	.cout(\vga_controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~13 .extended_lut = "off";
defparam \vga_controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N49
dffeas \vga_controller|h_count[6] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[6] .is_wysiwyg = "true";
defparam \vga_controller|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N51
cyclonev_lcell_comb \vga_controller|Add0~9 (
// Equation(s):
// \vga_controller|Add0~9_sumout  = SUM(( \vga_controller|h_count [7] ) + ( GND ) + ( \vga_controller|Add0~14  ))
// \vga_controller|Add0~10  = CARRY(( \vga_controller|h_count [7] ) + ( GND ) + ( \vga_controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~9_sumout ),
	.cout(\vga_controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~9 .extended_lut = "off";
defparam \vga_controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N53
dffeas \vga_controller|h_count[7] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[7] .is_wysiwyg = "true";
defparam \vga_controller|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N54
cyclonev_lcell_comb \vga_controller|Add0~5 (
// Equation(s):
// \vga_controller|Add0~5_sumout  = SUM(( \vga_controller|h_count [8] ) + ( GND ) + ( \vga_controller|Add0~10  ))
// \vga_controller|Add0~6  = CARRY(( \vga_controller|h_count [8] ) + ( GND ) + ( \vga_controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~5_sumout ),
	.cout(\vga_controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~5 .extended_lut = "off";
defparam \vga_controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N56
dffeas \vga_controller|h_count[8] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[8] .is_wysiwyg = "true";
defparam \vga_controller|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N24
cyclonev_lcell_comb \vga_controller|Equal0~1 (
// Equation(s):
// \vga_controller|Equal0~1_combout  = ( !\vga_controller|h_count [7] & ( (\vga_controller|Equal0~0_combout  & (!\vga_controller|h_count [5] & (\vga_controller|h_count [8] & \vga_controller|h_count [2]))) ) )

	.dataa(!\vga_controller|Equal0~0_combout ),
	.datab(!\vga_controller|h_count [5]),
	.datac(!\vga_controller|h_count [8]),
	.datad(!\vga_controller|h_count [2]),
	.datae(gnd),
	.dataf(!\vga_controller|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Equal0~1 .extended_lut = "off";
defparam \vga_controller|Equal0~1 .lut_mask = 64'h0004000400000000;
defparam \vga_controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N31
dffeas \vga_controller|h_count[0] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[0] .is_wysiwyg = "true";
defparam \vga_controller|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N33
cyclonev_lcell_comb \vga_controller|Add0~33 (
// Equation(s):
// \vga_controller|Add0~33_sumout  = SUM(( \vga_controller|h_count [1] ) + ( GND ) + ( \vga_controller|Add0~38  ))
// \vga_controller|Add0~34  = CARRY(( \vga_controller|h_count [1] ) + ( GND ) + ( \vga_controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~33_sumout ),
	.cout(\vga_controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~33 .extended_lut = "off";
defparam \vga_controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N35
dffeas \vga_controller|h_count[1] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[1] .is_wysiwyg = "true";
defparam \vga_controller|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N36
cyclonev_lcell_comb \vga_controller|Add0~29 (
// Equation(s):
// \vga_controller|Add0~29_sumout  = SUM(( \vga_controller|h_count [2] ) + ( GND ) + ( \vga_controller|Add0~34  ))
// \vga_controller|Add0~30  = CARRY(( \vga_controller|h_count [2] ) + ( GND ) + ( \vga_controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~29_sumout ),
	.cout(\vga_controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~29 .extended_lut = "off";
defparam \vga_controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N37
dffeas \vga_controller|h_count[2] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[2] .is_wysiwyg = "true";
defparam \vga_controller|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y78_N40
dffeas \vga_controller|h_count[3] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[3] .is_wysiwyg = "true";
defparam \vga_controller|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N57
cyclonev_lcell_comb \vga_controller|Add0~1 (
// Equation(s):
// \vga_controller|Add0~1_sumout  = SUM(( \vga_controller|h_count [9] ) + ( GND ) + ( \vga_controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add0~1 .extended_lut = "off";
defparam \vga_controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N59
dffeas \vga_controller|h_count[9] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[9] .is_wysiwyg = "true";
defparam \vga_controller|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N18
cyclonev_lcell_comb \vga_controller|Equal0~0 (
// Equation(s):
// \vga_controller|Equal0~0_combout  = ( \vga_controller|h_count [4] & ( \vga_controller|h_count [1] & ( (\vga_controller|h_count [3] & (!\vga_controller|h_count [6] & (\vga_controller|h_count [0] & \vga_controller|h_count [9]))) ) ) )

	.dataa(!\vga_controller|h_count [3]),
	.datab(!\vga_controller|h_count [6]),
	.datac(!\vga_controller|h_count [0]),
	.datad(!\vga_controller|h_count [9]),
	.datae(!\vga_controller|h_count [4]),
	.dataf(!\vga_controller|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Equal0~0 .extended_lut = "off";
defparam \vga_controller|Equal0~0 .lut_mask = 64'h0000000000000004;
defparam \vga_controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N55
dffeas \vga_controller|h_count[8]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|h_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N27
cyclonev_lcell_comb \vga_controller|Equal1~0 (
// Equation(s):
// \vga_controller|Equal1~0_combout  = ( \vga_controller|h_count [7] & ( (\vga_controller|Equal0~0_combout  & (\vga_controller|h_count [5] & (!\vga_controller|h_count[8]~DUPLICATE_q  & !\vga_controller|h_count [2]))) ) )

	.dataa(!\vga_controller|Equal0~0_combout ),
	.datab(!\vga_controller|h_count [5]),
	.datac(!\vga_controller|h_count[8]~DUPLICATE_q ),
	.datad(!\vga_controller|h_count [2]),
	.datae(gnd),
	.dataf(!\vga_controller|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Equal1~0 .extended_lut = "off";
defparam \vga_controller|Equal1~0 .lut_mask = 64'h0000000010001000;
defparam \vga_controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N25
dffeas \vga_controller|v_count[8]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|v_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N23
dffeas \vga_controller|v_count[7]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|v_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N45
cyclonev_lcell_comb \vga_controller|Equal2~1 (
// Equation(s):
// \vga_controller|Equal2~1_combout  = ( !\vga_controller|v_count [6] & ( (\vga_controller|v_count [9] & (!\vga_controller|v_count[8]~DUPLICATE_q  & !\vga_controller|v_count[7]~DUPLICATE_q )) ) )

	.dataa(!\vga_controller|v_count [9]),
	.datab(gnd),
	.datac(!\vga_controller|v_count[8]~DUPLICATE_q ),
	.datad(!\vga_controller|v_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_controller|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Equal2~1 .extended_lut = "off";
defparam \vga_controller|Equal2~1 .lut_mask = 64'h5000500000000000;
defparam \vga_controller|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \vga_controller|Equal2~2 (
// Equation(s):
// \vga_controller|Equal2~2_combout  = ( !\vga_controller|v_count [4] & ( (\vga_controller|Equal2~0_combout  & (!\vga_controller|v_count [5] & \vga_controller|Equal2~1_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_controller|Equal2~0_combout ),
	.datac(!\vga_controller|v_count [5]),
	.datad(!\vga_controller|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\vga_controller|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Equal2~2 .extended_lut = "off";
defparam \vga_controller|Equal2~2 .lut_mask = 64'h0030003000000000;
defparam \vga_controller|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N1
dffeas \vga_controller|v_count[0] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[0] .is_wysiwyg = "true";
defparam \vga_controller|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \vga_controller|Add1~25 (
// Equation(s):
// \vga_controller|Add1~25_sumout  = SUM(( \vga_controller|v_count [1] ) + ( GND ) + ( \vga_controller|Add1~22  ))
// \vga_controller|Add1~26  = CARRY(( \vga_controller|v_count [1] ) + ( GND ) + ( \vga_controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~25_sumout ),
	.cout(\vga_controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~25 .extended_lut = "off";
defparam \vga_controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N5
dffeas \vga_controller|v_count[1] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[1] .is_wysiwyg = "true";
defparam \vga_controller|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \vga_controller|Add1~37 (
// Equation(s):
// \vga_controller|Add1~37_sumout  = SUM(( \vga_controller|v_count [2] ) + ( GND ) + ( \vga_controller|Add1~26  ))
// \vga_controller|Add1~38  = CARRY(( \vga_controller|v_count [2] ) + ( GND ) + ( \vga_controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~37_sumout ),
	.cout(\vga_controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~37 .extended_lut = "off";
defparam \vga_controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N8
dffeas \vga_controller|v_count[2] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[2] .is_wysiwyg = "true";
defparam \vga_controller|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N9
cyclonev_lcell_comb \vga_controller|Add1~33 (
// Equation(s):
// \vga_controller|Add1~33_sumout  = SUM(( \vga_controller|v_count [3] ) + ( GND ) + ( \vga_controller|Add1~38  ))
// \vga_controller|Add1~34  = CARRY(( \vga_controller|v_count [3] ) + ( GND ) + ( \vga_controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~33_sumout ),
	.cout(\vga_controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~33 .extended_lut = "off";
defparam \vga_controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N11
dffeas \vga_controller|v_count[3] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[3] .is_wysiwyg = "true";
defparam \vga_controller|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \vga_controller|Add1~29 (
// Equation(s):
// \vga_controller|Add1~29_sumout  = SUM(( \vga_controller|v_count [4] ) + ( GND ) + ( \vga_controller|Add1~34  ))
// \vga_controller|Add1~30  = CARRY(( \vga_controller|v_count [4] ) + ( GND ) + ( \vga_controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~29_sumout ),
	.cout(\vga_controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~29 .extended_lut = "off";
defparam \vga_controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N13
dffeas \vga_controller|v_count[4] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[4] .is_wysiwyg = "true";
defparam \vga_controller|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N15
cyclonev_lcell_comb \vga_controller|Add1~13 (
// Equation(s):
// \vga_controller|Add1~13_sumout  = SUM(( \vga_controller|v_count [5] ) + ( GND ) + ( \vga_controller|Add1~30  ))
// \vga_controller|Add1~14  = CARRY(( \vga_controller|v_count [5] ) + ( GND ) + ( \vga_controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~13_sumout ),
	.cout(\vga_controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~13 .extended_lut = "off";
defparam \vga_controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N16
dffeas \vga_controller|v_count[5] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[5] .is_wysiwyg = "true";
defparam \vga_controller|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \vga_controller|Add1~9 (
// Equation(s):
// \vga_controller|Add1~9_sumout  = SUM(( \vga_controller|v_count [6] ) + ( GND ) + ( \vga_controller|Add1~14  ))
// \vga_controller|Add1~10  = CARRY(( \vga_controller|v_count [6] ) + ( GND ) + ( \vga_controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~9_sumout ),
	.cout(\vga_controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~9 .extended_lut = "off";
defparam \vga_controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N19
dffeas \vga_controller|v_count[6] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[6] .is_wysiwyg = "true";
defparam \vga_controller|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N21
cyclonev_lcell_comb \vga_controller|Add1~5 (
// Equation(s):
// \vga_controller|Add1~5_sumout  = SUM(( \vga_controller|v_count [7] ) + ( GND ) + ( \vga_controller|Add1~10  ))
// \vga_controller|Add1~6  = CARRY(( \vga_controller|v_count [7] ) + ( GND ) + ( \vga_controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~5_sumout ),
	.cout(\vga_controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~5 .extended_lut = "off";
defparam \vga_controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N22
dffeas \vga_controller|v_count[7] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[7] .is_wysiwyg = "true";
defparam \vga_controller|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \vga_controller|Add1~1 (
// Equation(s):
// \vga_controller|Add1~1_sumout  = SUM(( \vga_controller|v_count [8] ) + ( GND ) + ( \vga_controller|Add1~6  ))
// \vga_controller|Add1~2  = CARRY(( \vga_controller|v_count [8] ) + ( GND ) + ( \vga_controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~1_sumout ),
	.cout(\vga_controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~1 .extended_lut = "off";
defparam \vga_controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N26
dffeas \vga_controller|v_count[8] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[8] .is_wysiwyg = "true";
defparam \vga_controller|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N27
cyclonev_lcell_comb \vga_controller|Add1~17 (
// Equation(s):
// \vga_controller|Add1~17_sumout  = SUM(( \vga_controller|v_count [9] ) + ( GND ) + ( \vga_controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add1~17 .extended_lut = "off";
defparam \vga_controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N29
dffeas \vga_controller|v_count[9] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[9] .is_wysiwyg = "true";
defparam \vga_controller|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout  = SUM(( \vga_controller|v_count[7]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_3~10  = CARRY(( \vga_controller|v_count[7]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout  = SUM(( \vga_controller|v_count[8]~DUPLICATE_q  ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_3~10  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_3~14  = CARRY(( \vga_controller|v_count[8]~DUPLICATE_q  ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_3~1_sumout  = SUM(( \vga_controller|v_count [9] ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_3~14  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_3~2  = CARRY(( \vga_controller|v_count [9] ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N39
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N51
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0_combout  = ( !\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ( \vga_controller|Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N54
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1_combout  = ( \vga_controller|v_count [9] & ( \vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1 .lut_mask = 64'h0000000055555555;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \vga_controller|v_count [6] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_4~14  = CARRY(( \vga_controller|v_count [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N33
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & (\vga_controller|v_count [7])) ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_4~14  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & (\vga_controller|v_count [7])) ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datab(gnd),
	.datac(!\vga_controller|v_count [7]),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h00000000000005AF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N36
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & (\vga_controller|v_count [8])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_4~18  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & (\vga_controller|v_count [8])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(!\vga_controller|v_count [8]),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FC0C00000000;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N39
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (\vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1_combout ) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0_combout ) ) + ( VCC ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[10]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h00000000000055FF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N42
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12_combout  = ( !\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ( \vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N21
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ( \vga_controller|v_count [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N57
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ) # 
// ((!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & (\vga_controller|v_count [7]))) ) ) # ( 
// !\vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & 
// ((\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout  & (\vga_controller|v_count [7])))) ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datab(!\vga_controller|v_count [7]),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19 .lut_mask = 64'h010B010BF1FBF1FB;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N0
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( \vga_controller|v_count [5] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_5~10  = CARRY(( \vga_controller|v_count [5] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|v_count [6])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_5~10  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|v_count [6])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga_controller|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_5~14  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_5~18  = CARRY(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N9
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|Div1|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13_combout ) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12_combout )))) ) + ( VCC ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~12_combout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h000000000000535F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N12
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N57
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout  & ( !\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N18
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11_combout  = ( \vga_controller|v_count [7] & ( (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ))) ) ) # ( !\vga_controller|v_count [7] & ( (\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout  & (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// !\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout )) ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11 .lut_mask = 64'h05000500050F050F;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N54
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ) # 
// ((!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout )) # (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|v_count [6])))) ) ) # 
// ( !\vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout )) # (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|v_count [6]))))) ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\vga_controller|v_count [6]),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h04070407F4F7F4F7;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( \vga_controller|v_count [4] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_6~10  = CARRY(( \vga_controller|v_count [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_controller|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000003333;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N33
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|v_count [5])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_6~10  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|v_count [5])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\vga_controller|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N36
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_6~14  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_6~18  = CARRY(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N39
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|Div1|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11_combout ) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10_combout )))) ) + ( VCC ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~10_combout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[13]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000002777;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N42
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N24
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout  & ( !\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N27
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\vga_controller|v_count [6]))) ) ) # ( !\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  & \vga_controller|v_count [6])) ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\vga_controller|v_count [6]),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9 .lut_mask = 64'h0005000550555055;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N21
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|v_count [5]))) ) ) # ( 
// !\vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|v_count [5])))) ) )

	.dataa(!\vga_controller|v_count [5]),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17 .lut_mask = 64'h03050305F3F5F3F5;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N10
dffeas \vga_controller|v_count[3]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|v_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N0
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( \vga_controller|v_count[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_7~10  = CARRY(( \vga_controller|v_count[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N3
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|v_count [4])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_7~10  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|v_count [4])) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\vga_controller|v_count [4]),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N6
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_7~14  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_7~18  = CARRY(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N9
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|Div1|auto_generated|divider|divider|op_6~17_sumout )) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9_combout ) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8_combout )))) ) + ( VCC ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h000000000000535F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N12
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N57
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout  & ( !\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N18
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|v_count [5])) ) )

	.dataa(!\vga_controller|v_count [5]),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7 .lut_mask = 64'h0000000035353535;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N51
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|v_count [4])) ) ) # ( !\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(!\vga_controller|v_count [4]),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16 .lut_mask = 64'h00FF00FF35353535;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N7
dffeas \vga_controller|v_count[2]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|v_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N30
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( \vga_controller|v_count[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_8~18  = CARRY(( \vga_controller|v_count[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_controller|v_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000000000003333;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N33
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\vga_controller|v_count[3]~DUPLICATE_q )) ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_8~18  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & (\vga_controller|v_count[3]~DUPLICATE_q )) ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\vga_controller|v_count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h00000000000005F5;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N36
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_8~10  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_8~14  = CARRY(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N39
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7_combout )) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6_combout ))) ) + ( VCC ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001D3F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N42
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N54
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout  & ( !\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ))) # (\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|v_count [4])) ) )

	.dataa(!\vga_controller|v_count [4]),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5 .lut_mask = 64'h0000000035353535;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N27
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14_combout  = ( \vga_controller|v_count[3]~DUPLICATE_q  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout )) # (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout )))) ) ) # ( !\vga_controller|v_count[3]~DUPLICATE_q  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout )) # (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// \vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout )))) ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|v_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14 .lut_mask = 64'h4474447447774777;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N4
dffeas \vga_controller|v_count[1]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal2~2_combout ),
	.sload(gnd),
	.ena(\vga_controller|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|v_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N0
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( \vga_controller|v_count[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div1|auto_generated|divider|divider|op_9~18  = CARRY(( \vga_controller|v_count[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N3
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\vga_controller|v_count[2]~DUPLICATE_q )) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_9~18  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_9~14  = CARRY(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\vga_controller|v_count[2]~DUPLICATE_q )) ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(!\vga_controller|v_count[2]~DUPLICATE_q ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N6
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_9~14  ))
// \vga_controller|Div1|auto_generated|divider|divider|op_9~10  = CARRY(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N9
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|op_8~13_sumout )))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5_combout )) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4_combout ))) ) + ( VCC ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[25]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h000000000000353F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N12
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N24
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2_combout  = ( !\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2 .lut_mask = 64'h5555555500000000;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N51
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// \vga_controller|v_count[3]~DUPLICATE_q ) ) ) # ( !\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  & ( (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// \vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga_controller|v_count[3]~DUPLICATE_q ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3 .lut_mask = 64'h0033003303030303;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N48
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15_combout  = ( \vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout )) # (\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\vga_controller|v_count[2]~DUPLICATE_q ))) ) ) # ( 
// !\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \vga_controller|Div1|auto_generated|divider|divider|op_9~13_sumout  ) )

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\vga_controller|v_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15 .lut_mask = 64'h555555550C3F0C3F;
defparam \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_10~18_cout  = CARRY(( \vga_controller|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_controller|v_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000000000003333;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N3
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\vga_controller|Div1|auto_generated|divider|divider|op_9~17_sumout ))) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  & (\vga_controller|v_count[1]~DUPLICATE_q )) ) + ( VCC ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\vga_controller|v_count[1]~DUPLICATE_q ),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h00000000000005AF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N6
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_10~10_cout  = CARRY(( \vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15_combout  ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[33]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N9
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_10~6_cout  = CARRY(( VCC ) + ( (!\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  & (\vga_controller|Div1|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3_combout ) # (\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2_combout )))) ) + ( 
// \vga_controller|Div1|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div1|auto_generated|divider|divider|StageOut[29]~3_combout ),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div1|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N12
cyclonev_lcell_comb \vga_controller|Div1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \vga_controller|Div1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div1|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div1|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N52
dffeas \vga_controller|h_count[7]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|h_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N30
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( \vga_controller|h_count[7]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_3~6  = CARRY(( \vga_controller|h_count[7]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N33
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( \vga_controller|h_count[8]~DUPLICATE_q  ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_3~6  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_3~10  = CARRY(( \vga_controller|h_count[8]~DUPLICATE_q  ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|h_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h00000000000000FF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N36
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( \vga_controller|h_count [9] ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_3~10  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_3~14  = CARRY(( \vga_controller|h_count [9] ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\vga_controller|h_count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N39
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N30
cyclonev_lcell_comb \vga_controller|Add2~5 (
// Equation(s):
// \vga_controller|Add2~5_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_10~1_sumout  ) + ( !\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  ) + ( !VCC ))
// \vga_controller|Add2~6  = CARRY(( !\vga_controller|Div1|auto_generated|divider|divider|op_10~1_sumout  ) + ( !\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~5_sumout ),
	.cout(\vga_controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~5 .extended_lut = "off";
defparam \vga_controller|Add2~5 .lut_mask = 64'h000000FF0000CCCC;
defparam \vga_controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N33
cyclonev_lcell_comb \vga_controller|Add2~9 (
// Equation(s):
// \vga_controller|Add2~9_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~6  ))
// \vga_controller|Add2~10  = CARRY(( !\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~9_sumout ),
	.cout(\vga_controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~9 .extended_lut = "off";
defparam \vga_controller|Add2~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vga_controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N36
cyclonev_lcell_comb \vga_controller|Add2~13 (
// Equation(s):
// \vga_controller|Add2~13_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~10  ))
// \vga_controller|Add2~14  = CARRY(( !\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~13_sumout ),
	.cout(\vga_controller|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~13 .extended_lut = "off";
defparam \vga_controller|Add2~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vga_controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N39
cyclonev_lcell_comb \vga_controller|Add2~17 (
// Equation(s):
// \vga_controller|Add2~17_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~14  ))
// \vga_controller|Add2~18  = CARRY(( !\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~17_sumout ),
	.cout(\vga_controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~17 .extended_lut = "off";
defparam \vga_controller|Add2~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vga_controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \vga_controller|Add2~21 (
// Equation(s):
// \vga_controller|Add2~21_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~18  ))
// \vga_controller|Add2~22  = CARRY(( !\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~21_sumout ),
	.cout(\vga_controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~21 .extended_lut = "off";
defparam \vga_controller|Add2~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vga_controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N45
cyclonev_lcell_comb \vga_controller|Add2~25 (
// Equation(s):
// \vga_controller|Add2~25_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~22  ))
// \vga_controller|Add2~26  = CARRY(( !\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~25_sumout ),
	.cout(\vga_controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~25 .extended_lut = "off";
defparam \vga_controller|Add2~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \vga_controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \vga_controller|Add2~1 (
// Equation(s):
// \vga_controller|Add2~1_sumout  = SUM(( !\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout  ) + ( GND ) + ( \vga_controller|Add2~26  ))

	.dataa(gnd),
	.datab(!\vga_controller|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Add2~1 .extended_lut = "off";
defparam \vga_controller|Add2~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \vga_controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N16
dffeas \vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( contador[0] ) + ( VCC ) + ( !VCC ))
// \Add7~42  = CARRY(( contador[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!contador[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h0000000000003333;
defparam \Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N0
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( line[0] ) + ( VCC ) + ( !VCC ))
// \Add1~22  = CARRY(( line[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!line[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N30
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( col[0] ) + ( VCC ) + ( !VCC ))
// \Add0~6  = CARRY(( col[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N31
dffeas \col[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[0]),
	.prn(vcc));
// synopsys translate_off
defparam \col[0] .is_wysiwyg = "true";
defparam \col[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N33
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( col[1] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( col[1] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N34
dffeas \col[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[1]),
	.prn(vcc));
// synopsys translate_off
defparam \col[1] .is_wysiwyg = "true";
defparam \col[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N36
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( col[2] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( col[2] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N37
dffeas \col[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[2]),
	.prn(vcc));
// synopsys translate_off
defparam \col[2] .is_wysiwyg = "true";
defparam \col[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N39
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( col[3] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( col[3] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N40
dffeas \col[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[3]),
	.prn(vcc));
// synopsys translate_off
defparam \col[3] .is_wysiwyg = "true";
defparam \col[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N42
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( col[4] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( col[4] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N44
dffeas \col[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[4]),
	.prn(vcc));
// synopsys translate_off
defparam \col[4] .is_wysiwyg = "true";
defparam \col[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N45
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( col[5] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( col[5] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N46
dffeas \col[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[5]),
	.prn(vcc));
// synopsys translate_off
defparam \col[5] .is_wysiwyg = "true";
defparam \col[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N48
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( col[6] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!col[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N49
dffeas \col[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(col[6]),
	.prn(vcc));
// synopsys translate_off
defparam \col[6] .is_wysiwyg = "true";
defparam \col[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y77_N47
dffeas \col[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estado.constroi_quadro~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\col[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \col[5]~DUPLICATE .is_wysiwyg = "true";
defparam \col[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N57
cyclonev_lcell_comb \conta_linha~0 (
// Equation(s):
// \conta_linha~0_combout  = ( \col[5]~DUPLICATE_q  & ( col[3] & ( (col[6] & (col[2] & col[4])) ) ) )

	.dataa(!col[6]),
	.datab(gnd),
	.datac(!col[2]),
	.datad(!col[4]),
	.datae(!\col[5]~DUPLICATE_q ),
	.dataf(!col[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conta_linha~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conta_linha~0 .extended_lut = "off";
defparam \conta_linha~0 .lut_mask = 64'h0000000000000005;
defparam \conta_linha~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N27
cyclonev_lcell_comb \conta_linha~1 (
// Equation(s):
// \conta_linha~1_combout  = ( \conta_linha~0_combout  & ( (\estado.constroi_quadro~q  & (col[1] & col[0])) ) )

	.dataa(!\estado.constroi_quadro~q ),
	.datab(gnd),
	.datac(!col[1]),
	.datad(!col[0]),
	.datae(gnd),
	.dataf(!\conta_linha~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conta_linha~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conta_linha~1 .extended_lut = "off";
defparam \conta_linha~1 .lut_mask = 64'h0000000000050005;
defparam \conta_linha~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N1
dffeas \line[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[0]),
	.prn(vcc));
// synopsys translate_off
defparam \line[0] .is_wysiwyg = "true";
defparam \line[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N3
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( line[1] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( line[1] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!line[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N4
dffeas \line[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[1]),
	.prn(vcc));
// synopsys translate_off
defparam \line[1] .is_wysiwyg = "true";
defparam \line[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( line[2] ) + ( GND ) + ( \Add1~26  ))
// \Add1~10  = CARRY(( line[2] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!line[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N7
dffeas \line[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[2]),
	.prn(vcc));
// synopsys translate_off
defparam \line[2] .is_wysiwyg = "true";
defparam \line[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( line[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( line[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!line[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N10
dffeas \line[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[3]),
	.prn(vcc));
// synopsys translate_off
defparam \line[3] .is_wysiwyg = "true";
defparam \line[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( line[4] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( line[4] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!line[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N13
dffeas \line[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[4]),
	.prn(vcc));
// synopsys translate_off
defparam \line[4] .is_wysiwyg = "true";
defparam \line[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N15
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( line[5] ) + ( GND ) + ( \Add1~18  ))
// \Add1~6  = CARRY(( line[5] ) + ( GND ) + ( \Add1~18  ))

	.dataa(!line[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N54
cyclonev_lcell_comb \line~1 (
// Equation(s):
// \line~1_combout  = ( \Add1~5_sumout  & ( (!\Equal1~0_combout ) # (!line[0]) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!line[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\line~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \line~1 .extended_lut = "off";
defparam \line~1 .lut_mask = 64'h00000000EEEEEEEE;
defparam \line~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N56
dffeas \line[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\line~1_combout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[5]),
	.prn(vcc));
// synopsys translate_off
defparam \line[5] .is_wysiwyg = "true";
defparam \line[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N18
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( line[6] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!line[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N57
cyclonev_lcell_comb \line~0 (
// Equation(s):
// \line~0_combout  = ( \Add1~1_sumout  & ( (!\Equal1~0_combout ) # (!line[0]) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!line[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\line~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \line~0 .extended_lut = "off";
defparam \line~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \line~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y77_N58
dffeas \line[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\line~0_combout ),
	.asdata(vcc),
	.clrn(\estado.inicio~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conta_linha~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(line[6]),
	.prn(vcc));
// synopsys translate_off
defparam \line[6] .is_wysiwyg = "true";
defparam \line[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N12
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( line[1] & ( line[2] & ( (!line[5] & (line[6] & (line[3] & line[4]))) ) ) )

	.dataa(!line[5]),
	.datab(!line[6]),
	.datac(!line[3]),
	.datad(!line[4]),
	.datae(!line[1]),
	.dataf(!line[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000000000002;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N24
cyclonev_lcell_comb \proximo_estado.move_bola~0 (
// Equation(s):
// \proximo_estado.move_bola~0_combout  = ( \conta_linha~0_combout  & ( \Equal1~0_combout  & ( (line[0] & (\estado.constroi_quadro~q  & (col[1] & col[0]))) ) ) )

	.dataa(!line[0]),
	.datab(!\estado.constroi_quadro~q ),
	.datac(!col[1]),
	.datad(!col[0]),
	.datae(!\conta_linha~0_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proximo_estado.move_bola~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proximo_estado.move_bola~0 .extended_lut = "off";
defparam \proximo_estado.move_bola~0 .lut_mask = 64'h0000000000000001;
defparam \proximo_estado.move_bola~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y76_N46
dffeas \build_rstn:temp (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\build_rstn:temp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \build_rstn:temp .is_wysiwyg = "true";
defparam \build_rstn:temp .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y76_N11
dffeas rstn(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\build_rstn:temp~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rstn~q ),
	.prn(vcc));
// synopsys translate_off
defparam rstn.is_wysiwyg = "true";
defparam rstn.power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N25
dffeas \estado.move_bola (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\proximo_estado.move_bola~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\estado.move_bola~q ),
	.prn(vcc));
// synopsys translate_off
defparam \estado.move_bola .is_wysiwyg = "true";
defparam \estado.move_bola .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N12
cyclonev_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = ( contador[2] & ( !contador[4] & ( (contador[7] & (contador[0] & (contador[1] & contador[3]))) ) ) )

	.dataa(!contador[7]),
	.datab(!contador[0]),
	.datac(!contador[1]),
	.datad(!contador[3]),
	.datae(!contador[2]),
	.dataf(!contador[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~2 .extended_lut = "off";
defparam \Equal9~2 .lut_mask = 64'h0000000100000000;
defparam \Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N48
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( !contador[14] & ( (!contador[13] & !contador[11]) ) )

	.dataa(gnd),
	.datab(!contador[13]),
	.datac(!contador[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!contador[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N51
cyclonev_lcell_comb \Equal9~4 (
// Equation(s):
// \Equal9~4_combout  = ( \Equal9~0_combout  & ( (\Equal9~1_combout  & (\Equal9~2_combout  & \Equal9~3_combout )) ) )

	.dataa(!\Equal9~1_combout ),
	.datab(gnd),
	.datac(!\Equal9~2_combout ),
	.datad(!\Equal9~3_combout ),
	.datae(gnd),
	.dataf(!\Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~4 .extended_lut = "off";
defparam \Equal9~4 .lut_mask = 64'h0000000000050005;
defparam \Equal9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N1
dffeas \contador[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~77_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador[10]~DUPLICATE .is_wysiwyg = "true";
defparam \contador[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N18
cyclonev_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = ( !contador[5] & ( contador[6] & ( (!contador[8] & (!\contador[10]~DUPLICATE_q  & (contador[12] & contador[9]))) ) ) )

	.dataa(!contador[8]),
	.datab(!\contador[10]~DUPLICATE_q ),
	.datac(!contador[12]),
	.datad(!contador[9]),
	.datae(!contador[5]),
	.dataf(!contador[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~3 .extended_lut = "off";
defparam \Equal9~3 .lut_mask = 64'h0000000000080000;
defparam \Equal9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N42
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \estado.inicio~q  & ( \Equal9~0_combout  & ( !\estado.move_bola~q  ) ) ) # ( !\estado.inicio~q  & ( \Equal9~0_combout  & ( (!\estado.move_bola~q  & (\Equal9~3_combout  & (\Equal9~1_combout  & \Equal9~2_combout ))) ) ) ) # ( 
// \estado.inicio~q  & ( !\Equal9~0_combout  & ( !\estado.move_bola~q  ) ) )

	.dataa(!\estado.move_bola~q ),
	.datab(!\Equal9~3_combout ),
	.datac(!\Equal9~1_combout ),
	.datad(!\Equal9~2_combout ),
	.datae(!\estado.inicio~q ),
	.dataf(!\Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0000AAAA0002AAAA;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N44
dffeas \estado.inicio (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\estado.inicio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \estado.inicio .is_wysiwyg = "true";
defparam \estado.inicio .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N32
dffeas \contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~41_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[0]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[0] .is_wysiwyg = "true";
defparam \contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N33
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( contador[1] ) + ( GND ) + ( \Add7~42  ))
// \Add7~46  = CARRY(( contador[1] ) + ( GND ) + ( \Add7~42  ))

	.dataa(!contador[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N35
dffeas \contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~45_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[1]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[1] .is_wysiwyg = "true";
defparam \contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N36
cyclonev_lcell_comb \Add7~49 (
// Equation(s):
// \Add7~49_sumout  = SUM(( contador[2] ) + ( GND ) + ( \Add7~46  ))
// \Add7~50  = CARRY(( contador[2] ) + ( GND ) + ( \Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~49_sumout ),
	.cout(\Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Add7~49 .extended_lut = "off";
defparam \Add7~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N38
dffeas \contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~49_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[2]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[2] .is_wysiwyg = "true";
defparam \contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N39
cyclonev_lcell_comb \Add7~53 (
// Equation(s):
// \Add7~53_sumout  = SUM(( contador[3] ) + ( GND ) + ( \Add7~50  ))
// \Add7~54  = CARRY(( contador[3] ) + ( GND ) + ( \Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~53_sumout ),
	.cout(\Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Add7~53 .extended_lut = "off";
defparam \Add7~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N41
dffeas \contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~53_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[3]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[3] .is_wysiwyg = "true";
defparam \contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N42
cyclonev_lcell_comb \Add7~57 (
// Equation(s):
// \Add7~57_sumout  = SUM(( contador[4] ) + ( GND ) + ( \Add7~54  ))
// \Add7~58  = CARRY(( contador[4] ) + ( GND ) + ( \Add7~54  ))

	.dataa(gnd),
	.datab(!contador[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~57_sumout ),
	.cout(\Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Add7~57 .extended_lut = "off";
defparam \Add7~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N44
dffeas \contador[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~57_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[4]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[4] .is_wysiwyg = "true";
defparam \contador[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N45
cyclonev_lcell_comb \Add7~61 (
// Equation(s):
// \Add7~61_sumout  = SUM(( contador[5] ) + ( GND ) + ( \Add7~58  ))
// \Add7~62  = CARRY(( contador[5] ) + ( GND ) + ( \Add7~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~61_sumout ),
	.cout(\Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \Add7~61 .extended_lut = "off";
defparam \Add7~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N47
dffeas \contador[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~61_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[5]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[5] .is_wysiwyg = "true";
defparam \contador[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N48
cyclonev_lcell_comb \Add7~65 (
// Equation(s):
// \Add7~65_sumout  = SUM(( contador[6] ) + ( GND ) + ( \Add7~62  ))
// \Add7~66  = CARRY(( contador[6] ) + ( GND ) + ( \Add7~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~65_sumout ),
	.cout(\Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \Add7~65 .extended_lut = "off";
defparam \Add7~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N50
dffeas \contador[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~65_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[6]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[6] .is_wysiwyg = "true";
defparam \contador[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N51
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( contador[7] ) + ( GND ) + ( \Add7~66  ))
// \Add7~38  = CARRY(( contador[7] ) + ( GND ) + ( \Add7~66  ))

	.dataa(!contador[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N53
dffeas \contador[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~37_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[7]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[7] .is_wysiwyg = "true";
defparam \contador[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N54
cyclonev_lcell_comb \Add7~69 (
// Equation(s):
// \Add7~69_sumout  = SUM(( contador[8] ) + ( GND ) + ( \Add7~38  ))
// \Add7~70  = CARRY(( contador[8] ) + ( GND ) + ( \Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~69_sumout ),
	.cout(\Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \Add7~69 .extended_lut = "off";
defparam \Add7~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N56
dffeas \contador[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~69_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[8]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[8] .is_wysiwyg = "true";
defparam \contador[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N57
cyclonev_lcell_comb \Add7~73 (
// Equation(s):
// \Add7~73_sumout  = SUM(( contador[9] ) + ( GND ) + ( \Add7~70  ))
// \Add7~74  = CARRY(( contador[9] ) + ( GND ) + ( \Add7~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~73_sumout ),
	.cout(\Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \Add7~73 .extended_lut = "off";
defparam \Add7~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N59
dffeas \contador[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~73_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[9]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[9] .is_wysiwyg = "true";
defparam \contador[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N0
cyclonev_lcell_comb \Add7~77 (
// Equation(s):
// \Add7~77_sumout  = SUM(( contador[10] ) + ( GND ) + ( \Add7~74  ))
// \Add7~78  = CARRY(( contador[10] ) + ( GND ) + ( \Add7~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~77_sumout ),
	.cout(\Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \Add7~77 .extended_lut = "off";
defparam \Add7~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N2
dffeas \contador[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~77_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[10]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[10] .is_wysiwyg = "true";
defparam \contador[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N3
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( contador[11] ) + ( GND ) + ( \Add7~78  ))
// \Add7~10  = CARRY(( contador[11] ) + ( GND ) + ( \Add7~78  ))

	.dataa(!contador[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N5
dffeas \contador[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~9_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[11]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[11] .is_wysiwyg = "true";
defparam \contador[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N6
cyclonev_lcell_comb \Add7~81 (
// Equation(s):
// \Add7~81_sumout  = SUM(( contador[12] ) + ( GND ) + ( \Add7~10  ))
// \Add7~82  = CARRY(( contador[12] ) + ( GND ) + ( \Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~81_sumout ),
	.cout(\Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \Add7~81 .extended_lut = "off";
defparam \Add7~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N7
dffeas \contador[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~81_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[12]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[12] .is_wysiwyg = "true";
defparam \contador[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N9
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( contador[13] ) + ( GND ) + ( \Add7~82  ))
// \Add7~6  = CARRY(( contador[13] ) + ( GND ) + ( \Add7~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N11
dffeas \contador[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~5_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[13]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[13] .is_wysiwyg = "true";
defparam \contador[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N12
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( contador[14] ) + ( GND ) + ( \Add7~6  ))
// \Add7~2  = CARRY(( contador[14] ) + ( GND ) + ( \Add7~6  ))

	.dataa(gnd),
	.datab(!contador[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N13
dffeas \contador[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~1_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[14]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[14] .is_wysiwyg = "true";
defparam \contador[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N15
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( contador[15] ) + ( GND ) + ( \Add7~2  ))
// \Add7~34  = CARRY(( contador[15] ) + ( GND ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N17
dffeas \contador[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~33_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[15]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[15] .is_wysiwyg = "true";
defparam \contador[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N18
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( contador[16] ) + ( GND ) + ( \Add7~34  ))
// \Add7~30  = CARRY(( contador[16] ) + ( GND ) + ( \Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N20
dffeas \contador[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~29_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[16]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[16] .is_wysiwyg = "true";
defparam \contador[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N21
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( contador[17] ) + ( GND ) + ( \Add7~30  ))
// \Add7~26  = CARRY(( contador[17] ) + ( GND ) + ( \Add7~30  ))

	.dataa(!contador[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N23
dffeas \contador[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~25_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[17]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[17] .is_wysiwyg = "true";
defparam \contador[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N24
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( \contador[18]~DUPLICATE_q  ) + ( GND ) + ( \Add7~26  ))
// \Add7~22  = CARRY(( \contador[18]~DUPLICATE_q  ) + ( GND ) + ( \Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N26
dffeas \contador[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~21_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador[18]~DUPLICATE .is_wysiwyg = "true";
defparam \contador[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N27
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( contador[19] ) + ( GND ) + ( \Add7~22  ))
// \Add7~18  = CARRY(( contador[19] ) + ( GND ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N28
dffeas \contador[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~17_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[19]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[19] .is_wysiwyg = "true";
defparam \contador[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N30
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( contador[20] ) + ( GND ) + ( \Add7~18  ))

	.dataa(gnd),
	.datab(!contador[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N32
dffeas \contador[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~13_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[20]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[20] .is_wysiwyg = "true";
defparam \contador[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y76_N25
dffeas \contador[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add7~21_sumout ),
	.asdata(vcc),
	.clrn(!\estado.inicio~q ),
	.aload(gnd),
	.sclr(\Equal9~4_combout ),
	.sload(gnd),
	.ena(!\estado.inicio~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador[18]),
	.prn(vcc));
// synopsys translate_off
defparam \contador[18] .is_wysiwyg = "true";
defparam \contador[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N54
cyclonev_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = ( !contador[19] & ( !contador[18] & ( (contador[16] & (!contador[15] & (contador[17] & contador[20]))) ) ) )

	.dataa(!contador[16]),
	.datab(!contador[15]),
	.datac(!contador[17]),
	.datad(!contador[20]),
	.datae(!contador[19]),
	.dataf(!contador[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~1 .extended_lut = "off";
defparam \Equal9~1 .lut_mask = 64'h0004000000000000;
defparam \Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N6
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( col[0] & ( \Equal1~0_combout  & ( (\estado.constroi_quadro~q  & ((!line[0]) # ((!col[1]) # (!\conta_linha~0_combout )))) ) ) ) # ( !col[0] & ( \Equal1~0_combout  & ( \estado.constroi_quadro~q  ) ) ) # ( col[0] & ( 
// !\Equal1~0_combout  & ( \estado.constroi_quadro~q  ) ) ) # ( !col[0] & ( !\Equal1~0_combout  & ( \estado.constroi_quadro~q  ) ) )

	.dataa(!line[0]),
	.datab(!\estado.constroi_quadro~q ),
	.datac(!col[1]),
	.datad(!\conta_linha~0_combout ),
	.datae(!col[0]),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h3333333333333332;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N36
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Equal9~0_combout  & ( \estado.inicio~q  & ( \Selector1~0_combout  ) ) ) # ( !\Equal9~0_combout  & ( \estado.inicio~q  & ( \Selector1~0_combout  ) ) ) # ( \Equal9~0_combout  & ( !\estado.inicio~q  & ( ((\Equal9~1_combout  & 
// (\Equal9~3_combout  & \Equal9~2_combout ))) # (\Selector1~0_combout ) ) ) ) # ( !\Equal9~0_combout  & ( !\estado.inicio~q  & ( \Selector1~0_combout  ) ) )

	.dataa(!\Equal9~1_combout ),
	.datab(!\Equal9~3_combout ),
	.datac(!\Selector1~0_combout ),
	.datad(!\Equal9~2_combout ),
	.datae(!\Equal9~0_combout ),
	.dataf(!\estado.inicio~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h0F0F0F1F0F0F0F0F;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N38
dffeas \estado.constroi_quadro (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\estado.constroi_quadro~q ),
	.prn(vcc));
// synopsys translate_off
defparam \estado.constroi_quadro .is_wysiwyg = "true";
defparam \estado.constroi_quadro .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N3
cyclonev_lcell_comb \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [1] = ( line[6] & ( \estado.constroi_quadro~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\estado.constroi_quadro~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!line[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N3
cyclonev_lcell_comb \p_atualiza_pos_x:direcao~0 (
// Equation(s):
// \p_atualiza_pos_x:direcao~0_combout  = ( \rstn~q  & ( \estado.move_bola~q  ) )

	.dataa(!\estado.move_bola~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rstn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p_atualiza_pos_x:direcao~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p_atualiza_pos_x:direcao~0 .extended_lut = "off";
defparam \p_atualiza_pos_x:direcao~0 .lut_mask = 64'h0000000055555555;
defparam \p_atualiza_pos_x:direcao~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N58
dffeas \p_atualiza_pos_y:direcao (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p_atualiza_pos_y:direcao~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_atualiza_pos_x:direcao~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_atualiza_pos_y:direcao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_atualiza_pos_y:direcao .is_wysiwyg = "true";
defparam \p_atualiza_pos_y:direcao .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N30
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( pos_y[0] ) + ( VCC ) + ( !VCC ))
// \Add5~22  = CARRY(( pos_y[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pos_y[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N36
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( pos_y[2] ) + ( \p_atualiza_pos_y:direcao~q  ) + ( \Add5~26  ))
// \Add5~10  = CARRY(( pos_y[2] ) + ( \p_atualiza_pos_y:direcao~q  ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_y:direcao~q ),
	.datad(!pos_y[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N39
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( pos_y[3] ) + ( \p_atualiza_pos_y:direcao~DUPLICATE_q  ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( pos_y[3] ) + ( \p_atualiza_pos_y:direcao~DUPLICATE_q  ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_y:direcao~DUPLICATE_q ),
	.datad(!pos_y[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N40
dffeas \pos_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[3] .is_wysiwyg = "true";
defparam \pos_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N42
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( pos_y[4] ) + ( \p_atualiza_pos_y:direcao~q  ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( pos_y[4] ) + ( \p_atualiza_pos_y:direcao~q  ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_y:direcao~q ),
	.datad(!pos_y[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N44
dffeas \pos_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[4] .is_wysiwyg = "true";
defparam \pos_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N45
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( pos_y[5] ) + ( \p_atualiza_pos_y:direcao~DUPLICATE_q  ) + ( \Add5~18  ))
// \Add5~2  = CARRY(( pos_y[5] ) + ( \p_atualiza_pos_y:direcao~DUPLICATE_q  ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_y:direcao~DUPLICATE_q ),
	.datad(!pos_y[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N48
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( pos_y[6] ) + ( \p_atualiza_pos_y:direcao~q  ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_y:direcao~q ),
	.datad(!pos_y[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N50
dffeas \pos_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[6] .is_wysiwyg = "true";
defparam \pos_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N24
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !pos_y[5] & ( !pos_y[1] & ( (!pos_y[2] & (!pos_y[3] & (!pos_y[6] & !pos_y[4]))) ) ) )

	.dataa(!pos_y[2]),
	.datab(!pos_y[3]),
	.datac(!pos_y[6]),
	.datad(!pos_y[4]),
	.datae(!pos_y[5]),
	.dataf(!pos_y[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N54
cyclonev_lcell_comb \pos_y[6]~0 (
// Equation(s):
// \pos_y[6]~0_combout  = ( pos_y[0] & ( (\estado.move_bola~q  & ((!\Equal2~0_combout ) # (\p_atualiza_pos_y:direcao~DUPLICATE_q ))) ) ) # ( !pos_y[0] & ( (\estado.move_bola~q  & ((!\Equal3~0_combout ) # (!\p_atualiza_pos_y:direcao~DUPLICATE_q ))) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\estado.move_bola~q ),
	.datad(!\p_atualiza_pos_y:direcao~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!pos_y[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pos_y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pos_y[6]~0 .extended_lut = "off";
defparam \pos_y[6]~0 .lut_mask = 64'h0F0C0F0C0A0F0A0F;
defparam \pos_y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N32
dffeas \pos_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[0] .is_wysiwyg = "true";
defparam \pos_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N33
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( pos_y[1] ) + ( \p_atualiza_pos_y:direcao~DUPLICATE_q  ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( pos_y[1] ) + ( \p_atualiza_pos_y:direcao~DUPLICATE_q  ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_y:direcao~DUPLICATE_q ),
	.datad(!pos_y[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N35
dffeas \pos_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~25_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[1] .is_wysiwyg = "true";
defparam \pos_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y76_N38
dffeas \pos_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[2] .is_wysiwyg = "true";
defparam \pos_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N18
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !pos_y[5] & ( pos_y[1] & ( (pos_y[2] & (pos_y[3] & (pos_y[6] & pos_y[4]))) ) ) )

	.dataa(!pos_y[2]),
	.datab(!pos_y[3]),
	.datac(!pos_y[6]),
	.datad(!pos_y[4]),
	.datae(!pos_y[5]),
	.dataf(!pos_y[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000010000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N57
cyclonev_lcell_comb \p_atualiza_pos_y:direcao~0 (
// Equation(s):
// \p_atualiza_pos_y:direcao~0_combout  = ( \Equal3~0_combout  & ( (pos_y[0] & ((\p_atualiza_pos_y:direcao~q ) # (\Equal2~0_combout ))) ) ) # ( !\Equal3~0_combout  & ( ((\Equal2~0_combout  & pos_y[0])) # (\p_atualiza_pos_y:direcao~q ) ) )

	.dataa(!\Equal2~0_combout ),
	.datab(gnd),
	.datac(!pos_y[0]),
	.datad(!\p_atualiza_pos_y:direcao~q ),
	.datae(gnd),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p_atualiza_pos_y:direcao~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p_atualiza_pos_y:direcao~0 .extended_lut = "off";
defparam \p_atualiza_pos_y:direcao~0 .lut_mask = 64'h05FF05FF050F050F;
defparam \p_atualiza_pos_y:direcao~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N59
dffeas \p_atualiza_pos_y:direcao~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p_atualiza_pos_y:direcao~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_atualiza_pos_x:direcao~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_atualiza_pos_y:direcao~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_atualiza_pos_y:direcao~DUPLICATE .is_wysiwyg = "true";
defparam \p_atualiza_pos_y:direcao~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y76_N47
dffeas \pos_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[5] .is_wysiwyg = "true";
defparam \pos_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N0
cyclonev_lcell_comb \pixel~0 (
// Equation(s):
// \pixel~0_combout  = ( pos_y[6] & ( (line[6] & (!line[5] $ (pos_y[5]))) ) ) # ( !pos_y[6] & ( (!line[6] & (!line[5] $ (pos_y[5]))) ) )

	.dataa(gnd),
	.datab(!line[6]),
	.datac(!line[5]),
	.datad(!pos_y[5]),
	.datae(gnd),
	.dataf(!pos_y[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel~0 .extended_lut = "off";
defparam \pixel~0 .lut_mask = 64'hC00CC00C30033003;
defparam \pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N0
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( pos_x[0] ) + ( VCC ) + ( !VCC ))
// \Add3~6  = CARRY(( pos_x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pos_x[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h00000000000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N58
dffeas \p_atualiza_pos_x:direcao (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p_atualiza_pos_x:direcao~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_atualiza_pos_x:direcao~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_atualiza_pos_x:direcao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_atualiza_pos_x:direcao .is_wysiwyg = "true";
defparam \p_atualiza_pos_x:direcao .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N3
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( pos_x[1] ) + ( \p_atualiza_pos_x:direcao~DUPLICATE_q  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( pos_x[1] ) + ( \p_atualiza_pos_x:direcao~DUPLICATE_q  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_x:direcao~DUPLICATE_q ),
	.datad(!pos_x[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( pos_x[2] ) + ( \p_atualiza_pos_x:direcao~q  ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( pos_x[2] ) + ( \p_atualiza_pos_x:direcao~q  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_x:direcao~q ),
	.datad(!pos_x[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N7
dffeas \pos_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[2] .is_wysiwyg = "true";
defparam \pos_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N9
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( pos_x[3] ) + ( \p_atualiza_pos_x:direcao~DUPLICATE_q  ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( pos_x[3] ) + ( \p_atualiza_pos_x:direcao~DUPLICATE_q  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_x:direcao~DUPLICATE_q ),
	.datad(!pos_x[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N11
dffeas \pos_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[3] .is_wysiwyg = "true";
defparam \pos_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N12
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( pos_x[4] ) + ( \p_atualiza_pos_x:direcao~q  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( pos_x[4] ) + ( \p_atualiza_pos_x:direcao~q  ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_x:direcao~q ),
	.datad(!pos_x[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N13
dffeas \pos_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[4] .is_wysiwyg = "true";
defparam \pos_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( pos_x[5] ) + ( \p_atualiza_pos_x:direcao~DUPLICATE_q  ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( pos_x[5] ) + ( \p_atualiza_pos_x:direcao~DUPLICATE_q  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_x:direcao~DUPLICATE_q ),
	.datad(!pos_x[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N17
dffeas \pos_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[5] .is_wysiwyg = "true";
defparam \pos_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N18
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( pos_x[6] ) + ( \p_atualiza_pos_x:direcao~q  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p_atualiza_pos_x:direcao~q ),
	.datad(!pos_x[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N20
dffeas \pos_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[6] .is_wysiwyg = "true";
defparam \pos_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( pos_x[2] & ( pos_x[4] & ( (pos_x[6] & (pos_x[5] & (pos_x[1] & pos_x[3]))) ) ) )

	.dataa(!pos_x[6]),
	.datab(!pos_x[5]),
	.datac(!pos_x[1]),
	.datad(!pos_x[3]),
	.datae(!pos_x[2]),
	.dataf(!pos_x[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h0000000000000001;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N14
dffeas \pos_x[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pos_x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pos_x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !pos_x[2] & ( !\pos_x[4]~DUPLICATE_q  & ( (!pos_x[6] & (!pos_x[5] & (!pos_x[1] & !pos_x[3]))) ) ) )

	.dataa(!pos_x[6]),
	.datab(!pos_x[5]),
	.datac(!pos_x[1]),
	.datad(!pos_x[3]),
	.datae(!pos_x[2]),
	.dataf(!\pos_x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h8000000000000000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \pos_x[6]~0 (
// Equation(s):
// \pos_x[6]~0_combout  = ( \Equal4~0_combout  & ( (\estado.move_bola~q  & ((!pos_x[0] & ((!\p_atualiza_pos_x:direcao~DUPLICATE_q ))) # (pos_x[0] & ((!\Equal5~0_combout ) # (\p_atualiza_pos_x:direcao~DUPLICATE_q ))))) ) ) # ( !\Equal4~0_combout  & ( 
// (\estado.move_bola~q  & ((!pos_x[0]) # ((!\Equal5~0_combout ) # (\p_atualiza_pos_x:direcao~DUPLICATE_q )))) ) )

	.dataa(!pos_x[0]),
	.datab(!\Equal5~0_combout ),
	.datac(!\estado.move_bola~q ),
	.datad(!\p_atualiza_pos_x:direcao~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pos_x[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pos_x[6]~0 .extended_lut = "off";
defparam \pos_x[6]~0 .lut_mask = 64'h0E0F0E0F0E050E05;
defparam \pos_x[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N2
dffeas \pos_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[0] .is_wysiwyg = "true";
defparam \pos_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N57
cyclonev_lcell_comb \p_atualiza_pos_x:direcao~1 (
// Equation(s):
// \p_atualiza_pos_x:direcao~1_combout  = ( \Equal4~0_combout  & ( (pos_x[0] & ((\p_atualiza_pos_x:direcao~q ) # (\Equal5~0_combout ))) ) ) # ( !\Equal4~0_combout  & ( ((pos_x[0] & \Equal5~0_combout )) # (\p_atualiza_pos_x:direcao~q ) ) )

	.dataa(!pos_x[0]),
	.datab(gnd),
	.datac(!\Equal5~0_combout ),
	.datad(!\p_atualiza_pos_x:direcao~q ),
	.datae(gnd),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p_atualiza_pos_x:direcao~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p_atualiza_pos_x:direcao~1 .extended_lut = "off";
defparam \p_atualiza_pos_x:direcao~1 .lut_mask = 64'h05FF05FF05550555;
defparam \p_atualiza_pos_x:direcao~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N59
dffeas \p_atualiza_pos_x:direcao~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p_atualiza_pos_x:direcao~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\p_atualiza_pos_x:direcao~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_atualiza_pos_x:direcao~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_atualiza_pos_x:direcao~DUPLICATE .is_wysiwyg = "true";
defparam \p_atualiza_pos_x:direcao~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N5
dffeas \pos_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[1] .is_wysiwyg = "true";
defparam \pos_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \pixel~3 (
// Equation(s):
// \pixel~3_combout  = ( pos_x[0] & ( col[0] & ( (!pos_x[1] & (!col[1] & (!pos_x[2] $ (col[2])))) # (pos_x[1] & (col[1] & (!pos_x[2] $ (col[2])))) ) ) ) # ( !pos_x[0] & ( !col[0] & ( (!pos_x[1] & (!col[1] & (!pos_x[2] $ (col[2])))) # (pos_x[1] & (col[1] & 
// (!pos_x[2] $ (col[2])))) ) ) )

	.dataa(!pos_x[1]),
	.datab(!col[1]),
	.datac(!pos_x[2]),
	.datad(!col[2]),
	.datae(!pos_x[0]),
	.dataf(!col[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel~3 .extended_lut = "off";
defparam \pixel~3 .lut_mask = 64'h9009000000009009;
defparam \pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N31
dffeas \pos_y[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pos_y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pos_y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pos_y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N12
cyclonev_lcell_comb \pixel~2 (
// Equation(s):
// \pixel~2_combout  = ( col[6] & ( \pos_y[0]~DUPLICATE_q  & ( (pos_x[6] & (line[0] & (!pos_y[1] $ (line[1])))) ) ) ) # ( !col[6] & ( \pos_y[0]~DUPLICATE_q  & ( (!pos_x[6] & (line[0] & (!pos_y[1] $ (line[1])))) ) ) ) # ( col[6] & ( !\pos_y[0]~DUPLICATE_q  & 
// ( (pos_x[6] & (!line[0] & (!pos_y[1] $ (line[1])))) ) ) ) # ( !col[6] & ( !\pos_y[0]~DUPLICATE_q  & ( (!pos_x[6] & (!line[0] & (!pos_y[1] $ (line[1])))) ) ) )

	.dataa(!pos_y[1]),
	.datab(!pos_x[6]),
	.datac(!line[1]),
	.datad(!line[0]),
	.datae(!col[6]),
	.dataf(!\pos_y[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel~2 .extended_lut = "off";
defparam \pixel~2 .lut_mask = 64'h8400210000840021;
defparam \pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N6
cyclonev_lcell_comb \pixel~1 (
// Equation(s):
// \pixel~1_combout  = ( pos_y[2] & ( pos_y[4] & ( (line[2] & (line[4] & (!line[3] $ (pos_y[3])))) ) ) ) # ( !pos_y[2] & ( pos_y[4] & ( (!line[2] & (line[4] & (!line[3] $ (pos_y[3])))) ) ) ) # ( pos_y[2] & ( !pos_y[4] & ( (line[2] & (!line[4] & (!line[3] $ 
// (pos_y[3])))) ) ) ) # ( !pos_y[2] & ( !pos_y[4] & ( (!line[2] & (!line[4] & (!line[3] $ (pos_y[3])))) ) ) )

	.dataa(!line[3]),
	.datab(!pos_y[3]),
	.datac(!line[2]),
	.datad(!line[4]),
	.datae(!pos_y[2]),
	.dataf(!pos_y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel~1 .extended_lut = "off";
defparam \pixel~1 .lut_mask = 64'h9000090000900009;
defparam \pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N10
dffeas \pos_x[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pos_x[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pos_x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pos_x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pos_x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \pixel~4 (
// Equation(s):
// \pixel~4_combout  = ( col[4] & ( col[3] & ( (\pos_x[3]~DUPLICATE_q  & (\pos_x[4]~DUPLICATE_q  & (!pos_x[5] $ (\col[5]~DUPLICATE_q )))) ) ) ) # ( !col[4] & ( col[3] & ( (\pos_x[3]~DUPLICATE_q  & (!\pos_x[4]~DUPLICATE_q  & (!pos_x[5] $ (\col[5]~DUPLICATE_q 
// )))) ) ) ) # ( col[4] & ( !col[3] & ( (!\pos_x[3]~DUPLICATE_q  & (\pos_x[4]~DUPLICATE_q  & (!pos_x[5] $ (\col[5]~DUPLICATE_q )))) ) ) ) # ( !col[4] & ( !col[3] & ( (!\pos_x[3]~DUPLICATE_q  & (!\pos_x[4]~DUPLICATE_q  & (!pos_x[5] $ (\col[5]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\pos_x[3]~DUPLICATE_q ),
	.datab(!pos_x[5]),
	.datac(!\col[5]~DUPLICATE_q ),
	.datad(!\pos_x[4]~DUPLICATE_q ),
	.datae(!col[4]),
	.dataf(!col[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel~4 .extended_lut = "off";
defparam \pixel~4 .lut_mask = 64'h8200008241000041;
defparam \pixel~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \change_color~0 (
// Equation(s):
// \change_color~0_combout  = ( pos_x[0] & ( \Equal4~0_combout  & ( ((!\pos_y[0]~DUPLICATE_q  & ((\Equal3~0_combout ))) # (\pos_y[0]~DUPLICATE_q  & (\Equal2~0_combout ))) # (\Equal5~0_combout ) ) ) ) # ( !pos_x[0] & ( \Equal4~0_combout  ) ) # ( pos_x[0] & ( 
// !\Equal4~0_combout  & ( ((!\pos_y[0]~DUPLICATE_q  & ((\Equal3~0_combout ))) # (\pos_y[0]~DUPLICATE_q  & (\Equal2~0_combout ))) # (\Equal5~0_combout ) ) ) ) # ( !pos_x[0] & ( !\Equal4~0_combout  & ( (!\pos_y[0]~DUPLICATE_q  & ((\Equal3~0_combout ))) # 
// (\pos_y[0]~DUPLICATE_q  & (\Equal2~0_combout )) ) ) )

	.dataa(!\pos_y[0]~DUPLICATE_q ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Equal2~0_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(!pos_x[0]),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\change_color~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \change_color~0 .extended_lut = "off";
defparam \change_color~0 .lut_mask = 64'h05AF37BFFFFF37BF;
defparam \change_color~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N37
dffeas is_border(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\change_color~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\is_border~q ),
	.prn(vcc));
// synopsys translate_off
defparam is_border.is_wysiwyg = "true";
defparam is_border.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N48
cyclonev_lcell_comb \color_counter[2]~0 (
// Equation(s):
// \color_counter[2]~0_combout  = ( color_counter[1] & ( color_counter[2] ) ) # ( !color_counter[1] & ( !color_counter[2] $ (((!\change_color~0_combout ) # ((\is_border~q ) # (color_counter[0])))) ) )

	.dataa(!\change_color~0_combout ),
	.datab(!color_counter[0]),
	.datac(!\is_border~q ),
	.datad(!color_counter[2]),
	.datae(gnd),
	.dataf(!color_counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_counter[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_counter[2]~0 .extended_lut = "off";
defparam \color_counter[2]~0 .lut_mask = 64'h40BF40BF00FF00FF;
defparam \color_counter[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N50
dffeas \color_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\color_counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \color_counter[2] .is_wysiwyg = "true";
defparam \color_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N27
cyclonev_lcell_comb \color_counter~2 (
// Equation(s):
// \color_counter~2_combout  = ( color_counter[2] & ( !color_counter[0] ) ) # ( !color_counter[2] & ( (color_counter[1] & !color_counter[0]) ) )

	.dataa(!color_counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!color_counter[0]),
	.datae(gnd),
	.dataf(!color_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_counter~2 .extended_lut = "off";
defparam \color_counter~2 .lut_mask = 64'h55005500FF00FF00;
defparam \color_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N54
cyclonev_lcell_comb \color[0]~0 (
// Equation(s):
// \color[0]~0_combout  = ( \change_color~0_combout  & ( !\is_border~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\is_border~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\change_color~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color[0]~0 .extended_lut = "off";
defparam \color[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \color[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N29
dffeas \color_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\color_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\color[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \color_counter[0] .is_wysiwyg = "true";
defparam \color_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N51
cyclonev_lcell_comb \color_counter[1]~1 (
// Equation(s):
// \color_counter[1]~1_combout  = ( color_counter[0] & ( color_counter[1] ) ) # ( !color_counter[0] & ( !color_counter[1] $ (((!\change_color~0_combout ) # (\is_border~q ))) ) )

	.dataa(!\change_color~0_combout ),
	.datab(gnd),
	.datac(!\is_border~q ),
	.datad(!color_counter[1]),
	.datae(gnd),
	.dataf(!color_counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_counter[1]~1 .extended_lut = "off";
defparam \color_counter[1]~1 .lut_mask = 64'h50AF50AF00FF00FF;
defparam \color_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N53
dffeas \color_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\color_counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \color_counter[1] .is_wysiwyg = "true";
defparam \color_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N6
cyclonev_lcell_comb \color[1]~2 (
// Equation(s):
// \color[1]~2_combout  = !color_counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!color_counter[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color[1]~2 .extended_lut = "off";
defparam \color[1]~2 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \color[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N8
dffeas \color[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\color[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\color[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[1]),
	.prn(vcc));
// synopsys translate_off
defparam \color[1] .is_wysiwyg = "true";
defparam \color[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N21
cyclonev_lcell_comb \pixel[1]~6 (
// Equation(s):
// \pixel[1]~6_combout  = ( \pixel~4_combout  & ( color[1] & ( (\pixel~0_combout  & (\pixel~3_combout  & (\pixel~2_combout  & \pixel~1_combout ))) ) ) )

	.dataa(!\pixel~0_combout ),
	.datab(!\pixel~3_combout ),
	.datac(!\pixel~2_combout ),
	.datad(!\pixel~1_combout ),
	.datae(!\pixel~4_combout ),
	.dataf(!color[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel[1]~6 .extended_lut = "off";
defparam \pixel[1]~6 .lut_mask = 64'h0000000000000001;
defparam \pixel[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N27
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \vga_controller|Div0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12 .lut_mask = 64'h00FF00FF00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N24
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13_combout  = ( \vga_controller|h_count [9] & ( \vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|h_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13 .lut_mask = 64'h0000000033333333;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N0
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \vga_controller|h_count [6] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( \vga_controller|h_count [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N3
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga_controller|h_count[7]~DUPLICATE_q )) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_4~10  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga_controller|h_count[7]~DUPLICATE_q )) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\vga_controller|h_count[7]~DUPLICATE_q ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000003535;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N6
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( GND ) + ( (!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga_controller|h_count[8]~DUPLICATE_q )) ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_4~14  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( GND ) + ( (!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\vga_controller|h_count[8]~DUPLICATE_q )) ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\vga_controller|h_count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FC3000000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N9
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( VCC ) + ( (\vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13_combout ) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12_combout ) ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[10]~13_combout ),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000AA000000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N12
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( \vga_controller|h_count [5] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( \vga_controller|h_count [5] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N3
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|h_count [6])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_5~10  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|h_count [6])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\vga_controller|h_count [6]),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000005F5;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N57
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout  ) )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10 .lut_mask = 64'h5555555500000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N18
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11_combout  = ( \vga_controller|h_count[8]~DUPLICATE_q  & ( \vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_controller|h_count[8]~DUPLICATE_q ),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11 .lut_mask = 64'h000000000000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N45
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|h_count[7]~DUPLICATE_q )) ) ) # ( 
// !\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout )) ) )

	.dataa(!\vga_controller|h_count[7]~DUPLICATE_q ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19 .lut_mask = 64'h03CF03CF11DD11DD;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N6
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_5~14  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N9
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11_combout ) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10_combout )))) ) + ( VCC ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~10_combout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[9]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000004777;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N12
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N27
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6_combout  = (\vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout  & !\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6 .lut_mask = 64'h4444444444444444;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N54
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N42
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\vga_controller|h_count[7]~DUPLICATE_q  & 
// \vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// \vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ) ) )

	.dataa(!\vga_controller|h_count[7]~DUPLICATE_q ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9 .lut_mask = 64'h0303030311111111;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N24
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \vga_controller|h_count [6] & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout )) 
// # (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout )))) ) ) # ( !\vga_controller|h_count [6] & 
// ( (!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout )) # (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout  & !\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout )))) ) )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h4744474447774777;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N30
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( \vga_controller|h_count [4] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( \vga_controller|h_count [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_controller|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000003333;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N33
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|h_count [5])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_6~10  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|h_count [5])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\vga_controller|h_count [5]),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000005F5;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N36
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_6~14  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N39
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9_combout ) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8_combout )))) ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[13]~9_combout ),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N42
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N21
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( \vga_controller|h_count [6] & ( \vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) 
// # ( !\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( \vga_controller|h_count [6] & ( (\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & \vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( !\vga_controller|h_count [6] & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout  & \vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\vga_controller|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.dataf(!\vga_controller|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h00000C0C03030F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N27
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|h_count [5]))) ) ) # ( 
// !\vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout  & ( (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\vga_controller|h_count [5])))) ) )

	.dataa(!\vga_controller|h_count [5]),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17 .lut_mask = 64'h00350035FF35FF35;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N30
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( \vga_controller|h_count [3] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( \vga_controller|h_count [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N33
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|h_count [4])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_7~10  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\vga_controller|h_count [4])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga_controller|h_count [4]),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N36
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_7~14  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N39
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|op_6~17_sumout )))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7_combout )) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6_combout ))) ) + ( VCC ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~6_combout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001D3F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N42
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N54
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout  & ( !\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N48
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout )) # (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|h_count [4]))) ) ) # ( !\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\vga_controller|h_count [4]),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16 .lut_mask = 64'h0F0F0F0F22772277;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N0
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( \vga_controller|h_count [2] ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_8~18  = CARRY(( \vga_controller|h_count [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N3
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga_controller|h_count [3])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_8~18  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga_controller|h_count [3])) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\vga_controller|h_count [3]),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000000000003535;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N6
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_8~10  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_8~14  = CARRY(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N21
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout  & ( !\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N24
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5_combout  = ( \vga_controller|h_count [5] & ( (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ))) ) ) # ( !\vga_controller|h_count [5] & ( (\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout  & (!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 64'h00300030003F003F;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N9
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_7~17_sumout )) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5_combout ) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4_combout )))) ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000ACA00000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N12
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N51
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout )) # (\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\vga_controller|h_count [4]))) ) )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\vga_controller|h_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3 .lut_mask = 64'h0000000027272727;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N57
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\vga_controller|h_count [3])) ) ) # ( !\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\vga_controller|h_count [3]),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14 .lut_mask = 64'h00FF00FF1D1D1D1D;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y78_N34
dffeas \vga_controller|h_count[1]~DUPLICATE (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_controller|h_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N30
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( \vga_controller|h_count[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga_controller|Div0|auto_generated|divider|divider|op_9~18  = CARRY(( \vga_controller|h_count[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N33
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( VCC ) + ( (!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga_controller|h_count [2])) ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_9~18  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_9~14  = CARRY(( VCC ) + ( (!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\vga_controller|h_count [2])) ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\vga_controller|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N36
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_9~14  ))
// \vga_controller|Div0|auto_generated|divider|divider|op_9~10  = CARRY(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N39
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|op_8~13_sumout )))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3_combout )) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) + ( VCC ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[25]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h000000000000353F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N42
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N27
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N18
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout )) # (\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\vga_controller|h_count [3]))) ) )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\vga_controller|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1 .lut_mask = 64'h0000000027272727;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15_combout  = ( \vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout )) # (\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\vga_controller|h_count [2]))) ) ) # ( !\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_9~13_sumout  ) )

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\vga_controller|h_count [2]),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15 .lut_mask = 64'h0F0F0F0F22772277;
defparam \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_10~18_cout  = CARRY(( \vga_controller|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|h_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000000000000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N3
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\vga_controller|Div0|auto_generated|divider|divider|op_9~17_sumout ))) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga_controller|h_count[1]~DUPLICATE_q )) ) + ( VCC ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga_controller|h_count[1]~DUPLICATE_q ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000000000001B1B;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N6
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_10~10_cout  = CARRY(( \vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15_combout  ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[33]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N9
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  & (\vga_controller|Div0|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1_combout ) # (\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0_combout )))) ) + ( VCC ) + ( 
// \vga_controller|Div0|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~0_combout ),
	.datad(!\vga_controller|Div0|auto_generated|divider|divider|StageOut[29]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller|Div0|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000000000002777;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N12
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller|Div0|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller|Div0|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N3
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_10~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N48
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N57
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout  = !\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout 

	.dataa(!\vga_controller|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N42
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_controller|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N6
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N57
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout  = ( !\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N54
cyclonev_lcell_comb \vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell (
// Equation(s):
// \vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout  = !\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout 

	.dataa(gnd),
	.datab(!\vga_controller|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell .extended_lut = "off";
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N9
cyclonev_lcell_comb \color[2]~1 (
// Equation(s):
// \color[2]~1_combout  = ( !color_counter[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!color_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color[2]~1 .extended_lut = "off";
defparam \color[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \color[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N10
dffeas \color[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\color[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\color[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[2]),
	.prn(vcc));
// synopsys translate_off
defparam \color[2] .is_wysiwyg = "true";
defparam \color[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N18
cyclonev_lcell_comb \pixel[2]~5 (
// Equation(s):
// \pixel[2]~5_combout  = ( color[2] & ( \pixel~4_combout  & ( (\pixel~0_combout  & (\pixel~3_combout  & (\pixel~1_combout  & \pixel~2_combout ))) ) ) )

	.dataa(!\pixel~0_combout ),
	.datab(!\pixel~3_combout ),
	.datac(!\pixel~1_combout ),
	.datad(!\pixel~2_combout ),
	.datae(!color[2]),
	.dataf(!\pixel~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel[2]~5 .extended_lut = "off";
defparam \pixel[2]~5 .lut_mask = 64'h0000000000000001;
defparam \pixel[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\vga_controller|Add2~1_sumout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pixel[2]~5_combout ,\pixel[1]~6_combout }),
	.portaaddr({line[4],line[3],line[2],line[1],line[0],col[6],col[5],col[4],col[3],col[2],col[1],col[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_controller|Add2~21_sumout ,\vga_controller|Add2~17_sumout ,\vga_controller|Add2~13_sumout ,\vga_controller|Add2~9_sumout ,\vga_controller|Add2~5_sumout ,\vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0] = ( !line[6] & ( \estado.constroi_quadro~q  ) )

	.dataa(!\estado.constroi_quadro~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!line[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h5555555500000000;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\vga_controller|Add2~1_sumout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pixel[2]~5_combout }),
	.portaaddr({line[5],line[4],line[3],line[2],line[1],line[0],col[6],\col[5]~DUPLICATE_q ,col[4],col[3],col[2],col[1],col[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller|Add2~25_sumout ,\vga_controller|Add2~21_sumout ,\vga_controller|Add2~17_sumout ,\vga_controller|Add2~13_sumout ,\vga_controller|Add2~9_sumout ,\vga_controller|Add2~5_sumout ,
\vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X25_Y78_N16
dffeas \vga_controller|h_count_d[9] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[9] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y79_N53
dffeas \vga_controller|h_count_d[7] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[7] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y79_N49
dffeas \vga_controller|h_count_d[8] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[8] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N22
dffeas \vga_controller|v_count_d[9] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[9] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N48
cyclonev_lcell_comb \vga_controller|drawarea~0 (
// Equation(s):
// \vga_controller|drawarea~0_combout  = ( !\vga_controller|v_count_d [9] & ( (!\vga_controller|h_count_d [9]) # ((!\vga_controller|h_count_d [7] & !\vga_controller|h_count_d [8])) ) )

	.dataa(gnd),
	.datab(!\vga_controller|h_count_d [9]),
	.datac(!\vga_controller|h_count_d [7]),
	.datad(!\vga_controller|h_count_d [8]),
	.datae(gnd),
	.dataf(!\vga_controller|v_count_d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|drawarea~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|drawarea~0 .extended_lut = "off";
defparam \vga_controller|drawarea~0 .lut_mask = 64'hFCCCFCCC00000000;
defparam \vga_controller|drawarea~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N1
dffeas \vga_controller|v_count_d[8] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[8] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y78_N47
dffeas \vga_controller|v_count_d[7] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[7] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y78_N23
dffeas \vga_controller|v_count_d[5] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[5] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y78_N17
dffeas \vga_controller|v_count_d[6] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[6] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N21
cyclonev_lcell_comb \vga_controller|synchronization~0 (
// Equation(s):
// \vga_controller|synchronization~0_combout  = ( \vga_controller|v_count_d [6] & ( (\vga_controller|v_count_d [8] & (\vga_controller|v_count_d [7] & \vga_controller|v_count_d [5])) ) )

	.dataa(gnd),
	.datab(!\vga_controller|v_count_d [8]),
	.datac(!\vga_controller|v_count_d [7]),
	.datad(!\vga_controller|v_count_d [5]),
	.datae(gnd),
	.dataf(!\vga_controller|v_count_d [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|synchronization~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|synchronization~0 .extended_lut = "off";
defparam \vga_controller|synchronization~0 .lut_mask = 64'h0000000000030003;
defparam \vga_controller|synchronization~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N0
cyclonev_lcell_comb \vga_controller|red[0]~0 (
// Equation(s):
// \vga_controller|red[0]~0_combout  = ( \vga_controller|drawarea~0_combout  & ( !\vga_controller|synchronization~0_combout  & ( (!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & 
// ((\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & (\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 )) ) ) )

	.dataa(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(gnd),
	.datae(!\vga_controller|drawarea~0_combout ),
	.dataf(!\vga_controller|synchronization~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|red[0]~0 .extended_lut = "off";
defparam \vga_controller|red[0]~0 .lut_mask = 64'h00001B1B00000000;
defparam \vga_controller|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\vga_controller|Add2~1_sumout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pixel[1]~6_combout }),
	.portaaddr({line[5],line[4],line[3],line[2],line[1],line[0],col[6],\col[5]~DUPLICATE_q ,col[4],col[3],col[2],col[1],col[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller|Add2~25_sumout ,\vga_controller|Add2~21_sumout ,\vga_controller|Add2~17_sumout ,\vga_controller|Add2~13_sumout ,\vga_controller|Add2~9_sumout ,\vga_controller|Add2~5_sumout ,
\vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N39
cyclonev_lcell_comb \vga_controller|green[0]~0 (
// Equation(s):
// \vga_controller|green[0]~0_combout  = ( \vga_controller|drawarea~0_combout  & ( !\vga_controller|synchronization~0_combout  & ( (!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & 
// ((\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & (\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout )) ) ) )

	.dataa(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(gnd),
	.datac(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\vga_controller|drawarea~0_combout ),
	.dataf(!\vga_controller|synchronization~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|green[0]~0 .extended_lut = "off";
defparam \vga_controller|green[0]~0 .lut_mask = 64'h00000F5500000000;
defparam \vga_controller|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \color[0]~3 (
// Equation(s):
// \color[0]~3_combout  = ( !color_counter[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!color_counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color[0]~3 .extended_lut = "off";
defparam \color[0]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \color[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N26
dffeas \color[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\color[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\color[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color[0]),
	.prn(vcc));
// synopsys translate_off
defparam \color[0] .is_wysiwyg = "true";
defparam \color[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N0
cyclonev_lcell_comb \pixel[0]~7 (
// Equation(s):
// \pixel[0]~7_combout  = ( \pixel~1_combout  & ( color[0] & ( (\pixel~0_combout  & (\pixel~2_combout  & (\pixel~4_combout  & \pixel~3_combout ))) ) ) )

	.dataa(!\pixel~0_combout ),
	.datab(!\pixel~2_combout ),
	.datac(!\pixel~4_combout ),
	.datad(!\pixel~3_combout ),
	.datae(!\pixel~1_combout ),
	.dataf(!color[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixel[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixel[0]~7 .extended_lut = "off";
defparam \pixel[0]~7 .lut_mask = 64'h0000000000000001;
defparam \pixel[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\vga_controller|Add2~1_sumout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\pixel[0]~7_combout }),
	.portaaddr({line[5],line[4],line[3],line[2],line[1],line[0],col[6],\col[5]~DUPLICATE_q ,col[4],col[3],col[2],col[1],col[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller|Add2~25_sumout ,\vga_controller|Add2~21_sumout ,\vga_controller|Add2~17_sumout ,\vga_controller|Add2~13_sumout ,\vga_controller|Add2~9_sumout ,\vga_controller|Add2~5_sumout ,
\vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\vga_controller|Add2~1_sumout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\pixel[0]~7_combout }),
	.portaaddr({line[4],line[3],line[2],line[1],line[0],col[6],col[5],col[4],col[3],col[2],col[1],col[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_controller|Add2~21_sumout ,\vga_controller|Add2~17_sumout ,\vga_controller|Add2~13_sumout ,\vga_controller|Add2~9_sumout ,\vga_controller|Add2~5_sumout ,\vga_controller|Div0|auto_generated|divider|divider|op_4~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_5~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout ,
\vga_controller|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout ,\vga_controller|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 12288;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N12
cyclonev_lcell_comb \vga_controller|blue[0]~0 (
// Equation(s):
// \vga_controller|blue[0]~0_combout  = ( \vga_controller|drawarea~0_combout  & ( !\vga_controller|synchronization~0_combout  & ( (!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & 
// (\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0] & ((\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) )

	.dataa(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\vga_controller|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(gnd),
	.datae(!\vga_controller|drawarea~0_combout ),
	.dataf(!\vga_controller|synchronization~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|blue[0]~0 .extended_lut = "off";
defparam \vga_controller|blue[0]~0 .lut_mask = 64'h0000272700000000;
defparam \vga_controller|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N48
cyclonev_lcell_comb \vga_controller|h_count_d[6]~feeder (
// Equation(s):
// \vga_controller|h_count_d[6]~feeder_combout  = \vga_controller|h_count [6]

	.dataa(!\vga_controller|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|h_count_d[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|h_count_d[6]~feeder .extended_lut = "off";
defparam \vga_controller|h_count_d[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga_controller|h_count_d[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N49
dffeas \vga_controller|h_count_d[6] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|h_count_d[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[6] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N51
cyclonev_lcell_comb \vga_controller|synchronization~2 (
// Equation(s):
// \vga_controller|synchronization~2_combout  = (!\vga_controller|h_count_d [9]) # ((!\vga_controller|h_count_d [7]) # (\vga_controller|h_count_d [8]))

	.dataa(gnd),
	.datab(!\vga_controller|h_count_d [9]),
	.datac(!\vga_controller|h_count_d [8]),
	.datad(!\vga_controller|h_count_d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|synchronization~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|synchronization~2 .extended_lut = "off";
defparam \vga_controller|synchronization~2 .lut_mask = 64'hFFCFFFCFFFCFFFCF;
defparam \vga_controller|synchronization~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N16
dffeas \vga_controller|h_count_d[4] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[4] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y76_N4
dffeas \vga_controller|h_count_d[2] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[2] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N49
dffeas \vga_controller|h_count_d[5] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[5] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N26
dffeas \vga_controller|h_count_d[3] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[3] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y78_N22
dffeas \vga_controller|h_count_d[1] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[1] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N20
dffeas \vga_controller|h_count_d[0] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|h_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|h_count_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|h_count_d[0] .is_wysiwyg = "true";
defparam \vga_controller|h_count_d[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \vga_controller|synchronization~1 (
// Equation(s):
// \vga_controller|synchronization~1_combout  = ( \vga_controller|h_count_d [3] & ( !\vga_controller|h_count_d [4] ) ) # ( !\vga_controller|h_count_d [3] & ( (!\vga_controller|h_count_d [4]) # ((!\vga_controller|h_count_d [2] & ((!\vga_controller|h_count_d 
// [1]) # (!\vga_controller|h_count_d [0])))) ) )

	.dataa(!\vga_controller|h_count_d [1]),
	.datab(!\vga_controller|h_count_d [2]),
	.datac(!\vga_controller|h_count_d [4]),
	.datad(!\vga_controller|h_count_d [0]),
	.datae(gnd),
	.dataf(!\vga_controller|h_count_d [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|synchronization~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|synchronization~1 .extended_lut = "off";
defparam \vga_controller|synchronization~1 .lut_mask = 64'hFCF8FCF8F0F0F0F0;
defparam \vga_controller|synchronization~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \vga_controller|synchronization~5 (
// Equation(s):
// \vga_controller|synchronization~5_combout  = ( !\vga_controller|h_count_d [5] & ( ((!\vga_controller|h_count_d [6] & (\vga_controller|synchronization~1_combout ))) # (\vga_controller|synchronization~2_combout ) ) ) # ( \vga_controller|h_count_d [5] & ( 
// ((\vga_controller|h_count_d [6] & (\vga_controller|h_count_d [4] & ((\vga_controller|h_count_d [3]) # (\vga_controller|h_count_d [2]))))) # (\vga_controller|synchronization~2_combout ) ) )

	.dataa(!\vga_controller|h_count_d [6]),
	.datab(!\vga_controller|synchronization~2_combout ),
	.datac(!\vga_controller|h_count_d [4]),
	.datad(!\vga_controller|h_count_d [2]),
	.datae(!\vga_controller|h_count_d [5]),
	.dataf(!\vga_controller|h_count_d [3]),
	.datag(!\vga_controller|synchronization~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|synchronization~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|synchronization~5 .extended_lut = "on";
defparam \vga_controller|synchronization~5 .lut_mask = 64'h3B3B33373B3B3737;
defparam \vga_controller|synchronization~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N55
dffeas \vga_controller|v_count_d[0] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[0] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N24
cyclonev_lcell_comb \vga_controller|v_count_d[3]~feeder (
// Equation(s):
// \vga_controller|v_count_d[3]~feeder_combout  = ( \vga_controller|v_count[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller|v_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|v_count_d[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|v_count_d[3]~feeder .extended_lut = "off";
defparam \vga_controller|v_count_d[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_controller|v_count_d[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N26
dffeas \vga_controller|v_count_d[3] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_controller|v_count_d[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[3] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y78_N20
dffeas \vga_controller|v_count_d[2] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[2] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y78_N47
dffeas \vga_controller|v_count_d[4] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[4] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N18
cyclonev_lcell_comb \vga_controller|synchronization~3 (
// Equation(s):
// \vga_controller|synchronization~3_combout  = ( \vga_controller|v_count_d [2] & ( !\vga_controller|v_count_d [4] & ( (\vga_controller|v_count_d [3] & !\vga_controller|v_count_d [9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller|v_count_d [3]),
	.datad(!\vga_controller|v_count_d [9]),
	.datae(!\vga_controller|v_count_d [2]),
	.dataf(!\vga_controller|v_count_d [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|synchronization~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|synchronization~3 .extended_lut = "off";
defparam \vga_controller|synchronization~3 .lut_mask = 64'h00000F0000000000;
defparam \vga_controller|synchronization~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y79_N23
dffeas \vga_controller|v_count_d[1] (
	.clk(\vga_controller|divider|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_controller|v_count[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller|v_count_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller|v_count_d[1] .is_wysiwyg = "true";
defparam \vga_controller|v_count_d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N21
cyclonev_lcell_comb \vga_controller|synchronization~4 (
// Equation(s):
// \vga_controller|synchronization~4_combout  = ( \vga_controller|v_count_d [1] & ( \vga_controller|synchronization~0_combout  & ( (!\vga_controller|synchronization~3_combout ) # (\vga_controller|v_count_d [0]) ) ) ) # ( !\vga_controller|v_count_d [1] & ( 
// \vga_controller|synchronization~0_combout  & ( (!\vga_controller|v_count_d [0]) # (!\vga_controller|synchronization~3_combout ) ) ) ) # ( \vga_controller|v_count_d [1] & ( !\vga_controller|synchronization~0_combout  ) ) # ( !\vga_controller|v_count_d [1] 
// & ( !\vga_controller|synchronization~0_combout  ) )

	.dataa(!\vga_controller|v_count_d [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_controller|synchronization~3_combout ),
	.datae(!\vga_controller|v_count_d [1]),
	.dataf(!\vga_controller|synchronization~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller|synchronization~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller|synchronization~4 .extended_lut = "off";
defparam \vga_controller|synchronization~4 .lut_mask = 64'hFFFFFFFFFFAAFF55;
defparam \vga_controller|synchronization~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
