# Hi! I'm Ruben! This is my project page.

# Software Engineering Project: Data Royale
[Github Link](https://github.com/Herxity/SWE2024)

# Embedded Systems Projects
## [GRISC Microprocessor](https://github.com/Herxity/Herxity.github.io/blob/3b46cbfc1ecfe9202b216c69bd263a1b0e1240cc/Embedded%20Systems%20Lab%205.pdf)
Deployed on a Zybo Zynq-7 interfacing with VGA and UART

Fully equipped with a Controller, ALU, Clock Dividers, Debouncers, UART interface, VGA interface, Registers, and instruction memory

Accepts GRISC assembly instructions

Designed in VHDL using Xilinx Vivado

[Lab 1 Clocks and Counters](https://github.com/Herxity/Herxity.github.io/blob/e3187fdcd2914315d0abf00d27fcb534fd366d29/Embedded%20Systems%20Lab%201.pdf)

[Lab 2 ALU](https://github.com/Herxity/Herxity.github.io/blob/725851211bf12117a1fa5471693f22e9ba35cc60/Embedded%20Systems%20Lab%202.pdf)

[Lab 3 UART Protocol](https://github.com/Herxity/Herxity.github.io/blob/a26786e3334c1e58c097917904643432dc9f89bd/Embedded%20Systems%20Lab%203.pdf)

[Lab 4 VGA Protocol](https://github.com/Herxity/Herxity.github.io/blob/18ed6d109c1c8985cc6436f383d73ec7843791a8/Embedded%20Systems%20Lab%204.pdf)

[Lab 5 GRISC Microprocessor](https://github.com/Herxity/Herxity.github.io/blob/3b46cbfc1ecfe9202b216c69bd263a1b0e1240cc/Embedded%20Systems%20Lab%205.pdf)
# Machine Learning Project
[Final Paper](https://github.com/Herxity/Herxity.github.io/blob/618d5d56cff0e5719fc9b009dcec37b9ef1cb01f/Multimodal%20Sensing%20Systems%20Final%20Project%20Paper.pdf)

[Video Presentation](https://youtu.be/0V44hF6qgM8)

[Video Demo](https://youtube.com/shorts/aYAiYyTyP3w?feature=share)
