// Verilog memory initialization from: build/sorting_test.bin
// Generated by bin_to_verilog_mem.py
// Base address: 0x00000000

00000797
0b078793
0007a583
0047a603
0087a683
00c7a703
0107a783
fe010113
00b12623
00c12823
00d12a23
00e12c23
00f12e23
00c10593
01c10613
00058793
0007a703
0047a683
00e6d663
00d7a023
00e7a223
00478793
fec794e3
ffc78613
fcb61ee3
00c12703
000017b7
00001637
00e7a023
01012703
00e62223
01412683
00001737
00d7a423
01812583
000016b7
000017b7
00b72623
01c12583
abcdf737
f0070713
00b6a823
00e7aa23
0000006f

// End of program (176 bytes, 44 words)
