<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UART Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">UART Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___u_a_r_t___register___accessor___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___accessor___macros.html">UART - Register accessor macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_a_r_t___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___masks.html">UART Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html">UART_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(0x4006A000u)</td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(0x4006B000u)</td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9998d643534960b684d45a60b998421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>&#160;&#160;&#160;(0x4006C000u)</td></tr>
<tr class="separator:gac9998d643534960b684d45a60b998421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>&#160;&#160;&#160;(0x4006D000u)</td></tr>
<tr class="separator:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td></tr>
<tr class="separator:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf42d0466618b9209401839e1af9b3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gadf42d0466618b9209401839e1af9b3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(0x400EA000u)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680f97e081544c697ee071702b2de587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga680f97e081544c697ee071702b2de587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(0x400EB000u)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0110558cde93abab79b033e3caf755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gace0110558cde93abab79b033e3caf755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6561447356c229be264fa294e6cb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79">UART_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>, <a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a> }</td></tr>
<tr class="separator:gacc6561447356c229be264fa294e6cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17">UART_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>, <a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a> }</td></tr>
<tr class="separator:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84932f7830684ae87059a8343f90095b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga84932f7830684ae87059a8343f90095b">UART_RX_TX_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a> }</td></tr>
<tr class="separator:ga84932f7830684ae87059a8343f90095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f41ca62f0d44fb9c422d8cb59e4b73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0f41ca62f0d44fb9c422d8cb59e4b73d">UART_ERR_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a> }</td></tr>
<tr class="separator:ga0f41ca62f0d44fb9c422d8cb59e4b73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b216695d91eebd76957efbbf1abd00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7b216695d91eebd76957efbbf1abd00d">UART_LON_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a> }</td></tr>
<tr class="separator:ga7b216695d91eebd76957efbbf1abd00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(0x4006A000u)</td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(0x4006B000u)</td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9998d643534960b684d45a60b998421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>&#160;&#160;&#160;(0x4006C000u)</td></tr>
<tr class="separator:gac9998d643534960b684d45a60b998421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>&#160;&#160;&#160;(0x4006D000u)</td></tr>
<tr class="separator:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td></tr>
<tr class="separator:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(0x400EA000u)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(0x400EB000u)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(0x4006A000u)</td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(0x4006B000u)</td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9998d643534960b684d45a60b998421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>&#160;&#160;&#160;(0x4006C000u)</td></tr>
<tr class="separator:gac9998d643534960b684d45a60b998421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>&#160;&#160;&#160;(0x4006D000u)</td></tr>
<tr class="separator:ga2eff3896840fdf741bd67d2d7fe99a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td></tr>
<tr class="separator:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf42d0466618b9209401839e1af9b3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gadf42d0466618b9209401839e1af9b3c4">UART3_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td></tr>
<tr class="separator:gadf42d0466618b9209401839e1af9b3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(0x400EA000u)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680f97e081544c697ee071702b2de587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga680f97e081544c697ee071702b2de587">UART4_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td></tr>
<tr class="separator:ga680f97e081544c697ee071702b2de587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(0x400EB000u)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0110558cde93abab79b033e3caf755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gace0110558cde93abab79b033e3caf755">UART5_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td></tr>
<tr class="separator:gace0110558cde93abab79b033e3caf755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6561447356c229be264fa294e6cb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79">UART_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>, <a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a> }</td></tr>
<tr class="separator:gacc6561447356c229be264fa294e6cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17">UART_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>, <a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a> }</td></tr>
<tr class="separator:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84932f7830684ae87059a8343f90095b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga84932f7830684ae87059a8343f90095b">UART_RX_TX_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a> }</td></tr>
<tr class="separator:ga84932f7830684ae87059a8343f90095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f41ca62f0d44fb9c422d8cb59e4b73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0f41ca62f0d44fb9c422d8cb59e4b73d">UART_ERR_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a> }</td></tr>
<tr class="separator:ga0f41ca62f0d44fb9c422d8cb59e4b73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b216695d91eebd76957efbbf1abd00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7b216695d91eebd76957efbbf1abd00d">UART_LON_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>, 0, 0, 0, 0, 0 }</td></tr>
<tr class="separator:ga7b216695d91eebd76957efbbf1abd00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(0x4006A000u)</td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td></tr>
<tr class="separator:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(0x4006B000u)</td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td></tr>
<tr class="separator:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9998d643534960b684d45a60b998421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>&#160;&#160;&#160;(0x4006C000u)</td></tr>
<tr class="separator:gac9998d643534960b684d45a60b998421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="separator:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6561447356c229be264fa294e6cb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#gacc6561447356c229be264fa294e6cb79">UART_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>}</td></tr>
<tr class="separator:gacc6561447356c229be264fa294e6cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7b34a38b9492a1e1007b2f66383aef17">UART_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>, <a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>}</td></tr>
<tr class="separator:ga7b34a38b9492a1e1007b2f66383aef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga24cbd8104c4451499cb16563e8b12b87"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></td></tr>
<tr class="separator:ga24cbd8104c4451499cb16563e8b12b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cbd8104c4451499cb16563e8b12b87"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></td></tr>
<tr class="separator:ga24cbd8104c4451499cb16563e8b12b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cbd8104c4451499cb16563e8b12b87"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></td></tr>
<tr class="separator:ga24cbd8104c4451499cb16563e8b12b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08225">8225</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08516">8516</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12969">12969</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13396">13396</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7a07348b4332ff6b88abf6092347deba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a07348b4332ff6b88abf6092347deba">&#9670;&nbsp;</a></span>UART0_BASE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(0x4006A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08223">8223</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7a07348b4332ff6b88abf6092347deba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a07348b4332ff6b88abf6092347deba">&#9670;&nbsp;</a></span>UART0_BASE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(0x4006A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08514">8514</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga7a07348b4332ff6b88abf6092347deba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a07348b4332ff6b88abf6092347deba">&#9670;&nbsp;</a></span>UART0_BASE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(0x4006A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12967">12967</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7a07348b4332ff6b88abf6092347deba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a07348b4332ff6b88abf6092347deba">&#9670;&nbsp;</a></span>UART0_BASE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(0x4006A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13394">13394</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga50a02c91ffbd11fa7b4f0c33fe585199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a02c91ffbd11fa7b4f0c33fe585199">&#9670;&nbsp;</a></span>UART0_BASE_PTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08226">8226</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga50a02c91ffbd11fa7b4f0c33fe585199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a02c91ffbd11fa7b4f0c33fe585199">&#9670;&nbsp;</a></span>UART0_BASE_PTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12970">12970</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga50a02c91ffbd11fa7b4f0c33fe585199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a02c91ffbd11fa7b4f0c33fe585199">&#9670;&nbsp;</a></span>UART0_BASE_PTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13397">13397</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08230">8230</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08520">8520</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12974">12974</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13401">13401</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383bf0c4670c3a7fa72df80f66331a46">&#9670;&nbsp;</a></span>UART1_BASE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(0x4006B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08228">8228</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383bf0c4670c3a7fa72df80f66331a46">&#9670;&nbsp;</a></span>UART1_BASE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(0x4006B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08518">8518</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383bf0c4670c3a7fa72df80f66331a46">&#9670;&nbsp;</a></span>UART1_BASE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(0x4006B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12972">12972</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383bf0c4670c3a7fa72df80f66331a46">&#9670;&nbsp;</a></span>UART1_BASE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(0x4006B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13399">13399</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafb5b1236c1cdf2d9a6464251b791030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5b1236c1cdf2d9a6464251b791030c">&#9670;&nbsp;</a></span>UART1_BASE_PTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08231">8231</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafb5b1236c1cdf2d9a6464251b791030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5b1236c1cdf2d9a6464251b791030c">&#9670;&nbsp;</a></span>UART1_BASE_PTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12975">12975</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafb5b1236c1cdf2d9a6464251b791030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5b1236c1cdf2d9a6464251b791030c">&#9670;&nbsp;</a></span>UART1_BASE_PTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13402">13402</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">&#9670;&nbsp;</a></span>UART2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08235">8235</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">&#9670;&nbsp;</a></span>UART2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08524">8524</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">&#9670;&nbsp;</a></span>UART2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12979">12979</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">&#9670;&nbsp;</a></span>UART2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13406">13406</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac9998d643534960b684d45a60b998421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9998d643534960b684d45a60b998421">&#9670;&nbsp;</a></span>UART2_BASE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE&#160;&#160;&#160;(0x4006C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08233">8233</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac9998d643534960b684d45a60b998421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9998d643534960b684d45a60b998421">&#9670;&nbsp;</a></span>UART2_BASE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE&#160;&#160;&#160;(0x4006C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08522">8522</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gac9998d643534960b684d45a60b998421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9998d643534960b684d45a60b998421">&#9670;&nbsp;</a></span>UART2_BASE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE&#160;&#160;&#160;(0x4006C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12977">12977</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac9998d643534960b684d45a60b998421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9998d643534960b684d45a60b998421">&#9670;&nbsp;</a></span>UART2_BASE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE&#160;&#160;&#160;(0x4006C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART2 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13404">13404</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga75ca2ea4e490b3c1c7aa55fc9c25cd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">&#9670;&nbsp;</a></span>UART2_BASE_PTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08236">8236</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga75ca2ea4e490b3c1c7aa55fc9c25cd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">&#9670;&nbsp;</a></span>UART2_BASE_PTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12980">12980</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga75ca2ea4e490b3c1c7aa55fc9c25cd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">&#9670;&nbsp;</a></span>UART2_BASE_PTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13407">13407</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga961726a611b38bcaf61f3d598b0a59ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961726a611b38bcaf61f3d598b0a59ec">&#9670;&nbsp;</a></span>UART3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08528">8528</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga961726a611b38bcaf61f3d598b0a59ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961726a611b38bcaf61f3d598b0a59ec">&#9670;&nbsp;</a></span>UART3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12984">12984</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga961726a611b38bcaf61f3d598b0a59ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961726a611b38bcaf61f3d598b0a59ec">&#9670;&nbsp;</a></span>UART3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13411">13411</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2eff3896840fdf741bd67d2d7fe99a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eff3896840fdf741bd67d2d7fe99a34">&#9670;&nbsp;</a></span>UART3_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE&#160;&#160;&#160;(0x4006D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08526">8526</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga2eff3896840fdf741bd67d2d7fe99a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eff3896840fdf741bd67d2d7fe99a34">&#9670;&nbsp;</a></span>UART3_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE&#160;&#160;&#160;(0x4006D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12982">12982</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2eff3896840fdf741bd67d2d7fe99a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eff3896840fdf741bd67d2d7fe99a34">&#9670;&nbsp;</a></span>UART3_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE&#160;&#160;&#160;(0x4006D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART3 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13409">13409</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadf42d0466618b9209401839e1af9b3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf42d0466618b9209401839e1af9b3c4">&#9670;&nbsp;</a></span>UART3_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12985">12985</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadf42d0466618b9209401839e1af9b3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf42d0466618b9209401839e1af9b3c4">&#9670;&nbsp;</a></span>UART3_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13412">13412</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08532">8532</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12989">12989</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13416">13416</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(0x400EA000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08530">8530</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(0x400EA000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12987">12987</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(0x400EA000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART4 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13414">13414</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga680f97e081544c697ee071702b2de587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga680f97e081544c697ee071702b2de587">&#9670;&nbsp;</a></span>UART4_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12990">12990</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga680f97e081544c697ee071702b2de587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga680f97e081544c697ee071702b2de587">&#9670;&nbsp;</a></span>UART4_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13417">13417</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08536">8536</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12994">12994</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13421">13421</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(0x400EB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l08534">8534</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(0x400EB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12992">12992</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(0x400EB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral UART5 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13419">13419</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gace0110558cde93abab79b033e3caf755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace0110558cde93abab79b033e3caf755">&#9670;&nbsp;</a></span>UART5_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12995">12995</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gace0110558cde93abab79b033e3caf755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace0110558cde93abab79b033e3caf755">&#9670;&nbsp;</a></span>UART5_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13422">13422</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacc6561447356c229be264fa294e6cb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6561447356c229be264fa294e6cb79">&#9670;&nbsp;</a></span>UART_BASE_ADDRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08238">8238</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacc6561447356c229be264fa294e6cb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6561447356c229be264fa294e6cb79">&#9670;&nbsp;</a></span>UART_BASE_ADDRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>, <a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12997">12997</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacc6561447356c229be264fa294e6cb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6561447356c229be264fa294e6cb79">&#9670;&nbsp;</a></span>UART_BASE_ADDRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>, <a class="el" href="hw__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>, <a class="el" href="hw__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>, <a class="el" href="hw__memmap_8h.html#a2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13424">13424</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7b34a38b9492a1e1007b2f66383aef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b34a38b9492a1e1007b2f66383aef17">&#9670;&nbsp;</a></span>UART_BASE_PTRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>, <a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>}</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l08240">8240</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7b34a38b9492a1e1007b2f66383aef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b34a38b9492a1e1007b2f66383aef17">&#9670;&nbsp;</a></span>UART_BASE_PTRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>, <a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12999">12999</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7b34a38b9492a1e1007b2f66383aef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b34a38b9492a1e1007b2f66383aef17">&#9670;&nbsp;</a></span>UART_BASE_PTRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group__cpu__cc2538__uart.html#ga87890531f78a589425745d6be8c7488c">UART0</a>, <a class="el" href="group__cpu__cc2538__uart.html#ga1eeb3ba2f8096ea55ce97ff7793673db">UART1</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>, <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of UART peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13426">13426</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0f41ca62f0d44fb9c422d8cb59e4b73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f41ca62f0d44fb9c422d8cb59e4b73d">&#9670;&nbsp;</a></span>UART_ERR_IRQS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ERR_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13002">13002</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0f41ca62f0d44fb9c422d8cb59e4b73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f41ca62f0d44fb9c422d8cb59e4b73d">&#9670;&nbsp;</a></span>UART_ERR_IRQS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ERR_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df">UART0_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33">UART1_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b">UART2_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c">UART3_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b">UART4_ERR_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8">UART5_ERR_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13429">13429</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7b216695d91eebd76957efbbf1abd00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b216695d91eebd76957efbbf1abd00d">&#9670;&nbsp;</a></span>UART_LON_IRQS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LON_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>, 0, 0, 0, 0, 0 }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13003">13003</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7b216695d91eebd76957efbbf1abd00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b216695d91eebd76957efbbf1abd00d">&#9670;&nbsp;</a></span>UART_LON_IRQS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LON_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8">UART0_LON_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13430">13430</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga84932f7830684ae87059a8343f90095b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84932f7830684ae87059a8343f90095b">&#9670;&nbsp;</a></span>UART_RX_TX_IRQS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RX_TX_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the UART peripheral type </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l13001">13001</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga84932f7830684ae87059a8343f90095b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84932f7830684ae87059a8343f90095b">&#9670;&nbsp;</a></span>UART_RX_TX_IRQS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RX_TX_IRQS&#160;&#160;&#160;{ <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d">UART0_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c">UART1_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f">UART2_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864">UART3_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75">UART4_RX_TX_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120">UART5_RX_TX_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the UART peripheral type </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l13428">13428</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga24cbd8104c4451499cb16563e8b12b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24cbd8104c4451499cb16563e8b12b87">&#9670;&nbsp;</a></span>UART_MemMapPtr <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> * <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga24cbd8104c4451499cb16563e8b12b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24cbd8104c4451499cb16563e8b12b87">&#9670;&nbsp;</a></span>UART_MemMapPtr <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> * <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga24cbd8104c4451499cb16563e8b12b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24cbd8104c4451499cb16563e8b12b87">&#9670;&nbsp;</a></span>UART_MemMapPtr <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> * <a class="el" href="group___u_a_r_t___peripheral___access___layer.html#ga24cbd8104c4451499cb16563e8b12b87">UART_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:54 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
