strict digraph "" {
	node [label="\N"];
	"49:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f07d6869350>",
		fillcolor=springgreen,
		label="49:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"49:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6869d50>",
		fillcolor=turquoise,
		label="49:BL
tdatao <= 32'hzzzzzzzz;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f07d6869d90>]",
		style=filled,
		typ=Block];
	"49:IF" -> "49:BL"	 [cond="['sel']",
		label="(sel == 1'b0)",
		lineno=49];
	"33:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895310>",
		fillcolor=turquoise,
		label="33:BL
tio_o <= 32'h00000000;
io_mode <= 32'h00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f07d6869fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f07d6895190>]",
		style=filled,
		typ=Block];
	"Leaf_32:AL"	 [def_var="['tdatao', 'io_mode', 'tio_o']",
		label="Leaf_32:AL"];
	"33:BL" -> "Leaf_32:AL"	 [cond="[]",
		lineno=None];
	"44:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895490>",
		fillcolor=turquoise,
		label="44:BL
tio_o <= datai;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f07d6895350>]",
		style=filled,
		typ=Block];
	"44:BL" -> "Leaf_32:AL"	 [cond="[]",
		lineno=None];
	"43:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f07d68954d0>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"43:IF" -> "49:IF"	 [cond="['w_n', 'sel']",
		label="!(((w_n == 0) && (sel == 1'b1)))",
		lineno=43];
	"43:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895510>",
		fillcolor=turquoise,
		label="43:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"43:IF" -> "43:BL"	 [cond="['w_n', 'sel']",
		label="((w_n == 0) && (sel == 1'b1))",
		lineno=43];
	"37:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f07d6895a90>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:IF" -> "43:IF"	 [cond="['w_n', 'sel']",
		label="!(((w_n == 1) && (sel == 1'b1)))",
		lineno=37];
	"37:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895ad0>",
		fillcolor=turquoise,
		label="37:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"37:IF" -> "37:BL"	 [cond="['w_n', 'sel']",
		label="((w_n == 1) && (sel == 1'b1))",
		lineno=37];
	"46:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895590>",
		fillcolor=turquoise,
		label="46:BL
io_mode <= datai;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f07d68955d0>]",
		style=filled,
		typ=Block];
	"46:BL" -> "Leaf_32:AL"	 [cond="[]",
		lineno=None];
	"33:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f07d68a8350>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "33:BL"	 [cond="['rst_n']",
		label="(rst_n == 0)",
		lineno=33];
	"33:IF" -> "37:IF"	 [cond="['rst_n']",
		label="!((rst_n == 0))",
		lineno=33];
	"40:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895b50>",
		fillcolor=turquoise,
		label="40:BL
tdatao <= io_mode;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f07d6895b90>]",
		style=filled,
		typ=Block];
	"40:BL" -> "Leaf_32:AL"	 [cond="[]",
		lineno=None];
	"44:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f07d6895550>",
		fillcolor=springgreen,
		label="44:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"44:IF" -> "44:BL"	 [cond="['addr']",
		label="(addr[3:0] > 4'h0)",
		lineno=44];
	"44:IF" -> "46:BL"	 [cond="['addr']",
		label="!((addr[3:0] > 4'h0))",
		lineno=44];
	"32:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d68a8450>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"32:BL" -> "33:IF"	 [cond="[]",
		lineno=None];
	"38:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f07d6895d10>",
		fillcolor=turquoise,
		label="38:BL
tdatao <= io_i & ~io_mode;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f07d6895d50>]",
		style=filled,
		typ=Block];
	"38:BL" -> "Leaf_32:AL"	 [cond="[]",
		lineno=None];
	"32:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f07d68a84d0>",
		clk_sens=True,
		fillcolor=gold,
		label="32:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'w_n', 'datai', 'addr', 'io_i', 'sel', 'io_mode']"];
	"32:AL" -> "32:BL"	 [cond="[]",
		lineno=None];
	"38:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f07d6895b10>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:BL" -> "38:IF"	 [cond="[]",
		lineno=None];
	"43:BL" -> "44:IF"	 [cond="[]",
		lineno=None];
	"49:BL" -> "Leaf_32:AL"	 [cond="[]",
		lineno=None];
	"38:IF" -> "40:BL"	 [cond="['addr']",
		label="!((addr[3:0] > 4'h0))",
		lineno=38];
	"38:IF" -> "38:BL"	 [cond="['addr']",
		label="(addr[3:0] > 4'h0)",
		lineno=38];
}
