--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_secondary.twx brainwars_secondary.ncd -o
brainwars_secondary.twr brainwars_secondary.pcf -ucf brainwars_secondary.ucf

Design file:              brainwars_secondary.ncd
Physical constraint file: brainwars_secondary.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |   10.798(R)|      SLOW  |   -3.131(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    8.322(R)|      SLOW  |   -1.534(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         7.868(R)|      SLOW  |         4.154(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         7.199(R)|      SLOW  |         3.740(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |         8.958(R)|      SLOW  |         4.827(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |         8.944(R)|      SLOW  |         4.805(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |         8.538(R)|      SLOW  |         4.548(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |         8.076(R)|      SLOW  |         4.235(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |         8.729(R)|      SLOW  |         4.707(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |         8.498(R)|      SLOW  |         4.550(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |         8.579(R)|      SLOW  |         4.588(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |         8.375(R)|      SLOW  |         4.405(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |         8.679(R)|      SLOW  |         4.605(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |         8.720(R)|      SLOW  |         4.661(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         7.293(R)|      SLOW  |         3.828(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.690(R)|      SLOW  |         3.901(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.075(R)|      SLOW  |         3.688(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.776|         |         |         |
note_in<0>     |         |    5.645|         |         |
note_in<1>     |         |    5.645|         |         |
note_in<2>     |         |    5.645|         |         |
note_in<3>     |         |    5.645|         |         |
note_in<4>     |         |    5.645|         |         |
note_in<5>     |         |    5.645|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.408|    0.408|
note_in<1>     |         |         |    0.242|    0.242|
note_in<2>     |         |         |    0.380|    0.380|
note_in<3>     |         |         |   -0.071|   -0.071|
note_in<4>     |         |         |    0.144|    0.144|
note_in<5>     |         |         |    0.053|    0.053|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.169|    0.169|
note_in<1>     |         |         |    0.052|    0.052|
note_in<2>     |         |         |    0.190|    0.190|
note_in<3>     |         |         |   -0.261|   -0.261|
note_in<4>     |         |         |   -0.046|   -0.046|
note_in<5>     |         |         |   -0.137|   -0.137|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.229|    0.229|
note_in<1>     |         |         |    0.033|    0.033|
note_in<2>     |         |         |    0.171|    0.171|
note_in<3>     |         |         |   -0.280|   -0.280|
note_in<4>     |         |         |   -0.065|   -0.065|
note_in<5>     |         |         |   -0.156|   -0.156|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.657|    0.657|
note_in<1>     |         |         |    0.461|    0.461|
note_in<2>     |         |         |    0.572|    0.572|
note_in<3>     |         |         |    0.073|    0.073|
note_in<4>     |         |         |    0.300|    0.300|
note_in<5>     |         |         |    0.197|    0.197|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.308|    0.308|
note_in<1>     |         |         |    0.131|    0.131|
note_in<2>     |         |         |    0.269|    0.269|
note_in<3>     |         |         |   -0.182|   -0.182|
note_in<4>     |         |         |    0.033|    0.033|
note_in<5>     |         |         |   -0.058|   -0.058|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.645|    0.645|
note_in<1>     |         |         |    0.449|    0.449|
note_in<2>     |         |         |    0.560|    0.560|
note_in<3>     |         |         |    0.096|    0.096|
note_in<4>     |         |         |    0.311|    0.311|
note_in<5>     |         |         |    0.220|    0.220|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |    9.638|
rst_n          |rst_n_out      |    9.303|
rst_n_in       |LCD_rst        |    7.162|
---------------+---------------+---------+


Analysis completed Thu Jun 18 23:14:41 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 311 MB



