Project Information              f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/20/2005 12:02:00

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ip        EPM7064SLC44-10  10       22       0      55      0           85 %

User Pins:                 10       22       0  



Project Information              f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'OEIn' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'GCLRn' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'ale' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


Project Information              f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Project Information              f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

ip@2                              ale
ip@43                             clk
ip@18                             clk1
ip@12                             clk2
ip@5                              cs
ip@20                             decode10
ip@21                             decode11
ip@19                             decode12
ip@29                             decode13
ip@28                             decode20
ip@27                             decode21
ip@26                             decode22
ip@25                             decode23
ip@24                             decode24
ip@17                             frame
ip@14                             fsr
ip@37                             fsr1
ip@39                             fsr2
ip@40                             fsr3
ip@41                             fsr4
ip@31                             fsr5
ip@33                             fsr6
ip@34                             fsr7
ip@36                             fsr8
ip@16                             fsr9
ip@1                              GCLRn
ip@44                             OEIn
ip@11                             p20
ip@9                              p21
ip@8                              p22
ip@6                              p23
ip@4                              rst


Project Information              f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt

** FILE HIERARCHY **



|divf8:38|
|divf8:38|lpm_add_sub:2020|
|divf8:38|lpm_add_sub:2020|addcore:adder|
|divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|
|divf8:38|lpm_add_sub:2020|altshift:result_ext_latency_ffs|
|divf8:38|lpm_add_sub:2020|altshift:carry_ext_latency_ffs|
|divf8:38|lpm_add_sub:2020|altshift:oflow_ext_latency_ffs|
|divf8:38|lpm_add_sub:2021|
|divf8:38|lpm_add_sub:2021|addcore:adder|
|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|
|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|
|divf8:38|lpm_add_sub:2021|altshift:result_ext_latency_ffs|
|divf8:38|lpm_add_sub:2021|altshift:carry_ext_latency_ffs|
|divf8:38|lpm_add_sub:2021|altshift:oflow_ext_latency_ffs|
|decode:50|


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

***** Logic for device 'ip' compiled without errors.




Device: EPM7064SLC44-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff



Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** ERROR SUMMARY **

Info: Chip 'ip' in device 'EPM7064SLC44-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                               
                                               
                                               
                             G                 
                             C  O        f  f  
              p     r  V  a  L  E  c  G  s  s  
              2  c  s  C  l  R  I  l  N  r  r  
              3  s  t  C  e  n  n  k  D  4  3  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    #TDI |  7                                39 | fsr2 
     p22 |  8                                38 | #TDO 
     p21 |  9                                37 | fsr1 
     GND | 10                                36 | fsr8 
     p20 | 11                                35 | VCC 
    clk2 | 12        EPM7064SLC44-10         34 | fsr7 
    #TMS | 13                                33 | fsr6 
     fsr | 14                                32 | #TCK 
     VCC | 15                                31 | fsr5 
    fsr9 | 16                                30 | GND 
   frame | 17                                29 | decode13 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              c  d  d  d  G  V  d  d  d  d  d  
              l  e  e  e  N  C  e  e  e  e  e  
              k  c  c  c  D  C  c  c  c  c  c  
              1  o  o  o        o  o  o  o  o  
                 d  d  d        d  d  d  d  d  
                 e  e  e        e  e  e  e  e  
                 1  1  1        2  2  2  2  2  
                 2  0  1        4  3  2  1  0  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   8/ 8(100%)   0/16(  0%)  15/36( 41%) 
B:    LC17 - LC32    15/16( 93%)   8/ 8(100%)   0/16(  0%)  31/36( 86%) 
C:    LC33 - LC48     8/16( 50%)   8/ 8(100%)   0/16(  0%)  28/36( 77%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)   0/16(  0%)  22/36( 61%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            32/32     (100%)
Total logic cells used:                         55/64     ( 85%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   55/64     ( 85%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  7.56
Total fan-in:                                   416

Total input pins required:                      10
Total fast input logic cells required:           0
Total output pins required:                     22
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     55
Total flipflops required:                       43
Total product terms required:                  128
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   2      -   -       INPUT               0      0   0    0    0    0    0  ale
  43      -   -       INPUT  G            0      0   0    0    0    0    0  clk
   5   (14)  (A)      INPUT               0      0   0    0    0    9    1  cs
   1      -   -       INPUT               0      0   0    0    0    0    0  GCLRn
  44      -   -       INPUT               0      0   0    0    0    0    0  OEIn
  11    (3)  (A)      INPUT               0      0   0    0    0    0    1  p20
   9    (4)  (A)      INPUT               0      0   0    0    0    0    1  p21
   8    (5)  (A)      INPUT               0      0   0    0    0    0    1  p22
   6   (11)  (A)      INPUT               0      0   0    0    0    0    1  p23
   4   (16)  (A)      INPUT               0      0   0    0    0   13   14  rst


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  18     21    B         FF   +  t        0      0   0    1    0    0    0  clk1
  12      1    A         FF   +  t !      0      0   0    1    3    0    0  clk2 (|divf8:38|:44)
  20     19    B         FF   +  t        0      0   0    1    5    1    0  decode10
  21     17    B         FF   +  t        0      0   0    1    5    1    0  decode11
  19     20    B         FF   +  t        0      0   0    1    5    1    0  decode12
  29     41    C         FF   +  t        0      0   0    1    5    1    0  decode13
  28     40    C         FF   +  t        0      0   0    1    6    1    0  decode20
  27     37    C         FF   +  t        0      0   0    1    6    1    0  decode21
  26     36    C         FF   +  t        0      0   0    1    6    1    0  decode22
  25     35    C         FF   +  t        0      0   0    1    6    1    0  decode23
  24     33    C         FF   +  t        0      0   0    1    6    1    0  decode24
  17     24    B         FF   +  t        0      0   0    1   12    1    0  frame
  14     30    B         FF   +  t        0      0   0    1   12    1    0  fsr
  37     53    D         FF   +  t        0      0   0    1   12    1    0  fsr1
  39     57    D         FF   +  t        0      0   0    1   12    1    0  fsr2
  40     62    D         FF   +  t        0      0   0    1   12    1    0  fsr3
  41     64    D         FF   +  t        0      0   0    1   12    1    0  fsr4
  31     46    C         FF   +  t        0      0   0    1   12    1    0  fsr5
  33     49    D         FF   +  t        0      0   0    1   12    1    0  fsr6
  34     51    D         FF   +  t        0      0   0    1   12    1    0  fsr7
  36     52    D         FF   +  t        0      0   0    1   12    1    0  fsr8
  16     25    B         FF   +  t        0      0   0    1   12    1    0  fsr9


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     18    B       DFFE   +  t        0      0   0    1    0    9    0  |decode:50|data3 (|decode:50|:20)
   -     22    B       DFFE   +  t        0      0   0    1    0    9    0  |decode:50|data2 (|decode:50|:21)
   -     26    B       DFFE   +  t        0      0   0    1    0    9    0  |decode:50|data1 (|decode:50|:22)
   -     28    B       DFFE   +  t        0      0   0    1    0    9    0  |decode:50|data0 (|decode:50|:23)
   -     31    B       DFFE   +  t        0      0   0    1    0    0    1  |decode:50|cs1 (|decode:50|:134)
   -     27    B       DFFE   +  t        0      0   0    0    1    0    1  |decode:50|cs2 (|decode:50|:136)
   -     29    B       DFFE   +  t        0      0   0    0    1    5    0  |decode:50|cs3 (|decode:50|:138)
   -     23    B       SOFT      t        0      0   0    0    2    0    1  |divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node1
   -      2    A       SOFT      t        0      0   0    0    3    0    1  |divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node2
 (38)    56    D       SOFT      t        0      0   0    0    2   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node1
   -     59    D       SOFT      t        0      0   0    0    3   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node2
   -     54    D       SOFT      t        0      0   0    0    4   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node3
   -      7    A       SOFT      t        0      0   0    0    5   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node4
   -      9    A       SOFT      t        0      0   0    0    6   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node5
   -     10    A       SOFT      t        0      0   0    0    7   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node6
  (9)     4    A       SOFT      t        0      0   0    0    8   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node7
  (4)    16    A       SOFT      t        0      0   0    0    9   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node0
   -     15    A       SOFT      t        0      0   0    0   10   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node1
   -     13    A       SOFT      t        0      0   0    0   11   11    1  |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node2
 (11)     3    A       TFFE   +  t        0      0   0    1    2    1    1  |divf8:38|cnt12 (|divf8:38|:37)
   -     47    C       DFFE   +  t        0      0   0    1    3    1    3  |divf8:38|cnt11 (|divf8:38|:38)
   -     58    D       TFFE   +  t        0      0   0    1    0    1    4  |divf8:38|cnt10 (|divf8:38|:39)
   -     55    D       DFFE   +  t        0      0   0    1   11    0    1  |divf8:38|cnt010 (|divf8:38|:1477)
   -      6    A       TFFE   +  t        0      0   0    1    9    0    2  |divf8:38|cnt09 (|divf8:38|:1478)
  (7)     8    A       TFFE   +  t        0      0   0    1    8    0    4  |divf8:38|cnt08 (|divf8:38|:1479)
  (6)    11    A       TFFE   +  t        0      0   0    1    7    0    6  |divf8:38|cnt07 (|divf8:38|:1480)
  (8)     5    A       TFFE   +  t        0      0   0    1    6    0    8  |divf8:38|cnt06 (|divf8:38|:1481)
  (5)    14    A       TFFE   +  t        0      0   0    1    5    0   10  |divf8:38|cnt05 (|divf8:38|:1482)
   -     12    A       TFFE   +  t        0      0   0    1    4    0   12  |divf8:38|cnt04 (|divf8:38|:1483)
   -     61    D       TFFE   +  t        0      0   0    1    3    0   14  |divf8:38|cnt03 (|divf8:38|:1484)
   -     63    D       TFFE   +  t        0      0   0    1    2    0   16  |divf8:38|cnt02 (|divf8:38|:1485)
   -     60    D       TFFE   +  t        0      0   0    1    1    0   18  |divf8:38|cnt01 (|divf8:38|:1486)
   -     50    D       TFFE   +  t        0      0   0    1    0   11   20  |divf8:38|cnt00 (|divf8:38|:1487)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC1 clk2
        | +----------------------------- LC2 |divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node2
        | | +--------------------------- LC7 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node4
        | | | +------------------------- LC9 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node5
        | | | | +----------------------- LC10 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node6
        | | | | | +--------------------- LC4 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node7
        | | | | | | +------------------- LC16 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node0
        | | | | | | | +----------------- LC15 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node1
        | | | | | | | | +--------------- LC13 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node2
        | | | | | | | | | +------------- LC3 |divf8:38|cnt12
        | | | | | | | | | | +----------- LC6 |divf8:38|cnt09
        | | | | | | | | | | | +--------- LC8 |divf8:38|cnt08
        | | | | | | | | | | | | +------- LC11 |divf8:38|cnt07
        | | | | | | | | | | | | | +----- LC5 |divf8:38|cnt06
        | | | | | | | | | | | | | | +--- LC14 |divf8:38|cnt05
        | | | | | | | | | | | | | | | +- LC12 |divf8:38|cnt04
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC3  -> * * - - - - - - - * - - - - - - | * - - - | <-- |divf8:38|cnt12
LC6  -> - - - - - - - * * - * - - - - - | * - - - | <-- |divf8:38|cnt09
LC8  -> - - - - - - * * * - * * - - - - | * - - - | <-- |divf8:38|cnt08
LC11 -> - - - - - * * * * - * * * - - - | * - - - | <-- |divf8:38|cnt07
LC5  -> - - - - * * * * * - * * * * - - | * - - - | <-- |divf8:38|cnt06
LC14 -> - - - * * * * * * - * * * * * - | * - - - | <-- |divf8:38|cnt05
LC12 -> - - * * * * * * * - * * * * * * | * - - - | <-- |divf8:38|cnt04

Pin
2    -> - - - - - - - - - - - - - - - - | - - - - | <-- ale
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
1    -> - - - - - - - - - - - - - - - - | - - - - | <-- GCLRn
44   -> - - - - - - - - - - - - - - - - | - - - - | <-- OEIn
4    -> * - - - - - - - - * * * * * * * | * * * * | <-- rst
LC47 -> * * - - - - - - - * - - - - - - | * * - - | <-- |divf8:38|cnt11
LC58 -> * * - - - - - - - * - - - - - - | * * * - | <-- |divf8:38|cnt10
LC55 -> - - - - - - - - * - - - - - - - | * - - - | <-- |divf8:38|cnt010
LC61 -> - - * * * * * * * - * * * * * * | * - - * | <-- |divf8:38|cnt03
LC63 -> - - * * * * * * * - * * * * * * | * - - * | <-- |divf8:38|cnt02
LC60 -> - - * * * * * * * - * * * * * * | * - - * | <-- |divf8:38|cnt01
LC50 -> - - * * * * * * * - * * * * * * | * * * * | <-- |divf8:38|cnt00


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                       Logic cells placed in LAB 'B'
        +----------------------------- LC21 clk1
        | +--------------------------- LC19 decode10
        | | +------------------------- LC17 decode11
        | | | +----------------------- LC20 decode12
        | | | | +--------------------- LC18 |decode:50|data3
        | | | | | +------------------- LC22 |decode:50|data2
        | | | | | | +----------------- LC26 |decode:50|data1
        | | | | | | | +--------------- LC28 |decode:50|data0
        | | | | | | | | +------------- LC31 |decode:50|cs1
        | | | | | | | | | +----------- LC27 |decode:50|cs2
        | | | | | | | | | | +--------- LC29 |decode:50|cs3
        | | | | | | | | | | | +------- LC23 |divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node1
        | | | | | | | | | | | | +----- LC24 frame
        | | | | | | | | | | | | | +--- LC30 fsr
        | | | | | | | | | | | | | | +- LC25 fsr9
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC19 -> - * - - - - - - - - - - - - - | - * - - | <-- decode10
LC17 -> - - * - - - - - - - - - - - - | - * - - | <-- decode11
LC20 -> - - - * - - - - - - - - - - - | - * - - | <-- decode12
LC18 -> - * * * - - - - - - - - - - - | - * * - | <-- |decode:50|data3
LC22 -> - * * * - - - - - - - - - - - | - * * - | <-- |decode:50|data2
LC26 -> - * * * - - - - - - - - - - - | - * * - | <-- |decode:50|data1
LC28 -> - * * * - - - - - - - - - - - | - * * - | <-- |decode:50|data0
LC31 -> - - - - - - - - - * - - - - - | - * - - | <-- |decode:50|cs1
LC27 -> - - - - - - - - - - * - - - - | - * - - | <-- |decode:50|cs2
LC24 -> - - - - - - - - - - - - * - - | - * - - | <-- frame
LC30 -> - - - - - - - - - - - - - * - | - * - - | <-- fsr
LC25 -> - - - - - - - - - - - - - - * | - * - - | <-- fsr9

Pin
2    -> - - - - - - - - - - - - - - - | - - - - | <-- ale
43   -> - - - - - - - - - - - - - - - | - - - - | <-- clk
5    -> - * * * - - - - * - - - - - - | - * * - | <-- cs
1    -> - - - - - - - - - - - - - - - | - - - - | <-- GCLRn
44   -> - - - - - - - - - - - - - - - | - - - - | <-- OEIn
11   -> - - - - - - - * - - - - - - - | - * - - | <-- p20
9    -> - - - - - - * - - - - - - - - | - * - - | <-- p21
8    -> - - - - - * - - - - - - - - - | - * - - | <-- p22
6    -> - - - - * - - - - - - - - - - | - * - - | <-- p23
4    -> * - - - - - - - - - - - * * * | * * * * | <-- rst
LC56 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node1
LC59 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node2
LC54 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node3
LC7  -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node4
LC9  -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node5
LC10 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node6
LC4  -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node7
LC16 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node0
LC15 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node1
LC13 -> - - - - - - - - - - - - * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node2
LC47 -> - - - - - - - - - - - * - - - | * * - - | <-- |divf8:38|cnt11
LC58 -> - - - - - - - - - - - * - - - | * * * - | <-- |divf8:38|cnt10
LC50 -> - - - - - - - - - - - - * * * | * * * * | <-- |divf8:38|cnt00


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                         Logic cells placed in LAB 'C'
        +--------------- LC41 decode13
        | +------------- LC40 decode20
        | | +----------- LC37 decode21
        | | | +--------- LC36 decode22
        | | | | +------- LC35 decode23
        | | | | | +----- LC33 decode24
        | | | | | | +--- LC47 |divf8:38|cnt11
        | | | | | | | +- LC46 fsr5
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC41 -> * - - - - - - - | - - * - | <-- decode13
LC40 -> - * - - - - - - | - - * - | <-- decode20
LC37 -> - - * - - - - - | - - * - | <-- decode21
LC36 -> - - - * - - - - | - - * - | <-- decode22
LC35 -> - - - - * - - - | - - * - | <-- decode23
LC33 -> - - - - - * - - | - - * - | <-- decode24
LC46 -> - - - - - - - * | - - * - | <-- fsr5

Pin
2    -> - - - - - - - - | - - - - | <-- ale
43   -> - - - - - - - - | - - - - | <-- clk
5    -> * * * * * * - - | - * * - | <-- cs
1    -> - - - - - - - - | - - - - | <-- GCLRn
44   -> - - - - - - - - | - - - - | <-- OEIn
4    -> - - - - - - * * | * * * * | <-- rst
LC18 -> * * * * * * - - | - * * - | <-- |decode:50|data3
LC22 -> * * * * * * - - | - * * - | <-- |decode:50|data2
LC26 -> * * * * * * - - | - * * - | <-- |decode:50|data1
LC28 -> * * * * * * - - | - * * - | <-- |decode:50|data0
LC29 -> - * * * * * - - | - - * - | <-- |decode:50|cs3
LC23 -> - - - - - - * - | - - * - | <-- |divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node1
LC2  -> - - - - - - * - | - - * - | <-- |divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node2
LC56 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node1
LC59 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node2
LC54 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node3
LC7  -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node4
LC9  -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node5
LC10 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node6
LC4  -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node7
LC16 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node0
LC15 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node1
LC13 -> - - - - - - - * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node2
LC58 -> - - - - - - * - | * * * - | <-- |divf8:38|cnt10
LC50 -> - - - - - - - * | * * * * | <-- |divf8:38|cnt00


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC56 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node1
        | +----------------------------- LC59 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node2
        | | +--------------------------- LC54 |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node3
        | | | +------------------------- LC58 |divf8:38|cnt10
        | | | | +----------------------- LC55 |divf8:38|cnt010
        | | | | | +--------------------- LC61 |divf8:38|cnt03
        | | | | | | +------------------- LC63 |divf8:38|cnt02
        | | | | | | | +----------------- LC60 |divf8:38|cnt01
        | | | | | | | | +--------------- LC50 |divf8:38|cnt00
        | | | | | | | | | +------------- LC53 fsr1
        | | | | | | | | | | +----------- LC57 fsr2
        | | | | | | | | | | | +--------- LC62 fsr3
        | | | | | | | | | | | | +------- LC64 fsr4
        | | | | | | | | | | | | | +----- LC49 fsr6
        | | | | | | | | | | | | | | +--- LC51 fsr7
        | | | | | | | | | | | | | | | +- LC52 fsr8
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC56 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node1
LC59 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node2
LC54 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node3
LC61 -> - - * - - * - - - - - - - - - - | * - - * | <-- |divf8:38|cnt03
LC63 -> - * * - - * * - - - - - - - - - | * - - * | <-- |divf8:38|cnt02
LC60 -> * * * - - * * * - - - - - - - - | * - - * | <-- |divf8:38|cnt01
LC50 -> * * * - * * * * * * * * * * * * | * * * * | <-- |divf8:38|cnt00
LC53 -> - - - - - - - - - * - - - - - - | - - - * | <-- fsr1
LC57 -> - - - - - - - - - - * - - - - - | - - - * | <-- fsr2
LC62 -> - - - - - - - - - - - * - - - - | - - - * | <-- fsr3
LC64 -> - - - - - - - - - - - - * - - - | - - - * | <-- fsr4
LC49 -> - - - - - - - - - - - - - * - - | - - - * | <-- fsr6
LC51 -> - - - - - - - - - - - - - - * - | - - - * | <-- fsr7
LC52 -> - - - - - - - - - - - - - - - * | - - - * | <-- fsr8

Pin
2    -> - - - - - - - - - - - - - - - - | - - - - | <-- ale
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
1    -> - - - - - - - - - - - - - - - - | - - - - | <-- GCLRn
44   -> - - - - - - - - - - - - - - - - | - - - - | <-- OEIn
4    -> - - - * * * * * * * * * * * * * | * * * * | <-- rst
LC7  -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node4
LC9  -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node5
LC10 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node6
LC4  -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node7
LC16 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node0
LC15 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node1
LC13 -> - - - - * - - - - * * * * * * * | - * * * | <-- |divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:     f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt
ip

** EQUATIONS **

ale      : INPUT;
clk      : INPUT;
cs       : INPUT;
GCLRn    : INPUT;
OEIn     : INPUT;
p20      : INPUT;
p21      : INPUT;
p22      : INPUT;
p23      : INPUT;
rst      : INPUT;

-- Node name is 'clk1' = '|divf8:38|:18' 
-- Equation name is 'clk1', type is output 
 clk1    = TFFE( VCC, GLOBAL(!clk), !rst,  VCC,  VCC);

-- Node name is 'clk2' = '|divf8:38|clk2_reg' 
-- Equation name is 'clk2', type is output 
clk2     = _LC001~NOT;
_LC001~NOT = TFFE( VCC, GLOBAL(!clk),  VCC, !rst,  _EQ001);
  _EQ001 = !_LC003 & !_LC047 &  _LC058;

-- Node name is 'decode10' = '|decode:50|:127' 
-- Equation name is 'decode10', type is output 
 decode10 = TFFE( _EQ002, GLOBAL( clk),  VCC,  VCC, !cs);
  _EQ002 =  decode10 &  _LC018 &  _LC022 &  _LC026 &  _LC028
         #  decode10 &  _LC018 & !_LC022 &  _LC026 & !_LC028
         # !decode10 &  _LC018 & !_LC022 & !_LC026 &  _LC028;

-- Node name is 'decode11' = '|decode:50|:126' 
-- Equation name is 'decode11', type is output 
 decode11 = TFFE( _EQ003, GLOBAL( clk),  VCC,  VCC, !cs);
  _EQ003 =  decode11 &  _LC018 &  _LC022 &  _LC026 &  _LC028
         # !decode11 &  _LC018 & !_LC022 &  _LC026 &  _LC028
         #  decode11 &  _LC018 &  _LC022 & !_LC026 & !_LC028;

-- Node name is 'decode12' = '|decode:50|:125' 
-- Equation name is 'decode12', type is output 
 decode12 = TFFE( _EQ004, GLOBAL( clk),  VCC,  VCC, !cs);
  _EQ004 =  decode12 & !_LC018 &  _LC022 & !_LC026 &  _LC028
         # !decode12 &  _LC018 &  _LC022 &  _LC028;

-- Node name is 'decode13' = '|decode:50|:124' 
-- Equation name is 'decode13', type is output 
 decode13 = TFFE( _EQ005, GLOBAL( clk),  VCC,  VCC, !cs);
  _EQ005 =  decode13 & !_LC018 &  _LC022 &  _LC026 & !_LC028
         # !decode13 &  _LC018 &  _LC022 &  _LC026;

-- Node name is 'decode20' = '|decode:50|:254' 
-- Equation name is 'decode20', type is output 
 decode20 = TFFE( _EQ006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 = !cs &  decode20 &  _LC018 &  _LC022 &  _LC026 &  _LC028 &  _LC029
         # !cs & !decode20 & !_LC018 & !_LC022 & !_LC026 & !_LC028 &  _LC029
         #  cs &  decode20 & !_LC029;

-- Node name is 'decode21' = '|decode:50|:253' 
-- Equation name is 'decode21', type is output 
 decode21 = TFFE( _EQ007, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !cs &  decode21 &  _LC018 &  _LC022 &  _LC026 &  _LC028 &  _LC029
         # !cs & !decode21 & !_LC018 & !_LC022 & !_LC026 &  _LC028 &  _LC029
         #  cs &  decode21 & !_LC029;

-- Node name is 'decode22' = '|decode:50|:252' 
-- Equation name is 'decode22', type is output 
 decode22 = TFFE( _EQ008, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 = !cs &  decode22 &  _LC018 &  _LC022 &  _LC026 &  _LC028 &  _LC029
         # !cs & !decode22 & !_LC018 & !_LC022 &  _LC026 & !_LC028 &  _LC029
         #  cs &  decode22 & !_LC029;

-- Node name is 'decode23' = '|decode:50|:251' 
-- Equation name is 'decode23', type is output 
 decode23 = TFFE( _EQ009, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 = !cs &  decode23 &  _LC018 &  _LC022 &  _LC026 &  _LC028 &  _LC029
         # !cs & !decode23 & !_LC018 &  _LC022 &  _LC026 &  _LC028 &  _LC029
         #  cs &  decode23 & !_LC029;

-- Node name is 'decode24' = '|decode:50|:250' 
-- Equation name is 'decode24', type is output 
 decode24 = TFFE( _EQ010, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 = !cs &  decode24 &  _LC018 &  _LC022 &  _LC026 &  _LC028 &  _LC029
         # !cs & !decode24 &  _LC018 & !_LC022 & !_LC026 & !_LC028 &  _LC029
         #  cs &  decode24 & !_LC029;

-- Node name is 'frame' = '|divf8:38|:2019' 
-- Equation name is 'frame', type is output 
 frame   = TFFE( _EQ011, GLOBAL(!clk),  VCC, !rst,  VCC);
  _EQ011 =  frame & !_LC004 & !_LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 & !_LC050 &  _LC054 &  _LC056 &  _LC059
         # !frame & !_LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 & !_LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr' = '|divf8:38|:1926' 
-- Equation name is 'fsr', type is output 
 fsr     = TFFE( _EQ012, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ012 =  fsr & !_LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 &  _LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         # !fsr & !_LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr1' = '|divf8:38|:1514' 
-- Equation name is 'fsr1', type is output 
 fsr1    = TFFE( _EQ013, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ013 =  fsr1 & !_LC004 & !_LC007 &  _LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         # !fsr1 & !_LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr2' = '|divf8:38|:1538' 
-- Equation name is 'fsr2', type is output 
 fsr2    = TFFE( _EQ014, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ014 = !fsr2 & !_LC004 &  _LC007 &  _LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         #  fsr2 & !_LC004 & !_LC007 & !_LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr3' = '|divf8:38|:1570' 
-- Equation name is 'fsr3', type is output 
 fsr3    = TFFE( _EQ015, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ015 =  fsr3 & !_LC004 & !_LC007 &  _LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         # !fsr3 & !_LC004 &  _LC007 & !_LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr4' = '|divf8:38|:1610' 
-- Equation name is 'fsr4', type is output 
 fsr4    = TFFE( _EQ016, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ016 = !fsr4 & !_LC004 &  _LC007 &  _LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         #  fsr4 &  _LC004 & !_LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr5' = '|divf8:38|:1658' 
-- Equation name is 'fsr5', type is output 
 fsr5    = TFFE( _EQ017, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ017 =  fsr5 &  _LC004 & !_LC007 &  _LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         # !fsr5 &  _LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr6' = '|divf8:38|:1714' 
-- Equation name is 'fsr6', type is output 
 fsr6    = TFFE( _EQ018, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ018 = !fsr6 &  _LC004 &  _LC007 &  _LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         #  fsr6 &  _LC004 & !_LC007 & !_LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr7' = '|divf8:38|:1778' 
-- Equation name is 'fsr7', type is output 
 fsr7    = TFFE( _EQ019, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ019 =  fsr7 &  _LC004 & !_LC007 &  _LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         # !fsr7 &  _LC004 &  _LC007 & !_LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr8' = '|divf8:38|:1850' 
-- Equation name is 'fsr8', type is output 
 fsr8    = TFFE( _EQ020, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ020 = !fsr8 &  _LC004 &  _LC007 &  _LC009 &  _LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         #  fsr8 & !_LC004 & !_LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
              _LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is 'fsr9' = '|divf8:38|:2006' 
-- Equation name is 'fsr9', type is output 
 fsr9    = TFFE( _EQ021, GLOBAL(!clk),  VCC,  VCC, !rst);
  _EQ021 =  fsr9 &  _LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 &  _LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059
         # !fsr9 &  _LC004 &  _LC007 & !_LC009 & !_LC010 & !_LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is '|decode:50|:134' = '|decode:50|cs1' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( cs $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|decode:50|:136' = '|decode:50|cs2' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( _LC031 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|decode:50|:138' = '|decode:50|cs3' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFFE( _LC027 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|decode:50|:23' = '|decode:50|data0' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFFE( p20 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|decode:50|:22' = '|decode:50|data1' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( p21 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|decode:50|:21' = '|decode:50|data2' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFFE( p22 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|decode:50|:20' = '|decode:50|data3' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( p23 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|divf8:38|:1487' = '|divf8:38|cnt00' 
-- Equation name is '_LC050', type is buried 
_LC050   = TFFE( VCC, GLOBAL(!clk), !rst,  VCC,  VCC);

-- Node name is '|divf8:38|:1486' = '|divf8:38|cnt01' 
-- Equation name is '_LC060', type is buried 
_LC060   = TFFE( _LC050, GLOBAL(!clk), !rst,  VCC,  VCC);

-- Node name is '|divf8:38|:1485' = '|divf8:38|cnt02' 
-- Equation name is '_LC063', type is buried 
_LC063   = TFFE( _EQ022, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ022 =  _LC050 &  _LC060;

-- Node name is '|divf8:38|:1484' = '|divf8:38|cnt03' 
-- Equation name is '_LC061', type is buried 
_LC061   = TFFE( _EQ023, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ023 =  _LC050 &  _LC060 &  _LC063;

-- Node name is '|divf8:38|:1483' = '|divf8:38|cnt04' 
-- Equation name is '_LC012', type is buried 
_LC012   = TFFE( _EQ024, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ024 =  _LC050 &  _LC060 &  _LC061 &  _LC063;

-- Node name is '|divf8:38|:1482' = '|divf8:38|cnt05' 
-- Equation name is '_LC014', type is buried 
_LC014   = TFFE( _EQ025, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ025 =  _LC012 &  _LC050 &  _LC060 &  _LC061 &  _LC063;

-- Node name is '|divf8:38|:1481' = '|divf8:38|cnt06' 
-- Equation name is '_LC005', type is buried 
_LC005   = TFFE( _EQ026, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ026 =  _LC012 &  _LC014 &  _LC050 &  _LC060 &  _LC061 &  _LC063;

-- Node name is '|divf8:38|:1480' = '|divf8:38|cnt07' 
-- Equation name is '_LC011', type is buried 
_LC011   = TFFE( _EQ027, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ027 =  _LC005 &  _LC012 &  _LC014 &  _LC050 &  _LC060 &  _LC061 & 
              _LC063;

-- Node name is '|divf8:38|:1479' = '|divf8:38|cnt08' 
-- Equation name is '_LC008', type is buried 
_LC008   = TFFE( _EQ028, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ028 =  _LC005 &  _LC011 &  _LC012 &  _LC014 &  _LC050 &  _LC060 & 
              _LC061 &  _LC063;

-- Node name is '|divf8:38|:1478' = '|divf8:38|cnt09' 
-- Equation name is '_LC006', type is buried 
_LC006   = TFFE( _EQ029, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ029 =  _LC005 &  _LC008 &  _LC011 &  _LC012 &  _LC014 &  _LC050 & 
              _LC060 &  _LC061 &  _LC063;

-- Node name is '|divf8:38|:1477' = '|divf8:38|cnt010' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ030 $  _LC013, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ030 = !_LC004 & !_LC007 & !_LC009 & !_LC010 &  _LC013 & !_LC015 & 
             !_LC016 &  _LC050 & !_LC054 & !_LC056 & !_LC059;

-- Node name is '|divf8:38|:39' = '|divf8:38|cnt10' 
-- Equation name is '_LC058', type is buried 
_LC058   = TFFE( VCC, GLOBAL(!clk), !rst,  VCC,  VCC);

-- Node name is '|divf8:38|:38' = '|divf8:38|cnt11' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _EQ031 $  _LC023, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ031 = !_LC002 &  _LC023 &  _LC058;

-- Node name is '|divf8:38|:37' = '|divf8:38|cnt12' 
-- Equation name is '_LC003', type is buried 
_LC003   = TFFE( _EQ032, GLOBAL(!clk), !rst,  VCC,  VCC);
  _EQ032 =  _LC047 &  _LC058;

-- Node name is '|divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL(!_LC047 $ !_LC058);

-- Node name is '|divf8:38|lpm_add_sub:2020|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC002', type is buried 
_LC002   = LCELL( _LC003 $  _EQ033);
  _EQ033 =  _LC047 &  _LC058;

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL(!_LC060 $ !_LC050);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _LC063 $  _EQ022);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _LC061 $  _EQ023);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC007', type is buried 
_LC007   = LCELL( _LC012 $  _EQ024);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC009', type is buried 
_LC009   = LCELL( _LC014 $  _EQ025);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( _LC005 $  _EQ026);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC004', type is buried 
_LC004   = LCELL( _LC011 $  _EQ027);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC016', type is buried 
_LC016   = LCELL( _LC008 $  _EQ028);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC015', type is buried 
_LC015   = LCELL( _LC006 $  _EQ029);

-- Node name is '|divf8:38|lpm_add_sub:2021|addcore:adder|addcore:adder1|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC013', type is buried 
_LC013   = LCELL( _LC055 $  _EQ034);
  _EQ034 =  _LC005 &  _LC006 &  _LC008 &  _LC011 &  _LC012 &  _LC014 & 
              _LC050 &  _LC060 &  _LC061 &  _LC063;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information              f:\cz\cpldprogram\ippbx408\ippbx\ippbx\ip.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:06
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:00:12


Memory Allocated
-----------------

Peak memory allocated during compilation  = 8,252K
