//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_tem_fused_addmm_1 // -- Begin function triton_tem_fused_addmm_1
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_tem_fused_addmm_1
.visible .entry triton_tem_fused_addmm_1(
	.param .u64 .ptr .global .align 1 triton_tem_fused_addmm_1_param_0,
	.param .u64 .ptr .global .align 1 triton_tem_fused_addmm_1_param_1,
	.param .u64 .ptr .global .align 1 triton_tem_fused_addmm_1_param_2,
	.param .u64 .ptr .global .align 1 triton_tem_fused_addmm_1_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<448>;
	.reg .f32 	%f<154>;
	.reg .b64 	%rd<67>;
	.loc	1 16 0                          // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:16:0
$L__func_begin0:
	.loc	1 16 0                          // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:16:0

// %bb.0:
	ld.param.u64 	%rd11, [triton_tem_fused_addmm_1_param_2];
	ld.param.u64 	%rd21, [triton_tem_fused_addmm_1_param_0];
	ld.param.u64 	%rd22, [triton_tem_fused_addmm_1_param_1];
$L__tmp0:
	.loc	1 39 24                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:39:24
	mov.u32 	%r54, %ctaid.x;
	.loc	1 45 22                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:45:22
	mul.hi.s32 	%r55, %r54, 715827883;
	shr.u32 	%r56, %r55, 31;
	shr.s32 	%r57, %r55, 5;
	add.s32 	%r58, %r57, %r56;
	.loc	1 46 41                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:46:41
	shl.b32 	%r59, %r58, 3;
	.loc	1 46 30                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:46:30
	sub.s32 	%r60, 3, %r59;
	.loc	1 46 50                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:46:50
	min.s32 	%r61, %r60, 8;
	.loc	1 47 40                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:47:40
	rem.s32 	%r62, %r54, %r61;
	.loc	1 47 34                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:47:34
	add.s32 	%r63, %r62, %r59;
	.loc	1 48 19                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:48:19
	mul.lo.s32 	%r64, %r58, 192;
	sub.s32 	%r65, %r54, %r64;
	.loc	1 48 30                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:48:30
	div.s32 	%r66, %r65, %r61;
	.loc	1 50 17                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:50:17
	shl.b32 	%r1, %r63, 5;
	.loc	1 50 40                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:50:40
	mov.u32 	%r2, %tid.x;
	and.b32  	%r3, %r2, 16;
	and.b32  	%r4, %r2, 64;
	bfe.u32 	%r67, %r2, 4, 3;
	or.b32  	%r68, %r67, 8;
	or.b32  	%r69, %r67, 16;
	or.b32  	%r70, %r67, 24;
	shr.u32 	%r5, %r2, 2;
	and.b32  	%r6, %r5, 8;
	shr.u32 	%r7, %r4, 2;
	shl.b32 	%r8, %r2, 3;
	and.b32  	%r71, %r8, 8;
	and.b32  	%r72, %r8, 16;
	and.b32  	%r9, %r8, 24;
	.loc	1 50 27                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:50:27
	or.b32  	%r73, %r1, %r67;
	or.b32  	%r74, %r1, %r68;
	or.b32  	%r75, %r1, %r69;
	or.b32  	%r76, %r1, %r70;
	.loc	1 51 17                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:51:17
	shl.b32 	%r10, %r66, 5;
	.loc	1 51 27                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:51:27
	or.b32  	%r77, %r10, %r67;
	or.b32  	%r78, %r10, %r68;
	or.b32  	%r79, %r10, %r69;
	or.b32  	%r80, %r10, %r70;
	.loc	1 53 57                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:53:57
	mul.hi.s32 	%r81, %r73, 892460737;
	shr.u32 	%r82, %r81, 31;
	shr.u32 	%r83, %r81, 4;
	add.s32 	%r84, %r83, %r82;
	mul.lo.s32 	%r85, %r84, 77;
	sub.s32 	%r86, %r73, %r85;
	mul.hi.s32 	%r87, %r74, 892460737;
	shr.u32 	%r88, %r87, 31;
	shr.u32 	%r89, %r87, 4;
	add.s32 	%r90, %r89, %r88;
	mul.lo.s32 	%r91, %r90, 77;
	sub.s32 	%r92, %r74, %r91;
	mul.hi.s32 	%r93, %r75, 892460737;
	shr.u32 	%r94, %r93, 31;
	shr.u32 	%r95, %r93, 4;
	add.s32 	%r96, %r95, %r94;
	mul.lo.s32 	%r97, %r96, 77;
	sub.s32 	%r98, %r75, %r97;
	mul.hi.s32 	%r99, %r76, 892460737;
	shr.u32 	%r100, %r99, 31;
	shr.u32 	%r101, %r99, 4;
	add.s32 	%r102, %r101, %r100;
	mul.lo.s32 	%r103, %r102, 77;
	sub.s32 	%r104, %r76, %r103;
	.loc	1 57 57                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:57:57
	mul.hi.s32 	%r105, %r77, 715827883;
	shr.u32 	%r106, %r105, 31;
	shr.u32 	%r107, %r105, 7;
	add.s32 	%r108, %r107, %r106;
	mul.lo.s32 	%r109, %r108, 768;
	sub.s32 	%r110, %r77, %r109;
	mul.hi.s32 	%r111, %r78, 715827883;
	shr.u32 	%r112, %r111, 31;
	shr.u32 	%r113, %r111, 7;
	add.s32 	%r114, %r113, %r112;
	mul.lo.s32 	%r115, %r114, 768;
	sub.s32 	%r116, %r78, %r115;
	mul.hi.s32 	%r117, %r79, 715827883;
	shr.u32 	%r118, %r117, 31;
	shr.u32 	%r119, %r117, 7;
	add.s32 	%r120, %r119, %r118;
	mul.lo.s32 	%r121, %r120, 768;
	sub.s32 	%r122, %r79, %r121;
	mul.hi.s32 	%r123, %r80, 715827883;
	shr.u32 	%r124, %r123, 31;
	shr.u32 	%r125, %r123, 7;
	add.s32 	%r126, %r125, %r124;
	mul.lo.s32 	%r127, %r126, 768;
	sub.s32 	%r128, %r80, %r127;
	.loc	1 65 30                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:65:30
	and.b32  	%r11, %r8, 32;
	and.b32  	%r129, %r8, 56;
	and.b32  	%r12, %r8, 120;
	.loc	1 70 29                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:70:29
	mul.lo.s32 	%r130, %r86, 768;
	mul.lo.s32 	%r131, %r92, 768;
	mul.lo.s32 	%r132, %r98, 768;
	mul.lo.s32 	%r133, %r104, 768;
	.loc	1 76 54                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:54
	mul.lo.s32 	%r134, %r110, 768;
	mul.lo.s32 	%r135, %r116, 768;
	mul.lo.s32 	%r136, %r122, 768;
	mul.lo.s32 	%r137, %r128, 768;
	.loc	1 70 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:70:25
	or.b32  	%r138, %r130, %r12;
	or.b32  	%r139, %r131, %r12;
	or.b32  	%r140, %r132, %r12;
	or.b32  	%r141, %r133, %r12;
	.loc	1 71 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:71:25
	mul.wide.s32 	%rd23, %r138, 2;
	add.s64 	%rd12, %rd21, %rd23;
	mul.wide.s32 	%rd24, %r139, 2;
	add.s64 	%rd13, %rd21, %rd24;
	mul.wide.s32 	%rd25, %r140, 2;
	add.s64 	%rd14, %rd21, %rd25;
	mul.wide.s32 	%rd26, %r141, 2;
	add.s64 	%rd15, %rd21, %rd26;
	.loc	1 71 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:71:20
	shr.u32 	%r142, %r3, 1;
	shr.u32 	%r143, %r2, 1;
	and.b32  	%r144, %r143, 56;
	xor.b32  	%r145, %r12, %r144;
	shl.b32 	%r146, %r145, 1;
	shl.b32 	%r147, %r67, 8;
	or.b32  	%r148, %r147, %r146;
	mov.u32 	%r149, global_smem;
	add.s32 	%r359, %r149, %r148;
	add.s32 	%r361, %r359, 2048;
	add.s32 	%r363, %r359, 4096;
	add.s32 	%r365, %r359, 6144;
	mov.b32 	%r38, 16;
	// begin inline asm
	cp.async.cg.shared.global [ %r359 + 0 ], [ %rd12 + 0 ], 0x10, %r38;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r361 + 0 ], [ %rd13 + 0 ], 0x10, %r38;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r363 + 0 ], [ %rd14 + 0 ], 0x10, %r38;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r365 + 0 ], [ %rd15 + 0 ], 0x10, %r38;
	// end inline asm
	cp.async.commit_group;
	.loc	1 76 50                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:50
	or.b32  	%r150, %r134, %r12;
	or.b32  	%r151, %r135, %r12;
	or.b32  	%r152, %r136, %r12;
	or.b32  	%r153, %r137, %r12;
	.loc	1 76 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:25
	mul.wide.s32 	%rd27, %r150, 2;
	add.s64 	%rd16, %rd22, %rd27;
	mul.wide.s32 	%rd28, %r151, 2;
	add.s64 	%rd17, %rd22, %rd28;
	mul.wide.s32 	%rd29, %r152, 2;
	add.s64 	%rd18, %rd22, %rd29;
	mul.wide.s32 	%rd30, %r153, 2;
	add.s64 	%rd19, %rd22, %rd30;
	.loc	1 76 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:20
	add.s32 	%r45, %r359, 8192;
	add.s32 	%r47, %r359, 10240;
	add.s32 	%r49, %r359, 12288;
	add.s32 	%r51, %r359, 14336;
	// begin inline asm
	cp.async.cg.shared.global [ %r45 + 0 ], [ %rd16 + 0 ], 0x10, %r38;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r47 + 0 ], [ %rd17 + 0 ], 0x10, %r38;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r49 + 0 ], [ %rd18 + 0 ], 0x10, %r38;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r51 + 0 ], [ %rd19 + 0 ], 0x10, %r38;
	// end inline asm
	cp.async.commit_group;
	.loc	1 63 26                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:63:26
	or.b32  	%r154, %r11, %r142;
	and.b32  	%r155, %r2, 7;
	and.b32  	%r156, %r2, 15;
	xor.b32  	%r157, %r129, %r142;
	or.b32  	%r158, %r7, %r156;
	shl.b32 	%r159, %r158, 7;
	or.b32  	%r21, %r159, %r157;
	or.b32  	%r160, %r71, 16;
	xor.b32  	%r161, %r160, %r72;
	or.b32  	%r162, %r161, %r11;
	xor.b32  	%r163, %r162, %r142;
	or.b32  	%r22, %r163, %r159;
	or.b32  	%r164, %r9, 32;
	xor.b32  	%r165, %r164, %r154;
	or.b32  	%r23, %r165, %r159;
	or.b32  	%r166, %r71, 48;
	and.b32  	%r167, %r8, 48;
	or.b32  	%r168, %r142, %r167;
	xor.b32  	%r169, %r168, %r166;
	or.b32  	%r24, %r169, %r159;
	or.b32  	%r170, %r129, 64;
	xor.b32  	%r171, %r170, %r142;
	or.b32  	%r25, %r171, %r159;
	or.b32  	%r172, %r71, 80;
	xor.b32  	%r173, %r172, %r72;
	or.b32  	%r174, %r173, %r11;
	xor.b32  	%r175, %r174, %r142;
	or.b32  	%r26, %r175, %r159;
	or.b32  	%r176, %r9, 96;
	xor.b32  	%r177, %r176, %r154;
	or.b32  	%r27, %r177, %r159;
	or.b32  	%r178, %r71, 112;
	xor.b32  	%r179, %r168, %r178;
	or.b32  	%r28, %r179, %r159;
	and.b32  	%r180, %r2, 24;
	xor.b32  	%r29, %r129, %r180;
	or.b32  	%r181, %r6, %r155;
	shl.b32 	%r30, %r181, 7;
	or.b32  	%r31, %r30, %r29;
	or.b32  	%r182, %r11, %r180;
	xor.b32  	%r32, %r182, %r164;
	xor.b32  	%r33, %r170, %r180;
	xor.b32  	%r34, %r182, %r176;
	mul.wide.u32 	%rd31, %r156, 16;
	mul.wide.s32 	%rd32, %r137, 2;
	or.b64  	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd22;
	add.s64 	%rd1, %rd34, 256;
	mul.wide.s32 	%rd35, %r136, 2;
	or.b64  	%rd36, %rd31, %rd35;
	add.s64 	%rd37, %rd36, %rd22;
	add.s64 	%rd2, %rd37, 256;
	mul.wide.s32 	%rd38, %r135, 2;
	or.b64  	%rd39, %rd31, %rd38;
	add.s64 	%rd40, %rd39, %rd22;
	add.s64 	%rd3, %rd40, 256;
	mul.wide.s32 	%rd41, %r134, 2;
	or.b64  	%rd42, %rd31, %rd41;
	add.s64 	%rd43, %rd42, %rd22;
	add.s64 	%rd4, %rd43, 256;
	mul.wide.s32 	%rd44, %r133, 2;
	or.b64  	%rd45, %rd31, %rd44;
	add.s64 	%rd46, %rd45, %rd21;
	add.s64 	%rd5, %rd46, 256;
	mul.wide.s32 	%rd47, %r132, 2;
	or.b64  	%rd48, %rd31, %rd47;
	add.s64 	%rd49, %rd48, %rd21;
	add.s64 	%rd6, %rd49, 256;
	mul.wide.s32 	%rd50, %r131, 2;
	or.b64  	%rd51, %rd31, %rd50;
	add.s64 	%rd52, %rd51, %rd21;
	add.s64 	%rd7, %rd52, 256;
	mul.wide.s32 	%rd53, %r130, 2;
	or.b64  	%rd54, %rd31, %rd53;
	add.s64 	%rd55, %rd54, %rd21;
	add.s64 	%rd8, %rd55, 256;
	mov.f32 	%f146, 0f00000000;
	mov.b32 	%r447, -1;
	mov.b64 	%rd66, 0;
	shl.b32 	%r379, %r21, 1;
	shl.b32 	%r380, %r22, 1;
	shl.b32 	%r381, %r23, 1;
	shl.b32 	%r382, %r24, 1;
	shl.b32 	%r383, %r25, 1;
	shl.b32 	%r384, %r26, 1;
	shl.b32 	%r385, %r27, 1;
	shl.b32 	%r386, %r28, 1;
	shl.b32 	%r388, %r31, 1;
	shl.b32 	%r389, %r32, 1;
	shl.b32 	%r392, %r33, 1;
	shl.b32 	%r394, %r34, 1;
	mov.f32 	%f147, %f146;
	mov.f32 	%f148, %f146;
	mov.f32 	%f149, %f146;
	mov.f32 	%f150, %f146;
	mov.f32 	%f151, %f146;
	mov.f32 	%f152, %f146;
	mov.f32 	%f153, %f146;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	setp.eq.s64 	%p1, %rd66, 1280;
	add.s32 	%r375, %r447, 1;
	setp.gt.u32 	%p2, %r447, 2147483646;
	selp.b32 	%r447, %r375, 0, %p2;
	.loc	1 71 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:71:20
	cp.async.wait_group 0;
	bar.sync 	0;
	shl.b32 	%r376, %r447, 13;
	add.s32 	%r378, %r149, %r376;
	add.s32 	%r187, %r378, %r379;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r263, %r264, %r265, %r266}, [%r187];
	// end inline asm
	add.s32 	%r192, %r378, %r380;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r275, %r276, %r277, %r278}, [%r192];
	// end inline asm
	add.s32 	%r197, %r378, %r381;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r287, %r288, %r289, %r290}, [%r197];
	// end inline asm
	add.s32 	%r202, %r378, %r382;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r299, %r300, %r301, %r302}, [%r202];
	// end inline asm
	add.s32 	%r207, %r378, %r383;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r311, %r312, %r313, %r314}, [%r207];
	// end inline asm
	add.s32 	%r212, %r378, %r384;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r323, %r324, %r325, %r326}, [%r212];
	// end inline asm
	add.s32 	%r217, %r378, %r385;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r335, %r336, %r337, %r338}, [%r217];
	// end inline asm
	add.s32 	%r222, %r378, %r386;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r347, %r348, %r349, %r350}, [%r222];
	// end inline asm
	.loc	1 76 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:20
	add.s32 	%r387, %r378, 8192;
	add.s32 	%r227, %r387, %r388;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r223, %r224, %r225, %r226}, [%r227];
	// end inline asm
	add.s32 	%r390, %r387, %r389;
	shl.b32 	%r391, %r30, 1;
	add.s32 	%r232, %r390, %r391;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r228, %r229, %r230, %r231}, [%r232];
	// end inline asm
	add.s32 	%r393, %r387, %r392;
	add.s32 	%r237, %r393, %r391;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r233, %r234, %r235, %r236}, [%r237];
	// end inline asm
	add.s32 	%r395, %r387, %r394;
	add.s32 	%r242, %r395, %r391;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r238, %r239, %r240, %r241}, [%r242];
	// end inline asm
	add.s32 	%r396, %r30, %r29;
	shl.b32 	%r397, %r396, 1;
	add.s32 	%r398, %r387, %r397;
	add.s32 	%r247, %r398, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r243, %r244, %r245, %r246}, [%r247];
	// end inline asm
	add.s32 	%r252, %r232, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r248, %r249, %r250, %r251}, [%r252];
	// end inline asm
	add.s32 	%r257, %r237, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r253, %r254, %r255, %r256}, [%r257];
	// end inline asm
	add.s32 	%r262, %r242, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r258, %r259, %r260, %r261}, [%r262];
	// end inline asm
	.loc	1 77 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:77:25
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r263, %r264, %r265, %r266 }, { %r223, %r224 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r263, %r264, %r265, %r266 }, { %r243, %r244 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r275, %r276, %r277, %r278 }, { %r225, %r226 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r275, %r276, %r277, %r278 }, { %r245, %r246 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r287, %r288, %r289, %r290 }, { %r228, %r229 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r287, %r288, %r289, %r290 }, { %r248, %r249 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r299, %r300, %r301, %r302 }, { %r230, %r231 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r299, %r300, %r301, %r302 }, { %r250, %r251 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r311, %r312, %r313, %r314 }, { %r233, %r234 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r311, %r312, %r313, %r314 }, { %r253, %r254 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r323, %r324, %r325, %r326 }, { %r235, %r236 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r323, %r324, %r325, %r326 }, { %r255, %r256 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r335, %r336, %r337, %r338 }, { %r238, %r239 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r335, %r336, %r337, %r338 }, { %r258, %r259 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f146, %f147, %f148, %f149 }, { %r347, %r348, %r349, %r350 }, { %r240, %r241 }, { %f146, %f147, %f148, %f149 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 { %f150, %f151, %f152, %f153 }, { %r347, %r348, %r349, %r350 }, { %r260, %r261 }, { %f150, %f151, %f152, %f153 };
	// end inline asm
	.loc	1 71 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:71:25
	add.s64 	%rd56, %rd8, %rd66;
	add.s64 	%rd57, %rd7, %rd66;
	add.s64 	%rd58, %rd6, %rd66;
	.loc	1 71 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:71:20
	add.s64 	%rd59, %rd5, %rd66;
	bar.sync 	0;
	selp.b32 	%r360, 0, 16, %p1;
	// begin inline asm
	cp.async.cg.shared.global [ %r359 + 0 ], [ %rd56 + 0 ], 0x10, %r360;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r361 + 0 ], [ %rd57 + 0 ], 0x10, %r360;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r363 + 0 ], [ %rd58 + 0 ], 0x10, %r360;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r365 + 0 ], [ %rd59 + 0 ], 0x10, %r360;
	// end inline asm
	cp.async.commit_group;
	.loc	1 76 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:25
	add.s64 	%rd60, %rd4, %rd66;
	add.s64 	%rd61, %rd3, %rd66;
	add.s64 	%rd62, %rd2, %rd66;
	.loc	1 76 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:76:20
	add.s64 	%rd63, %rd1, %rd66;
	// begin inline asm
	cp.async.cg.shared.global [ %r45 + 0 ], [ %rd60 + 0 ], 0x10, %r360;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r47 + 0 ], [ %rd61 + 0 ], 0x10, %r360;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r49 + 0 ], [ %rd62 + 0 ], 0x10, %r360;
	// end inline asm
	// begin inline asm
	cp.async.cg.shared.global [ %r51 + 0 ], [ %rd63 + 0 ], 0x10, %r360;
	// end inline asm
	cp.async.commit_group;
	.loc	1 63 26                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:63:26
	add.s64 	%rd66, %rd66, 256;
	setp.ne.s64 	%p3, %rd66, 1536;
	@%p3 bra 	$L__BB0_1;
// %bb.2:
	.loc	1 65 30                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:65:30
	and.b32  	%r407, %r8, 64;
	.loc	1 51 27                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:51:27
	or.b32  	%r408, %r10, %r9;
	.loc	1 50 40                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:50:40
	and.b32  	%r409, %r5, 15;
	or.b32  	%r410, %r409, %r7;
	.loc	1 50 27                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:50:27
	or.b32  	%r411, %r410, %r1;
	.loc	1 63 26                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:63:26
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 84 20                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:84:20
	setp.lt.s32 	%p9, %r411, 77;
	.loc	1 84 34                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:84:34
	setp.lt.s32 	%p10, %r408, 768;
	.loc	1 84 26                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:84:26
	and.pred  	%p8, %p9, %p10;
	.loc	1 87 21                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:87:21
	mad.lo.s32 	%r412, %r411, 768, %r408;
	.loc	1 88 25                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:88:25
	mul.wide.s32 	%rd65, %r412, 2;
	add.s64 	%rd64, %rd11, %rd65;
	.loc	1 88 67                         // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:88:67
	cvt.rn.bf16.f32 	%rs1, %f146;
	cvt.rn.bf16.f32 	%rs2, %f147;
	cvt.rn.bf16.f32 	%rs3, %f148;
	cvt.rn.bf16.f32 	%rs4, %f149;
	cvt.rn.bf16.f32 	%rs5, %f150;
	cvt.rn.bf16.f32 	%rs6, %f151;
	cvt.rn.bf16.f32 	%rs7, %f152;
	cvt.rn.bf16.f32 	%rs8, %f153;
	shl.b32 	%r413, %r2, 1;
	and.b32  	%r414, %r413, 6;
	shl.b32 	%r415, %r3, 3;
	or.b32  	%r416, %r414, %r415;
	or.b32  	%r417, %r416, %r407;
	or.b32  	%r418, %r417, %r11;
	or.b32  	%r419, %r418, %r6;
	shl.b32 	%r420, %r4, 3;
	or.b32  	%r421, %r419, %r420;
	and.b32  	%r422, %r8, 384;
	or.b32  	%r423, %r420, %r422;
	or.b32  	%r424, %r423, %r12;
	shr.u32 	%r425, %r421, 1;
	and.b32  	%r426, %r425, 2147483632;
	add.s32 	%r428, %r149, %r426;
	shl.b32 	%r429, %r421, 1;
	add.s32 	%r399, %r428, %r429;
	mov.pred 	%p4, -1;
	// begin inline asm
	@%p4 st.shared.v2.b16 [ %r399 + 0 ], { %rs1, %rs2 };
	// end inline asm
	xor.b32  	%r430, %r421, 256;
	shr.u32 	%r431, %r430, 1;
	and.b32  	%r432, %r431, 2147483632;
	add.s32 	%r433, %r149, %r432;
	shl.b32 	%r434, %r430, 1;
	add.s32 	%r400, %r433, %r434;
	// begin inline asm
	@%p4 st.shared.v2.b16 [ %r400 + 0 ], { %rs3, %rs4 };
	// end inline asm
	xor.b32  	%r435, %r421, 16;
	shl.b32 	%r436, %r435, 1;
	add.s32 	%r401, %r428, %r436;
	// begin inline asm
	@%p4 st.shared.v2.b16 [ %r401 + 0 ], { %rs5, %rs6 };
	// end inline asm
	xor.b32  	%r437, %r421, 272;
	shr.u32 	%r438, %r437, 1;
	and.b32  	%r439, %r438, 2147483632;
	add.s32 	%r440, %r149, %r439;
	shl.b32 	%r441, %r437, 1;
	add.s32 	%r402, %r440, %r441;
	// begin inline asm
	@%p4 st.shared.v2.b16 [ %r402 + 0 ], { %rs7, %rs8 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r442, %r424, 1;
	and.b32  	%r443, %r442, 496;
	add.s32 	%r444, %r149, %r443;
	shl.b32 	%r445, %r424, 1;
	add.s32 	%r446, %r444, %r445;
	ld.shared.v4.u32 	{%r403, %r404, %r405, %r406}, [%r446];
	// begin inline asm
	@%p8 st.global.v4.b32 [ %rd64 + 0 ], { %r403, %r404, %r405, %r406 };
	// end inline asm
	.loc	1 88 4                          // cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py:88:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/nb/cnbdfftecjaan2nsnll4q6zlwbabacm5ie25lbpq2fqkca7plhez.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 110
.b8 98
.b8 100
.b8 102
.b8 102
.b8 116
.b8 101
.b8 99
.b8 106
.b8 97
.b8 97
.b8 110
.b8 50
.b8 110
.b8 115
.b8 110
.b8 108
.b8 108
.b8 52
.b8 113
.b8 54
.b8 122
.b8 108
.b8 119
.b8 98
.b8 97
.b8 98
.b8 97
.b8 99
.b8 109
.b8 53
.b8 105
.b8 101
.b8 50
.b8 53
.b8 108
.b8 98
.b8 112
.b8 113
.b8 50
.b8 102
.b8 113
.b8 107
.b8 99
.b8 97
.b8 55
.b8 112
.b8 108
.b8 104
.b8 101
.b8 122
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 110
.b8 98
.b8 0
	}
	.section	.debug_macinfo	{	}
