set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {judge_seven.vho judge_seven_vhd.sdo}}
}
