

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3c0141946457399aade55477e5a31cec  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs_kernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/BFS
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/BFS "
Parsing file _cuobjdump_complete_output_1FhaYp
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: BFS.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: BFS.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: BFS.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: BFS.cu
## Adding new section ELF
Adding arch: sm_12
Adding identifier: bfs_kernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs_kernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs_kernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j : hostFun 0x0x40d0f0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10__gpu_synci" from 0x0 to 0x4
GPGPU-Sim PTX: allocating global region for "g_mutex" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10__gpu_synci'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10__gpu_synci'...
GPGPU-Sim PTX: Finding dominators for '_Z10__gpu_synci'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10__gpu_synci'...
GPGPU-Sim PTX: Finding postdominators for '_Z10__gpu_synci'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10__gpu_synci'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10__gpu_synci'...
GPGPU-Sim PTX: reconvergence points for _Z10__gpu_synci...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x028 (_1.ptx:67) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x078 (_1.ptx:82) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x058 (_1.ptx:74) @%p2 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x078 (_1.ptx:82) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x070 (_1.ptx:78) @%p3 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x078 (_1.ptx:82) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10__gpu_synci
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10__gpu_synci'.
GPGPU-Sim PTX: instruction assembly for function '_Z15BFS_kernel_warpPjS_S_iijiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15BFS_kernel_warpPjS_S_iijiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z15BFS_kernel_warpPjS_S_iijiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15BFS_kernel_warpPjS_S_iijiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15BFS_kernel_warpPjS_S_iijiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15BFS_kernel_warpPjS_S_iijiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15BFS_kernel_warpPjS_S_iijiPi'...
GPGPU-Sim PTX: reconvergence points for _Z15BFS_kernel_warpPjS_S_iijiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0e8 (_1.ptx:115) @%p1 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:125) mov.s32 %r17, %r10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x140 (_1.ptx:129) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_1.ptx:189) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x198 (_1.ptx:142) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (_1.ptx:183) add.s32 %r17, %r17, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1d8 (_1.ptx:152) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (_1.ptx:183) add.s32 %r17, %r17, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x240 (_1.ptx:168) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:177) add.s32 %r28, %r28, %r8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x288 (_1.ptx:180) @%p7 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (_1.ptx:183) add.s32 %r17, %r17, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a8 (_1.ptx:186) @%p8 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_1.ptx:189) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15BFS_kernel_warpPjS_S_iijiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15BFS_kernel_warpPjS_S_iijiPi'.
GPGPU-Sim PTX: allocating global region for "g_mutex2" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "g_q_offsets" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "g_q_size" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23Reset_kernel_parametersPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23Reset_kernel_parametersPj'...
GPGPU-Sim PTX: Finding dominators for '_Z23Reset_kernel_parametersPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23Reset_kernel_parametersPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z23Reset_kernel_parametersPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23Reset_kernel_parametersPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23Reset_kernel_parametersPj'...
GPGPU-Sim PTX: reconvergence points for _Z23Reset_kernel_parametersPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z23Reset_kernel_parametersPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23Reset_kernel_parametersPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z13Frontier_copyPjS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13Frontier_copyPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z13Frontier_copyPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13Frontier_copyPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13Frontier_copyPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13Frontier_copyPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13Frontier_copyPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z13Frontier_copyPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x358 (_1.ptx:242) @%p1 bra $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:253) mov.u32 %r8, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b0 (_1.ptx:255) @%p2 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:270) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13Frontier_copyPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13Frontier_copyPjS_S_'.
GPGPU-Sim PTX: allocating shared region for "s_mem" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39950_51_non_const_b_q_length0" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39949_51_non_const_b_offset4" from 0x4 to 0x8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x418 (_1.ptx:297) @%p1 bra $Lt_4_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:308) mov.u64 %rd1, s_mem;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (_1.ptx:321) @!%p2 bra $Lt_4_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:330) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4e8 (_1.ptx:332) @%p4 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (_1.ptx:419) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x568 (_1.ptx:351) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (_1.ptx:419) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x608 (_1.ptx:375) @%p6 bra $Lt_4_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (_1.ptx:412) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x640 (_1.ptx:383) @%p7 bra $Lt_4_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (_1.ptx:412) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x668 (_1.ptx:389) @%p8 bra $Lt_4_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (_1.ptx:412) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6a0 (_1.ptx:397) bra.uni $Lt_4_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (_1.ptx:412) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x700 (_1.ptx:415) @%p9 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (_1.ptx:419) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x710 (_1.ptx:420) @!%p3 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (_1.ptx:432) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x778 (_1.ptx:436) @%p10 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:478) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x780 (_1.ptx:437) @!%p2 bra $LBB30__Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:478) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7a0 (_1.ptx:442) bra.uni $LBB30__Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:478) exit;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7c0 (_1.ptx:448) @%p11 bra $L_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:478) exit;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7d8 (_1.ptx:451) @%p12 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:478) exit;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x800 (_1.ptx:457) @%p13 bra $Lt_4_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x860 (_1.ptx:471) @!%p2 bra $LBB30__Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x860 (_1.ptx:471) @!%p2 bra $LBB30__Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:478) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x898 (_1.ptx:485) bra.uni $Lt_4_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:321) @!%p2 bra $Lt_4_12802;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j'.
GPGPU-Sim PTX: allocating shared region for "b_q" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40087_51_non_const_b_q_length8" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_40088_51_non_const_b_offset" from 0x4 to 0x8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x930 (_1.ptx:532) @!%p1 bra $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (_1.ptx:541) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x968 (_1.ptx:543) @%p4 bra $Lt_5_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf0 (_1.ptx:649) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x990 (_1.ptx:548) @!%p5 bra $Lt_5_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_1.ptx:561) cvt.u64.u32 %rd9, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9b0 (_1.ptx:553) bra.uni $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (_1.ptx:561) cvt.u64.u32 %rd9, %r17;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa28 (_1.ptx:573) @%p6 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf0 (_1.ptx:649) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xac8 (_1.ptx:597) @%p7 bra $Lt_5_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:642) add.u32 %r20, %r20, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb00 (_1.ptx:605) @%p8 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:642) add.u32 %r20, %r20, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb30 (_1.ptx:612) @%p9 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:642) add.u32 %r20, %r20, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb58 (_1.ptx:618) bra.uni $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:642) add.u32 %r20, %r20, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb90 (_1.ptx:627) @!%p5 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:642) add.u32 %r20, %r20, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbb0 (_1.ptx:632) bra.uni $Lt_5_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:642) add.u32 %r20, %r20, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbe8 (_1.ptx:645) @%p10 bra $Lt_5_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf0 (_1.ptx:649) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xbf8 (_1.ptx:650) @!%p1 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc50 (_1.ptx:666) add.u32 %r1, %r1, %r12;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xc18 (_1.ptx:654) @%p11 bra $Lt_5_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc28 (_1.ptx:659) ld.volatile.shared.u32 %r43, [__cuda___cuda_local_var_40087_51_non_const_b_q_length8+0];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xc60 (_1.ptx:669) @!%p2 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:684) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xc90 (_1.ptx:676) @%p12 bra $Lt_5_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:684) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xca8 (_1.ptx:680) @%p13 bra $Lt_5_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:684) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xcb8 (_1.ptx:686) @!%p3 bra $Lt_5_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce0 (_1.ptx:694) ld.volatile.shared.u32 %r52, [__cuda___cuda_local_var_40087_51_non_const_b_q_length8+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xcf0 (_1.ptx:696) @%p14 bra $Lt_5_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb0 (_1.ptx:726) add.u32 %r1, %r1, %r12;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xd20 (_1.ptx:702) @%p15 bra $Lt_5_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb0 (_1.ptx:726) add.u32 %r1, %r1, %r12;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd68 (_1.ptx:712) bra.uni $Lt_5_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb0 (_1.ptx:726) add.u32 %r1, %r1, %r12;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xdc0 (_1.ptx:729) @!%p2 bra $Lt_5_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (_1.ptx:744) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xdf0 (_1.ptx:736) @%p16 bra $Lt_5_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (_1.ptx:744) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xe08 (_1.ptx:740) @%p17 bra $Lt_5_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (_1.ptx:744) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xe28 (_1.ptx:748) @%p18 bra $L_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_1.ptx:759) mov.u32 %r68, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xe48 (_1.ptx:752) @%p19 bra $L_5_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_1.ptx:759) mov.u32 %r68, 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xe58 (_1.ptx:755) bra.uni $L_5_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_1.ptx:759) mov.u32 %r68, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe78 (_1.ptx:761) @%p20 bra $LDWendi__Z9atomicAddPii_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed0 (_1.ptx:777) mov.u32 %r76, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xec8 (_1.ptx:774) bra.uni $Lt_5_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:532) @!%p1 bra $Lt_5_19202;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xee0 (_1.ptx:779) @%p21 bra $Lt_5_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (_1.ptx:807) @!%p3 bra $Lt_5_30978;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xf00 (_1.ptx:784) @%p22 bra $Lt_5_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (_1.ptx:807) @!%p3 bra $Lt_5_30978;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf88 (_1.ptx:804) @%p23 bra $Lt_5_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (_1.ptx:807) @!%p3 bra $Lt_5_30978;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xf90 (_1.ptx:807) @!%p3 bra $Lt_5_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:814) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40264_51_non_const_b_q_length16" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_40265_51_non_const_b_offset" from 0x4 to 0x8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfd0 (_1.ptx:841) @!%p1 bra $Lt_6_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:850) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1030 (_1.ptx:857) @%p2 bra $Lt_6_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_1.ptx:947) mov.u64 %rd17, b_q;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10b8 (_1.ptx:877) @%p3 bra $Lt_6_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (_1.ptx:945) mov.u64 %rd17, b_q;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1168 (_1.ptx:903) @%p4 bra $Lt_6_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1248 (_1.ptx:940) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x11a0 (_1.ptx:911) @%p5 bra $Lt_6_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1248 (_1.ptx:940) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x11d0 (_1.ptx:918) @%p6 bra $Lt_6_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1248 (_1.ptx:940) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x11f8 (_1.ptx:924) bra.uni $Lt_6_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1248 (_1.ptx:940) add.u32 %r13, %r13, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1260 (_1.ptx:943) @%p7 bra $Lt_6_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (_1.ptx:945) mov.u64 %rd17, b_q;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1280 (_1.ptx:950) @!%p1 bra $Lt_6_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d8 (_1.ptx:966) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x12a0 (_1.ptx:954) @%p8 bra $Lt_6_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b0 (_1.ptx:959) ld.volatile.shared.u32 %r36, [__cuda___cuda_local_var_40264_51_non_const_b_q_length16+0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x12f0 (_1.ptx:969) @%p9 bra $Lt_6_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1350 (_1.ptx:984) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EDatFO"
Running: cat _ptx_EDatFO | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NE7g4d
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NE7g4d --output-file  /dev/null 2> _ptx_EDatFOinfo"
GPGPU-Sim PTX: Kernel '_Z28BFS_kernel_multi_block_spillPVjS0_jS0_PViPjS3_jjS0_j' : regs=14, lmem=0, smem=16, cmem=140
GPGPU-Sim PTX: Kernel '_Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j' : regs=17, lmem=0, smem=16, cmem=140
GPGPU-Sim PTX: Kernel '_Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j' : regs=14, lmem=0, smem=16, cmem=132
GPGPU-Sim PTX: Kernel '_Z13Frontier_copyPjS_S_' : regs=10, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z23Reset_kernel_parametersPj' : regs=12, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z15BFS_kernel_warpPjS_S_iijiPi' : regs=15, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EDatFO _ptx2_NE7g4d _ptx_EDatFOinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing 'g_mutex' ...  wrote 4 bytes
GPGPU-Sim PTX:     initializing 'g_mutex2' ...  wrote 4 bytes
GPGPU-Sim PTX:     initializing 'g_q_offsets' ...  wrote 4 bytes
GPGPU-Sim PTX:     initializing 'g_q_size' ...  wrote 4 bytes
GPGPU-Sim PTX: finished loading globals (16 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z25BFS_kernel_SM_block_spillPVjS0_jS0_PViPjS3_jjS0_j : hostFun 0x0x40d260, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26BFS_kernel_one_block_spillPVjjS0_PViPjS3_jjS0_j : hostFun 0x0x40d3c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13Frontier_copyPjS_S_ : hostFun 0x0x40d450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23Reset_kernel_parametersPj : hostFun 0x0x40d4a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15BFS_kernel_warpPjS_S_iijiPi : hostFun 0x0x40d5c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62ed60; deviceAddress = g_mutex; deviceName = g_mutex
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62ed64; deviceAddress = g_mutex2; deviceName = g_mutex2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62ed68; deviceAddress = g_q_offsets; deviceName = g_q_offsets
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_q_offsets hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62ed6c; deviceAddress = g_q_size; deviceName = g_q_size
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_q_size hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=BFS.cu
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Vertices: 1000
Edges: 999
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Running Benchmark
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x40d5c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15BFS_kernel_warpPjS_S_iijiPi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15BFS_kernel_warpPjS_S_iijiPi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15BFS_kernel_warpPjS_S_iijiPi'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15BFS_kernel_warpPjS_S_iijiPi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:49:40 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 26784 (ipc=17.9) sim_rate=1913 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:49:47 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 34630 (ipc=17.3) sim_rate=2037 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:49:50 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 77192 (ipc=30.9) sim_rate=1429 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:50:27 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 119686 (ipc=39.9) sim_rate=1595 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:50:48 2016
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 162246 (ipc=46.4) sim_rate=1545 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:51:18 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 205222 (ipc=51.3) sim_rate=1554 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:51:45 2016
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 247942 (ipc=55.1) sim_rate=1559 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:52:12 2016
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 279878 (ipc=56.0) sim_rate=1581 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:52:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5038,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15BFS_kernel_warpPjS_S_iijiPi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5316,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15BFS_kernel_warpPjS_S_iijiPi').
GPGPU-Sim uArch: GPU detected kernel '_Z15BFS_kernel_warpPjS_S_iijiPi' finished on shader 1.
kernel_name = _Z15BFS_kernel_warpPjS_S_iijiPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 5317
gpu_sim_insn = 282022
gpu_ipc =      53.0416
gpu_tot_sim_cycle = 5317
gpu_tot_sim_insn = 282022
gpu_tot_ipc =      53.0416
gpu_tot_issued_cta = 2
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11
gpu_total_sim_rate=1584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6464
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.0198
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 518, Miss = 20, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 488, Miss = 16, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1006
	L1D_total_cache_misses = 36
	L1D_total_cache_miss_rate = 0.0358
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 163
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1963
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6336
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 284800
gpgpu_n_tot_w_icount = 8900
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35
gpgpu_n_mem_write_global = 2
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 32068
gpgpu_n_store_insn = 4
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5156
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112	W0_Idle:4338	W0_Scoreboard:7388	W1:0	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8878
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280 {8:35,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 72 {8:9,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4760 {136:35,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16 {8:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 1224 {136:9,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 343 
averagemflatency = 291 
max_icnt2mem_latency = 24 
max_icnt2sh_latency = 2867 
mrq_lat_table:25 	4 	2 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	9 	14 	6 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       274         0         0         0      1625      1622      2849         0         0         0         0         0         0         0         0         0 
dram[1]:      1006         0         0         0      1631      1629         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1896         0         0         0      1635      1610         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1638      1615         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1616      1619         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1619      1622         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  3.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 42/17 = 2.470588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         3         2         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         2         2         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         2         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         4         0         0         0         0         0         0         0         0         0         0 
total reads: 41
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        274    none      none      none         295       294       126    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         317       297    none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         321       358    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         325       291    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         275       319    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         290       322    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       331       312       252         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       335       315         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       339       319         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       343       322         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       299       338         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       308       342         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7018 n_nop=6995 n_act=5 n_pre=1 n_req=9 n_rd=16 n_write=1 bw_util=0.004845
n_activity=193 dram_eff=0.1762
bk0: 4a 6974i bk1: 0a 7017i bk2: 0a 7019i bk3: 0a 7020i bk4: 6a 6990i bk5: 4a 6985i bk6: 2a 6994i bk7: 0a 7016i bk8: 0a 7016i bk9: 0a 7017i bk10: 0a 7018i bk11: 0a 7018i bk12: 0a 7018i bk13: 0a 7018i bk14: 0a 7018i bk15: 0a 7018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00470219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7018 n_nop=7003 n_act=3 n_pre=0 n_req=6 n_rd=12 n_write=0 bw_util=0.00342
n_activity=101 dram_eff=0.2376
bk0: 4a 6998i bk1: 0a 7018i bk2: 0a 7018i bk3: 0a 7020i bk4: 4a 6994i bk5: 4a 6984i bk6: 0a 7016i bk7: 0a 7017i bk8: 0a 7017i bk9: 0a 7018i bk10: 0a 7018i bk11: 0a 7018i bk12: 0a 7018i bk13: 0a 7018i bk14: 0a 7018i bk15: 0a 7018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00413223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7018 n_nop=6999 n_act=3 n_pre=0 n_req=8 n_rd=16 n_write=0 bw_util=0.00456
n_activity=127 dram_eff=0.252
bk0: 4a 6998i bk1: 0a 7019i bk2: 0a 7019i bk3: 0a 7019i bk4: 4a 6996i bk5: 8a 6984i bk6: 0a 7015i bk7: 0a 7015i bk8: 0a 7016i bk9: 0a 7017i bk10: 0a 7018i bk11: 0a 7019i bk12: 0a 7019i bk13: 0a 7019i bk14: 0a 7019i bk15: 0a 7019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00384725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7018 n_nop=7004 n_act=2 n_pre=0 n_req=6 n_rd=12 n_write=0 bw_util=0.00342
n_activity=71 dram_eff=0.338
bk0: 0a 7018i bk1: 0a 7020i bk2: 0a 7020i bk3: 0a 7020i bk4: 4a 6997i bk5: 8a 6986i bk6: 0a 7016i bk7: 0a 7016i bk8: 0a 7016i bk9: 0a 7017i bk10: 0a 7017i bk11: 0a 7018i bk12: 0a 7018i bk13: 0a 7018i bk14: 0a 7018i bk15: 0a 7018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00398974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7018 n_nop=7002 n_act=2 n_pre=0 n_req=7 n_rd=14 n_write=0 bw_util=0.00399
n_activity=72 dram_eff=0.3889
bk0: 0a 7018i bk1: 0a 7019i bk2: 0a 7019i bk3: 0a 7019i bk4: 6a 6992i bk5: 8a 6974i bk6: 0a 7017i bk7: 0a 7017i bk8: 0a 7017i bk9: 0a 7018i bk10: 0a 7018i bk11: 0a 7018i bk12: 0a 7018i bk13: 0a 7018i bk14: 0a 7018i bk15: 0a 7018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0045597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7018 n_nop=7004 n_act=2 n_pre=0 n_req=6 n_rd=12 n_write=0 bw_util=0.00342
n_activity=57 dram_eff=0.4211
bk0: 0a 7018i bk1: 0a 7019i bk2: 0a 7019i bk3: 0a 7019i bk4: 4a 6996i bk5: 8a 6976i bk6: 0a 7017i bk7: 0a 7017i bk8: 0a 7017i bk9: 0a 7018i bk10: 0a 7018i bk11: 0a 7018i bk12: 0a 7018i bk13: 0a 7018i bk14: 0a 7018i bk15: 0a 7018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00484469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 48
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.8542
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=228
icnt_total_pkts_simt_to_mem=50
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.4167
	minimum = 6
	maximum = 68
Network latency average = 19.0417
	minimum = 6
	maximum = 67
Slowest packet = 74
Flit latency average = 20.4964
	minimum = 6
	maximum = 63
Slowest flit = 223
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000668715
	minimum = 0 (at node 0)
	maximum = 0.00507805 (at node 1)
Accepted packet rate average = 0.000668715
	minimum = 0 (at node 0)
	maximum = 0.00507805 (at node 1)
Injected flit rate average = 0.00193649
	minimum = 0 (at node 0)
	maximum = 0.00601843 (at node 15)
Accepted flit rate average= 0.00193649
	minimum = 0 (at node 0)
	maximum = 0.0235095 (at node 1)
Injected packet length average = 2.89583
Accepted packet length average = 2.89583
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 68 (1 samples)
Network latency average = 19.0417 (1 samples)
	minimum = 6 (1 samples)
	maximum = 67 (1 samples)
Flit latency average = 20.4964 (1 samples)
	minimum = 6 (1 samples)
	maximum = 63 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000668715 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00507805 (1 samples)
Accepted packet rate average = 0.000668715 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00507805 (1 samples)
Injected flit rate average = 0.00193649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00601843 (1 samples)
Accepted flit rate average = 0.00193649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0235095 (1 samples)
Injected packet size average = 2.89583 (1 samples)
Accepted packet size average = 2.89583 (1 samples)
Hops average = 1 (1 samples)
