--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1178 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.613ns.
--------------------------------------------------------------------------------
Slack:                  6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.879ns logic, 2.661ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.879ns logic, 2.661ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.879ns logic, 2.661ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.879ns logic, 2.661ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.627 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.969ns logic, 2.551ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.627 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.969ns logic, 2.551ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.627 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.969ns logic, 2.551ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.627 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.969ns logic, 2.551ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.879ns logic, 2.566ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.879ns logic, 2.566ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.879ns logic, 2.566ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_1 (FF)
  Destination:          peri/rx_data_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_1 to peri/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.BQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_1
    SLICE_X72Y81.A2      net (fanout=2)        0.718   peri/enable16_counter<1>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.879ns logic, 2.566ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.626 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.969ns logic, 2.456ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.626 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.969ns logic, 2.456ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.626 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.969ns logic, 2.456ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_0 (FF)
  Destination:          peri/rx_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.626 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_0 to peri/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                0.431   peri/enable16_counter<7>
                                                       peri/enable16_counter_0
    SLICE_X72Y81.A1      net (fanout=2)        0.608   peri/enable16_counter<0>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.969ns logic, 2.456ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.879ns logic, 2.502ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.879ns logic, 2.502ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.879ns logic, 2.502ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.627 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.879ns logic, 2.502ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.879ns logic, 2.407ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.879ns logic, 2.407ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.879ns logic, 2.407ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_3 (FF)
  Destination:          peri/rx_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.626 - 0.665)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_3 to peri/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y81.DQ      Tcko                  0.341   peri/enable16_counter<3>
                                                       peri/enable16_counter_3
    SLICE_X72Y81.A3      net (fanout=2)        0.559   peri/enable16_counter<3>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y69.CE      net (fanout=2)        0.642   peri/_n0273_inv
    SLICE_X75Y69.CLK     Tceck                 0.150   peri/rx_data<7>
                                                       peri/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.879ns logic, 2.407ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  6.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri/enable16_counter_5 (FF)
  Destination:          peri/rx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.627 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri/enable16_counter_5 to peri/rx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AQ      Tcko                  0.341   peri/enable16_counter<7>
                                                       peri/enable16_counter_5
    SLICE_X72Y81.A4      net (fanout=2)        0.422   peri/enable16_counter<5>
    SLICE_X72Y81.A       Tilo                  0.097   peri/enable16<15>
                                                       peri/enable16<15>1
    SLICE_X72Y83.A5      net (fanout=1)        0.288   peri/enable16<15>
    SLICE_X72Y83.A       Tilo                  0.097   peri/enable16<15>1
                                                       peri/enable16<15>3
    SLICE_X72Y83.B5      net (fanout=8)        0.206   peri/enable16
    SLICE_X72Y83.B       Tilo                  0.097   peri/enable16<15>1
                                                       peri/_n03661
    SLICE_X73Y79.A2      net (fanout=3)        0.712   peri/_n0366
    SLICE_X73Y79.A       Tilo                  0.097   peri/_n0273_inv
                                                       peri/_n0273_inv
    SLICE_X75Y68.CE      net (fanout=2)        0.737   peri/_n0273_inv
    SLICE_X75Y68.CLK     Tceck                 0.150   peri/rx_data<3>
                                                       peri/rx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.879ns logic, 2.365ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.737ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.263ns (791.766MHz) (Tickper)
  Physical resource: peri/uart_rxd1/CLK
  Logical resource: peri/uart_rxd1/CK
  Location pin: ILOGIC_X1Y136.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_1/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_1/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_1/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_2/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_2/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_2/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_3/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_3/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<3>/CLK
  Logical resource: peri/enable16_counter_3/CK
  Location pin: SLICE_X73Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<6>/CLK
  Logical resource: peri/enable16_counter_4/CK
  Location pin: SLICE_X73Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<6>/CLK
  Logical resource: peri/enable16_counter_4/CK
  Location pin: SLICE_X73Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<6>/CLK
  Logical resource: peri/enable16_counter_4/CK
  Location pin: SLICE_X73Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<6>/CLK
  Logical resource: peri/enable16_counter_6/CK
  Location pin: SLICE_X73Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<6>/CLK
  Logical resource: peri/enable16_counter_6/CK
  Location pin: SLICE_X73Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<6>/CLK
  Logical resource: peri/enable16_counter_6/CK
  Location pin: SLICE_X73Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_8/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_8/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_8/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_9/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_9/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_9/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_10/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: peri/enable16_counter<11>/CLK
  Logical resource: peri/enable16_counter_10/CK
  Location pin: SLICE_X73Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.613|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1178 paths, 0 nets, and 147 connections

Design statistics:
   Minimum period:   3.613ns{1}   (Maximum frequency: 276.778MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  9 12:52:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



