{
  "design": {
    "design_info": {
      "boundary_crc": "0xE61D228B65F79609",
      "device": "xcku060-ffva1156-2-i",
      "gen_directory": "../../../../run_boom.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "ddr4_0": "",
      "axi_uartlite_0": "",
      "axi_ethernet_0": "",
      "clk_wiz_0": "",
      "axi_ethernet_0_dma": "",
      "mmio_xbar": "",
      "dma_xbar": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_clock_converter_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "bit_to_bus_4_0": "",
      "axi_dwidth_converter_0": "",
      "axi_dwidth_converter_1": "",
      "axi_protocol_convert_0": "",
      "util_vector_logic_2": "",
      "chipyard_wrapper_0": ""
    },
    "interface_ports": {
      "C0_DDR4_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16LY-075",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "C0_DDR4_0_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "C0_DDR4_0_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "C0_DDR4_0_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "C0_DDR4_0_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "C0_DDR4_0_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "C0_DDR4_0_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "C0_DDR4_0_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "C0_DDR4_0_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "C0_DDR4_0_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "C0_DDR4_0_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "C0_DDR4_0_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "C0_DDR4_0_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "C0_DDR4_0_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "C0_DDR4_0_reset_n",
            "direction": "O"
          }
        }
      },
      "C0_SYS_CLK_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "C0_SYS_CLK_0_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "C0_SYS_CLK_0_clk_p",
            "direction": "I"
          }
        }
      },
      "UART_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "UART_0_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "UART_0_txd",
            "direction": "O"
          }
        }
      },
      "mdio_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "mdio_0_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "mdio_0_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "mdio_0_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "mdio_0_mdio_t",
            "direction": "O"
          }
        }
      },
      "rgmii_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "port_maps": {
          "RD": {
            "physical_name": "rgmii_0_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "rgmii_0_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "rgmii_0_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "rgmii_0_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "rgmii_0_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "rgmii_0_txc",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "sys_rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00"
          }
        }
      }
    },
    "components": {
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "design_1_ddr4_0_0",
        "xci_path": "ip/design_1_ddr4_0_0/design_1_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "C0.DDR4_AxiDataWidth": {
            "value": "64"
          },
          "C0.DDR4_DataWidth": {
            "value": "64"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "9996"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16LY-075"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_0",
        "xci_path": "ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.2",
        "xci_name": "design_1_axi_ethernet_0_0",
        "xci_path": "ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0.xci",
        "inst_hier_path": "axi_ethernet_0",
        "parameters": {
          "PHY_TYPE": {
            "value": "RGMII"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "rgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "18",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "125.247"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_cpu"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_eth"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          }
        }
      },
      "axi_ethernet_0_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_ethernet_0_dma_0",
        "xci_path": "ip/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0.xci",
        "inst_hier_path": "axi_ethernet_0_dma",
        "parameters": {
          "c_addr_width": {
            "value": "64"
          },
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "32"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "32"
          },
          "c_sg_length_width": {
            "value": "16"
          },
          "c_sg_use_stsapp_length": {
            "value": "1"
          },
          "c_single_interface": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "16E",
              "width": "64"
            },
            "Data": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "mmio_xbar": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "design_1_axi_crossbar_0_0",
        "xci_path": "ip/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0.xci",
        "inst_hier_path": "mmio_xbar",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          }
        }
      },
      "dma_xbar": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "design_1_axi_crossbar_1_0",
        "xci_path": "ip/design_1_axi_crossbar_1_0/design_1_axi_crossbar_1_0.xci",
        "inst_hier_path": "dma_xbar",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../u-boot/u-boot.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65536"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "design_1_axi_clock_converter_0_0",
        "xci_path": "ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.xci",
        "inst_hier_path": "axi_clock_converter_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "bit_to_bus_4_0": {
        "vlnv": "xilinx.com:module_ref:bit_to_bus_4:1.0",
        "xci_name": "design_1_bit_to_bus_4_0_0",
        "xci_path": "ip/design_1_bit_to_bus_4_0_0/design_1_bit_to_bus_4_0_0.xci",
        "inst_hier_path": "bit_to_bus_4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bit_to_bus_4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "bit_3": {
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "bit_2": {
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "bit_1": {
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "EDGE_RISING",
                "value_src": "user_prop"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "bit_0": {
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "EDGE_RISING",
                "value_src": "const_prop"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "bus_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "axi_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "design_1_axi_dwidth_converter_0_0",
        "xci_path": "ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0.xci",
        "inst_hier_path": "axi_dwidth_converter_0",
        "parameters": {
          "SI_DATA_WIDTH": {
            "value": "32"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_dwidth_converter_1": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "design_1_axi_dwidth_converter_1_0",
        "xci_path": "ip/design_1_axi_dwidth_converter_1_0/design_1_axi_dwidth_converter_1_0.xci",
        "inst_hier_path": "axi_dwidth_converter_1",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "design_1_axi_protocol_convert_0_0",
        "xci_path": "ip/design_1_axi_protocol_convert_0_0/design_1_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_2_0",
        "xci_path": "ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "chipyard_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:chipyard_wrapper:1.0",
        "xci_name": "design_1_chipyard_wrapper_0_0",
        "xci_path": "ip/design_1_chipyard_wrapper_0_0/design_1_chipyard_wrapper_0_0.xci",
        "inst_hier_path": "chipyard_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "chipyard_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axi4_fbus_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "33",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              }
            },
            "memory_map_ref": "axi4_fbus_0",
            "port_maps": {
              "AWID": {
                "physical_name": "axi4_fbus_0_awid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "axi4_fbus_0_awaddr",
                "direction": "I",
                "left": "32",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "axi4_fbus_0_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "axi4_fbus_0_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "axi4_fbus_0_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "axi4_fbus_0_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "axi4_fbus_0_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "axi4_fbus_0_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "axi4_fbus_0_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "axi4_fbus_0_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "axi4_fbus_0_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "axi4_fbus_0_wdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "axi4_fbus_0_wstrb",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "axi4_fbus_0_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "axi4_fbus_0_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "axi4_fbus_0_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "axi4_fbus_0_bid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "axi4_fbus_0_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "axi4_fbus_0_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "axi4_fbus_0_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "axi4_fbus_0_arid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "axi4_fbus_0_araddr",
                "direction": "I",
                "left": "32",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "axi4_fbus_0_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "axi4_fbus_0_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "axi4_fbus_0_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "axi4_fbus_0_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "axi4_fbus_0_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "axi4_fbus_0_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "axi4_fbus_0_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "axi4_fbus_0_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "axi4_fbus_0_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "axi4_fbus_0_rid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "axi4_fbus_0_rdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "axi4_fbus_0_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "axi4_fbus_0_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "axi4_fbus_0_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "axi4_fbus_0_rready",
                "direction": "I"
              }
            }
          },
          "axi4_mem_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "33",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              }
            },
            "address_space_ref": "axi4_mem_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "axi4_mem_0_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "axi4_mem_0_awaddr",
                "direction": "O",
                "left": "32",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "axi4_mem_0_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "axi4_mem_0_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "axi4_mem_0_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "axi4_mem_0_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "axi4_mem_0_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "axi4_mem_0_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "axi4_mem_0_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "axi4_mem_0_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "axi4_mem_0_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "axi4_mem_0_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "axi4_mem_0_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "axi4_mem_0_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "axi4_mem_0_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "axi4_mem_0_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "axi4_mem_0_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "axi4_mem_0_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "axi4_mem_0_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "axi4_mem_0_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "axi4_mem_0_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "axi4_mem_0_araddr",
                "direction": "O",
                "left": "32",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "axi4_mem_0_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "axi4_mem_0_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "axi4_mem_0_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "axi4_mem_0_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "axi4_mem_0_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "axi4_mem_0_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "axi4_mem_0_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "axi4_mem_0_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "axi4_mem_0_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "axi4_mem_0_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "axi4_mem_0_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "axi4_mem_0_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "axi4_mem_0_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "axi4_mem_0_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "axi4_mem_0_rready",
                "direction": "O"
              }
            }
          },
          "axi4_mmio_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "31",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              }
            },
            "address_space_ref": "axi4_mmio_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "axi4_mmio_0_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "axi4_mmio_0_awaddr",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "axi4_mmio_0_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "axi4_mmio_0_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "axi4_mmio_0_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "axi4_mmio_0_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "axi4_mmio_0_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "axi4_mmio_0_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "axi4_mmio_0_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "axi4_mmio_0_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "axi4_mmio_0_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "axi4_mmio_0_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "axi4_mmio_0_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "axi4_mmio_0_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "axi4_mmio_0_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "axi4_mmio_0_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "axi4_mmio_0_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "axi4_mmio_0_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "axi4_mmio_0_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "axi4_mmio_0_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "axi4_mmio_0_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "axi4_mmio_0_araddr",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "axi4_mmio_0_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "axi4_mmio_0_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "axi4_mmio_0_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "axi4_mmio_0_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "axi4_mmio_0_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "axi4_mmio_0_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "axi4_mmio_0_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "axi4_mmio_0_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "axi4_mmio_0_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "axi4_mmio_0_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "axi4_mmio_0_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "axi4_mmio_0_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "axi4_mmio_0_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "axi4_mmio_0_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "axi4_mmio_0_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clock_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_cpu",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "ext_interrupts": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "axi4_mem_0": {
              "range": "8G",
              "width": "33"
            },
            "axi4_mmio_0": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      }
    },
    "interface_nets": {
      "C0_SYS_CLK_0_1": {
        "interface_ports": [
          "C0_SYS_CLK_0",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/M_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "axi_dwidth_converter_0_M_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_0/M_AXI",
          "chipyard_wrapper_0/axi4_fbus_0"
        ]
      },
      "axi_dwidth_converter_1_M_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_1/M_AXI",
          "axi_protocol_convert_0/S_AXI"
        ]
      },
      "axi_ethernet_0_dma_M_AXI": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXI",
          "dma_xbar/S01_AXI"
        ]
      },
      "axi_ethernet_0_dma_M_AXIS_CNTRL": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXIS_CNTRL",
          "axi_ethernet_0/s_axis_txc"
        ]
      },
      "axi_ethernet_0_dma_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXIS_MM2S",
          "axi_ethernet_0/s_axis_txd"
        ]
      },
      "axi_ethernet_0_dma_M_AXI_SG": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXI_SG",
          "dma_xbar/S00_AXI"
        ]
      },
      "axi_ethernet_0_m_axis_rxd": {
        "interface_ports": [
          "axi_ethernet_0_dma/S_AXIS_S2MM",
          "axi_ethernet_0/m_axis_rxd"
        ]
      },
      "axi_ethernet_0_m_axis_rxs": {
        "interface_ports": [
          "axi_ethernet_0_dma/S_AXIS_STS",
          "axi_ethernet_0/m_axis_rxs"
        ]
      },
      "axi_ethernet_0_mdio": {
        "interface_ports": [
          "mdio_0",
          "axi_ethernet_0/mdio"
        ]
      },
      "axi_ethernet_0_rgmii": {
        "interface_ports": [
          "rgmii_0",
          "axi_ethernet_0/rgmii"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/M_AXI",
          "mmio_xbar/S00_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "UART_0",
          "axi_uartlite_0/UART"
        ]
      },
      "chipyard_wrapper_0_axi4_mem_0": {
        "interface_ports": [
          "chipyard_wrapper_0/axi4_mem_0",
          "axi_clock_converter_0/S_AXI"
        ]
      },
      "chipyard_wrapper_0_axi4_mmio_0": {
        "interface_ports": [
          "axi_dwidth_converter_1/S_AXI",
          "chipyard_wrapper_0/axi4_mmio_0"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "C0_DDR4_0",
          "ddr4_0/C0_DDR4"
        ]
      },
      "dma_xbar_M00_AXI": {
        "interface_ports": [
          "dma_xbar/M00_AXI",
          "axi_dwidth_converter_0/S_AXI"
        ]
      },
      "mmio_xbar_M00_AXI": {
        "interface_ports": [
          "mmio_xbar/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "mmio_xbar_M01_AXI": {
        "interface_ports": [
          "mmio_xbar/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "mmio_xbar_M02_AXI": {
        "interface_ports": [
          "axi_ethernet_0/s_axi",
          "mmio_xbar/M02_AXI"
        ]
      },
      "mmio_xbar_M03_AXI": {
        "interface_ports": [
          "axi_ethernet_0_dma/S_AXI_LITE",
          "mmio_xbar/M03_AXI"
        ]
      }
    },
    "nets": {
      "axi_ethernet_0_dma_mm2s_cntrl_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/mm2s_cntrl_reset_out_n",
          "axi_ethernet_0/axi_txc_arstn"
        ]
      },
      "axi_ethernet_0_dma_mm2s_introut": {
        "ports": [
          "axi_ethernet_0_dma/mm2s_introut",
          "bit_to_bus_4_0/bit_3"
        ]
      },
      "axi_ethernet_0_dma_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/mm2s_prmry_reset_out_n",
          "axi_ethernet_0/axi_txd_arstn"
        ]
      },
      "axi_ethernet_0_dma_s2mm_introut": {
        "ports": [
          "axi_ethernet_0_dma/s2mm_introut",
          "bit_to_bus_4_0/bit_2"
        ]
      },
      "axi_ethernet_0_dma_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/s2mm_prmry_reset_out_n",
          "axi_ethernet_0/axi_rxd_arstn"
        ]
      },
      "axi_ethernet_0_dma_s2mm_sts_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/s2mm_sts_reset_out_n",
          "axi_ethernet_0/axi_rxs_arstn"
        ]
      },
      "axi_ethernet_0_mac_irq": {
        "ports": [
          "axi_ethernet_0/mac_irq",
          "bit_to_bus_4_0/bit_1"
        ]
      },
      "axi_ethernet_0_phy_rst_n": {
        "ports": [
          "axi_ethernet_0/phy_rst_n",
          "reset_rtl_0"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "bit_to_bus_4_0/bit_0"
        ]
      },
      "bit_to_bus_4_0_bus_out": {
        "ports": [
          "bit_to_bus_4_0/bus_out",
          "chipyard_wrapper_0/ext_interrupts"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_cpu": {
        "ports": [
          "clk_wiz_0/clk_cpu",
          "mmio_xbar/aclk",
          "axi_uartlite_0/s_axi_aclk",
          "axi_ethernet_0_dma/s_axi_lite_aclk",
          "axi_ethernet_0_dma/m_axi_sg_aclk",
          "axi_ethernet_0/s_axi_lite_clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_ethernet_0_dma/m_axi_mm2s_aclk",
          "axi_ethernet_0_dma/m_axi_s2mm_aclk",
          "axi_ethernet_0/axis_clk",
          "dma_xbar/aclk",
          "axi_dwidth_converter_0/s_axi_aclk",
          "axi_dwidth_converter_1/s_axi_aclk",
          "axi_protocol_convert_0/aclk",
          "axi_clock_converter_0/s_axi_aclk",
          "chipyard_wrapper_0/clock_clock"
        ]
      },
      "clk_wiz_0_clk_eth": {
        "ports": [
          "clk_wiz_0/clk_eth",
          "axi_ethernet_0/gtx_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "ddr4_0/c0_ddr4_aresetn",
          "mmio_xbar/aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_ethernet_0_dma/axi_resetn",
          "axi_ethernet_0/s_axi_lite_resetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "dma_xbar/aresetn",
          "util_vector_logic_1/Op1",
          "axi_dwidth_converter_0/s_axi_aresetn",
          "axi_dwidth_converter_1/s_axi_aresetn",
          "axi_protocol_convert_0/aresetn",
          "axi_clock_converter_0/s_axi_aresetn"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_ethernet_0/ref_clk",
          "axi_clock_converter_0/m_axi_aclk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "clk_wiz_0/reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "sys_rst_0_1": {
        "ports": [
          "sys_rst_0",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axi_clock_converter_0/m_axi_aresetn"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "chipyard_wrapper_0/reset"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "ddr4_0/sys_rst"
        ]
      }
    },
    "addressing": {
      "/axi_ethernet_0_dma": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_chipyard_wrapper_0_reg0": {
                "address_block": "/chipyard_wrapper_0/axi4_fbus_0/reg0",
                "offset": "0x0000000000000000",
                "range": "8G"
              }
            }
          },
          "Data": {
            "segments": {
              "SEG_chipyard_wrapper_0_reg0": {
                "address_block": "/chipyard_wrapper_0/axi4_fbus_0/reg0",
                "offset": "0x0000000000000000",
                "range": "8G"
              }
            }
          }
        }
      },
      "/chipyard_wrapper_0": {
        "address_spaces": {
          "axi4_mem_0": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x000000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          },
          "axi4_mmio_0": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x60000000",
                "range": "1M"
              },
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x60200000",
                "range": "1M"
              },
              "SEG_axi_ethernet_0_dma_Reg": {
                "address_block": "/axi_ethernet_0_dma/S_AXI_LITE/Reg",
                "offset": "0x60300000",
                "range": "1M"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x60100000",
                "range": "1M"
              }
            }
          }
        }
      }
    }
  }
}