#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May  5 16:05:10 2024
# Process ID: 15676
# Current directory: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/GRAPHICS_FSM_TEST/test_graphics
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1648 C:\Dan_Agalakotuwa\ECE383_Dan\Final_Project\Tests\GRAPHICS_FSM_TEST\test_graphics\test_graphics.xpr
# Log file: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/GRAPHICS_FSM_TEST/test_graphics/vivado.log
# Journal file: C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/GRAPHICS_FSM_TEST/test_graphics\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/GRAPHICS_FSM_TEST/test_graphics/test_graphics.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Dan_Agalakotuwa/ECE383_Dan/Final_Project/Tests/GRAPHICS_FSM_TEST/test_graphics'
INFO: [Project 1-313] Project file moved from 'C:/Users/kaush/Documents/ECE383_Dan/Final_Project/Tests/GRAPHICS_FSM_TEST/test_graphics' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys_video:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:nexys_video:part0:1.2' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 16:05:57 2024...
