logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/cmd_fifo/genblk1[0].ram/mem[4:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/cmd_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-1 Port_B_Depth-16 Port_B_Width-1 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem[64:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/data_fifo/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-65 Port_B_Depth-16 Port_B_Width-65 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem[28:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rd_cmd_mst/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-25 Port_B_Depth-8 Port_B_Width-25 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rresp_fifo/ram/mem[1:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/rresp_fifo/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-2 Port_B_Depth-16 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem[35:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem[35:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem[24:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-10 Port_A_Width-25 Port_B_Depth-10 Port_B_Width-25 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem[7:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-10 Port_A_Width-8 Port_B_Depth-10 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[67:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-50 Port_B_Depth-4 Port_B_Width-50 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[67:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-50 Port_B_Depth-4 Port_B_Width-50 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[72:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-72 Port_B_Depth-4 Port_B_Width-72 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem[73:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-73 Port_B_Depth-4 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem[70:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-66 Port_B_Depth-16 Port_B_Width-66 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem[12:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-13 Port_B_Depth-16 Port_B_Width-13 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem[72:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-73 Port_B_Depth-16 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem[8:0] Physical_names-[AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-9 Port_B_Depth-16 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0] Physical_names-[DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0] Physical_names-[DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_204/wrtq_b_size\[0\] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_204/wrtq_b_size_wrtq_b_size_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-6 Port_A_Width-7 Port_B_Depth-6 Port_B_Width-7 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_240/MSC_i_241/fifo\[0\] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_240/MSC_i_241/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_240/MSC_i_241/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_240/MSC_i_241/gen_fifo_regs[0].nonresettable.fifo_gen_fifo_regs[0].nonresettable.fifo_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-61 Port_B_Depth-32 Port_B_Width-61 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem[60:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_239/MSC_i_243/MSC_i_244/MSC_i_247/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-61 Port_B_Depth-32 Port_B_Width-61 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem[78:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_13/MSC_i_16/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-73 Port_B_Depth-16 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/mem[7:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_17/MSC_i_20/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-2 Port_B_Depth-16 Port_B_Width-2 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem[144:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_12/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_10/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_44/mem_mem_0_11/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-64 Port_A_Width-145 Port_B_Depth-64 Port_B_Width-145 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem[91:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_45/MSC_i_66/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-92 Port_B_Depth-16 Port_B_Width-92 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_67/MSC_i_92/mem[43:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_67/MSC_i_92/mem_mem_0_1/INST_RAM1K20_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_67/MSC_i_92/mem_mem_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-128 Port_A_Width-44 Port_B_Depth-128 Port_B_Width-44 RAM_type-0 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem[71:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-72 Port_B_Depth-32 Port_B_Width-72 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_93/MSC_i_118/mem[128:0] Physical_names-[DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_93/MSC_i_118/mem_mem_0_2/INST_RAM1K20_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_93/MSC_i_118/mem_mem_0_3/INST_RAM1K20_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_93/MSC_i_118/mem_mem_0_1/INST_RAM1K20_IP@@DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_93/MSC_i_118/mem_mem_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-128 Port_A_Width-129 Port_B_Depth-128 Port_B_Width-129 RAM_type-0 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q\[0\] Physical_names-[IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-9 Port_B_Depth-32 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q\[0\] Physical_names-[IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-9 Port_B_Depth-32 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/IO_0/LSRAM_64kBytes Physical_names-[IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0/INST_RAM1K20_IP@@IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0/INST_RAM1K20_IP@@] Cascade_type-Depth Port_A_Depth-16384 Port_A_Width-40 Port_B_Depth-16384 Port_B_Width-40 RAM_type-0 RAM_Port_type-0 Memory_Source-0 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189 Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-31 Port_A_Width-32 Port_B_Depth-31 Port_B_Width-32 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189[31:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-31 Port_A_Width-32 Port_B_Depth-31 Port_B_Width-32 RAM_type-1 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0[7:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_0_data_arrays_0_0_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_1[7:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_1_data_arrays_0_1_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_2[7:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_2_data_arrays_0_2_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_3[7:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/data_arrays_0_3_data_arrays_0_3_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-8 Port_B_Depth-2048 Port_B_Width-8 RAM_type-0 RAM_Port_type-1 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0[20:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-128 Port_A_Width-21 Port_B_Depth-128 Port_B_Width-21 RAM_type-0 RAM_Port_type-0 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0[31:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_3/INST_RAM1K20_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_1/INST_RAM1K20_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_2/INST_RAM1K20_IP@@PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/data_arrays_0_0_data_arrays_0_0_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-2048 Port_A_Width-32 Port_B_Depth-2048 Port_B_Width-32 RAM_type-0 RAM_Port_type-1 Memory_Source-3 
logical_instance_name-TOP/PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0[19:0] Physical_names-[PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/tag_array_0_tag_array_0_0_0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-128 Port_A_Width-20 Port_B_Depth-128 Port_B_Width-20 RAM_type-0 RAM_Port_type-1 Memory_Source-3 
