// Seed: 1885844760
module module_0 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply0 id_7
);
  assign id_3 = id_1;
  assign id_7 = 1'b0;
  wire id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    inout wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input wor id_9,
    output wand id_10,
    output supply0 id_11,
    output wand id_12,
    input tri id_13,
    output logic id_14,
    input tri1 id_15
);
  initial @(posedge id_1) id_14 = -1'b0;
  module_0 modCall_1 (
      id_15,
      id_9,
      id_2,
      id_5,
      id_1,
      id_1,
      id_8,
      id_12
  );
endmodule
