Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3974b8d4f10f42759c8ca6b605100b05 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_tb_behav xil_defaultlib.SingleCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer5.v" Line 1. Module Multiplexer5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer32.v" Line 1. Module Multiplexer32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer32.v" Line 1. Module Multiplexer32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer32.v" Line 1. Module Multiplexer32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer5.v" Line 1. Module Multiplexer5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer32.v" Line 1. Module Multiplexer32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer32.v" Line 1. Module Multiplexer32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/singleMIPSCPU32/cpu/cpu.srcs/sources_1/new/Multiplexer32.v" Line 1. Module Multiplexer32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.SingleCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCPU_tb_behav
