
---------- Begin Simulation Statistics ----------
final_tick                               2189140693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703636                       # Number of bytes of host memory used
host_op_rate                                    60937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38768.65                       # Real time elapsed on the host
host_tick_rate                               56466771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354842763                       # Number of instructions simulated
sim_ops                                    2362451675                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.189141                       # Number of seconds simulated
sim_ticks                                2189140693000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.374398                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292662175                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334951866                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19476133                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461693274                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39195522                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39728562                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          533040                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587271454                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972908                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801848                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13755017                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555024155                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58197229                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419487                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       98229413                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224776488                       # Number of instructions committed
system.cpu0.commit.committedOps            2228583645                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4068815521                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547723                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.291172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2973133401     73.07%     73.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    648024736     15.93%     89.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    166495243      4.09%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    160743977      3.95%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35485489      0.87%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11022917      0.27%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7285584      0.18%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8426945      0.21%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58197229      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4068815521                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162519                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150886149                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691549124                       # Number of loads committed
system.cpu0.commit.membars                    7608896                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608902      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238746224     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695350964     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264759269     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228583645                       # Class of committed instruction
system.cpu0.commit.refs                     960110261                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224776488                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228583645                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964243                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964243                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            731424221                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5744428                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291345415                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2362926637                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1719602677                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1612955828                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13781819                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18515564                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11389971                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587271454                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422925277                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2382679454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5718933                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2391855940                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          351                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39005980                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134387                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1686971513                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331857697                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547335                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4089154516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.585859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886923                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2406233055     58.84%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1246643944     30.49%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229393819      5.61%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167654108      4.10%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24351811      0.60%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7027686      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  230198      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7613680      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4089154516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      280847189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13945920                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567414719                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527435                       # Inst execution rate
system.cpu0.iew.exec_refs                  1003020638                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276205354                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              585535038                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728979547                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3812287                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6792052                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278071101                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2326765303                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            726815284                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10992348                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2304890060                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3599762                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14414480                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13781819                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22136259                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       222941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35504613                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        60241                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26491                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8872242                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37430423                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9509964                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26491                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2003485                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11942435                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                963177549                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2287868898                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.888255                       # average fanout of values written-back
system.cpu0.iew.wb_producers                855547074                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523540                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2288038672                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2817348855                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1461067868                       # number of integer regfile writes
system.cpu0.ipc                              0.509102                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509102                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611921      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277988623     55.18%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18333354      0.79%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802466      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           735334606     31.75%     88.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272811389     11.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2315882409                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5207597                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002249                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 784965     15.07%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3930605     75.48%     90.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               492025      9.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2313478033                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8726424648                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2287868848                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2424972087                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2315340950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2315882409                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11424353                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       98181654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           297820                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          4866                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41928824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4089154516                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566347                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801970                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2397377580     58.63%     58.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1205018790     29.47%     88.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383540051      9.38%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79658966      1.95%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17767106      0.43%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2572066      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2010747      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             860297      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             348913      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4089154516                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529950                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         41350072                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5797997                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728979547                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278071101                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4370001705                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8294264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              637024537                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421312997                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26206870                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1736477104                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              39219547                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               104196                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2868656338                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2345903542                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1505769586                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1605415543                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30469696                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13781819                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             96244075                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                84456584                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2868656294                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        211438                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8877                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53901713                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8828                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6337394248                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4674027266                       # The number of ROB writes
system.cpu0.timesIdled                       56400722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.620068                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17985501                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19211160                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1796135                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32667547                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            918544                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         932796                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14252                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35891111                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48324                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801572                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1393366                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517042                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3313050                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15178052                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066275                       # Number of instructions committed
system.cpu1.commit.committedOps             133868030                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    712312719                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187934                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.857790                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    657049672     92.24%     92.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27406184      3.85%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9089871      1.28%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8803335      1.24%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2049428      0.29%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       749375      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3539516      0.50%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312288      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3313050      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    712312719                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457109                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272275                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890000                       # Number of loads committed
system.cpu1.commit.membars                    7603271                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603271      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450689     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691572     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122354      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868030                       # Class of committed instruction
system.cpu1.commit.refs                      48813938                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066275                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868030                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.507125                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.507125                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            632858010                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               420860                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17282299                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154845506                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21534211                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50574629                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1394937                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1131957                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8823321                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35891111                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21119316                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    690947194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               152799                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156165287                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3595412                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050107                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22440207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18904045                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.218019                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         715185108                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.223673                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.665492                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               619183771     86.58%     86.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55302843      7.73%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24496724      3.43%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11038114      1.54%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3332555      0.47%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1763219      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65821      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     969      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1092      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           715185108                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1106070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1519489                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31669603                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.201829                       # Inst execution rate
system.cpu1.iew.exec_refs                    52087057                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12355980                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              541222130                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40240148                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802249                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1109863                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12664355                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149027925                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39731077                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1452852                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144568141                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2540478                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7147694                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1394937                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14390699                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        63599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1087054                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29307                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1898                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5069                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3350148                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       740417                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1898                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       525531                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        993958                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82362425                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143538067                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854180                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70352300                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200391                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143583994                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179762343                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96531711                       # number of integer regfile writes
system.cpu1.ipc                              0.181583                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181583                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603375      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85892213     58.82%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43928644     30.08%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8596615      5.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146020993                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4177769                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028611                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 773468     18.51%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3060551     73.26%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               343748      8.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142595373                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1011709409                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143538055                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164189385                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137622256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146020993                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405669                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15159894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           304572                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           266                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6046501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    715185108                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.204172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.669693                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          626559598     87.61%     87.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56839684      7.95%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18135737      2.54%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6065811      0.85%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5334368      0.75%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             764355      0.11%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1012756      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             305773      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167026      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      715185108                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203857                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23683047                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2279665                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40240148                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12664355                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       716291178                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3661982533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              583545883                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324700                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25401403                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24640131                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6394208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               110470                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190135441                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152505716                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102527755                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53512161                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18573457                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1394937                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             52059294                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13203055                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190135429                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32702                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51798593                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   858045517                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300973697                       # The number of ROB writes
system.cpu1.timesIdled                          16433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23248524                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21358563                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47308107                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             362775                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3649779                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25270992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      50415958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       347934                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       177086                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122560040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8426761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245206352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8603847                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20535910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5609416                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19535434                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4732158                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4732153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20535911                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75684015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75684015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1976158656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1976158656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25271102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25271102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25271102                       # Request fanout histogram
system.membus.respLayer1.occupancy       130030456326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         78026054735                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       518392000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   754182528.713185                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1465500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1714227500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2184993557000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4147136000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356763808                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356763808                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356763808                       # number of overall hits
system.cpu0.icache.overall_hits::total      356763808                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66161469                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66161469                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66161469                       # number of overall misses
system.cpu0.icache.overall_misses::total     66161469                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 871231396997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 871231396997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 871231396997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 871231396997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422925277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422925277                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422925277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422925277                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156438                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156438                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156438                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156438                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13168.259565                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13168.259565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13168.259565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13168.259565                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1928                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62391308                       # number of writebacks
system.cpu0.icache.writebacks::total         62391308                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3770127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3770127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3770127                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3770127                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62391342                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62391342                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62391342                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62391342                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 773564701997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 773564701997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 773564701997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 773564701997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147523                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147523                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147523                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147523                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12398.590529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12398.590529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12398.590529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12398.590529                       # average overall mshr miss latency
system.cpu0.icache.replacements              62391308                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356763808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356763808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66161469                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66161469                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 871231396997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 871231396997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422925277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422925277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13168.259565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13168.259565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3770127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3770127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62391342                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62391342                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 773564701997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 773564701997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12398.590529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12398.590529                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          419154908                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62391308                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.718162                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        908241894                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       908241894                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862501815                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862501815                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862501815                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862501815                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     83797260                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      83797260                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     83797260                       # number of overall misses
system.cpu0.dcache.overall_misses::total     83797260                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2308227924217                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2308227924217                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2308227924217                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2308227924217                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    946299075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    946299075                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    946299075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    946299075                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088553                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088553                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088553                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088553                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27545.386618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27545.386618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27545.386618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27545.386618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15437461                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1471746                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           245602                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13715                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.855600                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   107.309223                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56468102                       # number of writebacks
system.cpu0.dcache.writebacks::total         56468102                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28790223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28790223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28790223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28790223                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     55007037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     55007037                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     55007037                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     55007037                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1020408089815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1020408089815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1020408089815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1020408089815                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058129                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058129                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058129                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058129                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18550.500908                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18550.500908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18550.500908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18550.500908                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56468102                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    613024274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      613024274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68521388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68521388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1571415501000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1571415501000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    681545662                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    681545662                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22933.211759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22933.211759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19643630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19643630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48877758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48877758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 789525940500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 789525940500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16153.071925                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16153.071925                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249477541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249477541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15275872                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15275872                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 736812423217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 736812423217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264753413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264753413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48233.739011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48233.739011                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9146593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9146593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6129279                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6129279                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 230882149315                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 230882149315                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37668.728951                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37668.728951                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4494                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1450                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1450                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10452000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10452000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.243943                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.243943                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7208.275862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7208.275862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1434                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1434                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       799000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       799000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4962.732919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4962.732919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       638000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       638000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027400                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027400                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3962.732919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3962.732919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333629                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333629                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128124979500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128124979500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801848                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801848                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386186                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386186                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87265.577887                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87265.577887                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126656760500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126656760500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386186                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386186                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86265.577887                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86265.577887                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995746                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921320219                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56475005                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.313770                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995746                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1956700523                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1956700523                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62175868                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51906704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15047                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              805225                       # number of demand (read+write) hits
system.l2.demand_hits::total                114902844                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62175868                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51906704                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15047                       # number of overall hits
system.l2.overall_hits::.cpu1.data             805225                       # number of overall hits
system.l2.overall_hits::total               114902844                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            215473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4558448                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2896352                       # number of demand (read+write) misses
system.l2.demand_misses::total                7678278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           215473                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4558448                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8005                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2896352                       # number of overall misses
system.l2.overall_misses::total               7678278                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20294603479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 482534729580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    807628979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 323034784356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     826671746394                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20294603479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 482534729580                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    807628979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 323034784356                       # number of overall miss cycles
system.l2.overall_miss_latency::total    826671746394                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62391341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56465152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3701577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122581122                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62391341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56465152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3701577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122581122                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.347258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.782464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062638                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.347258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.782464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062638                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94186.294705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105855.047503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100890.565771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111531.604016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107663.690530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94186.294705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105855.047503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100890.565771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111531.604016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107663.690530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2117697                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     61335                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.526730                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16844259                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5609416                       # number of writebacks
system.l2.writebacks::total                   5609416                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         329194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         137626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              467097                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        329194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        137626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             467097                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       215265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4229254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2758726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7211181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       215265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4229254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2758726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18401893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25613074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18130956481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 413870380177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    724630980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 282501221072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 715227188710                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18130956481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 413870380177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    724630980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 282501221072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1727868334019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2443095522729                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.344265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.745284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.344265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.745284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84226.216436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97858.955782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91309.347278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102402.783412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99183.086475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84226.216436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97858.955782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91309.347278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102402.783412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93896.227634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95384.705589                       # average overall mshr miss latency
system.l2.replacements                       33363875                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13532440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13532440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13532440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13532440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108757236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108757236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108757236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108757236                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18401893                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18401893                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1727868334019                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1727868334019                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93896.227634                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93896.227634                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        94000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       154000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.967742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.952941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1176.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3133.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1901.234568                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1030500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       603500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1634000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.967742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.952941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20205.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20116.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20172.839506                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       324000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4797943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           359234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5157177                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2797340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2140723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4938063                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 292852575940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 227696543951                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  520549119891                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7595283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2499957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10095240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.368300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.856304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104689.660871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106364.318948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105415.649799                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       147240                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        62798                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           210038                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2650100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2077925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4728025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 253421395875                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 200612955253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 454034351128                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.348914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95627.106854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96544.848949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96030.446355                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62175868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62190915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       215473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           223478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20294603479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    807628979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21102232458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62391341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62414393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.347258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94186.294705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100890.565771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94426.442236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       215265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       223201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18130956481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    724630980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18855587461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.344265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84226.216436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91309.347278                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84478.059959                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47108761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       445991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47554752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1761108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       755629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2516737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 189682153640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  95338240405                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 285020394045                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48869869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1201620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50071489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.628842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050263                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107706.145018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126170.700708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113249.971707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       181954                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        74828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       256782                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1579154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       680801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2259955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 160448984302                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81888265819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 242337250121                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.566569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101604.393430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120282.234925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107231.006866                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          321                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          132                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               453                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2210                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          781                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2991                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     39110899                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7847429                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46958328                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2531                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          913                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3444                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.873173                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.855422                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.868467                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17697.239367                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10047.924456                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15699.875627                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          503                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          602                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1707                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          682                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2389                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     34390897                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     13993442                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     48384339                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.674437                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.746988                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.693670                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20146.981254                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20518.243402                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20252.967350                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   262460884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33364926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.866371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.359977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.319265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.764404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.901286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.648338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.353880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1992359830                       # Number of tag accesses
system.l2.tags.data_accesses               1992359830                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13776896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     270976064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        507904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     176686016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1155209152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1617156032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13776896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       507904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14284800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359002624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359002624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         215264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4234001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2760719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18050143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25268063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5609416                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5609416                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6293289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123781932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           232011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80710215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    527699821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             738717268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6293289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       232011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6525300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163992486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163992486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163992486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6293289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123781932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          232011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80710215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    527699821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            902709754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5494586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    215264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4091551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2682113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18028097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017558812750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336793                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336793                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42165892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5176118                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25268064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5609416                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25268064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5609416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 243103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                114830                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1301503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1319468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1308276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1547414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2935001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2059564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1622022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1533926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1458308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1693331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1443801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1426931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1352948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1338491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1346417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1337560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            291749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            350872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            408473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            411155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            411163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            376364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            410884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           358845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           316179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           307897                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1103620776841                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               125124805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1572838795591                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44100.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62850.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19986684                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2935209                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25268064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5609416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4017139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3753846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2694389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2007941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1482249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1414182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1338897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1227838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1036046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  825777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 929336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1868913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 793759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 450831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 395770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 342123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 272337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 150197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 234765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 341532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 348485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 363415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 351714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 349156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 338978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  20517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  20126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  19613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  19358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7597608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.086683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.913745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.547108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2988941     39.34%     39.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2242908     29.52%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       519544      6.84%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       370230      4.87%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       491086      6.46%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       237884      3.13%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       145927      1.92%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        78211      1.03%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       522877      6.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7597608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.303305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1231.347946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336792    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336793                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.314336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           291368     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6616      1.96%     88.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25590      7.60%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8201      2.44%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2994      0.89%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1173      0.35%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              499      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              235      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               85      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336793                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1601597504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15558592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351651456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1617156096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359002624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    738.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2189140681500                       # Total gap between requests
system.mem_ctrls.avgGap                      70897.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13776896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    261859264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       507904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    171655232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1153798208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351651456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6293289.437290634029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119617375.364370867610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232010.670499193890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78412151.648765683174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 527055301.511404454708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160634470.467997461557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       215264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4234001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2760719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18050144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5609416                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9207861593                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 239216206942                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    390797112                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 168305948229                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1155717981715                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52553115317339                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42774.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56498.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49243.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60964.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64028.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9368732.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25870747560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13750605660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         81380199180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14356221480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172808494560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     413269665000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     492613466400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1214049399840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.578061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1275763338823                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73100040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 840277314177                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28376273520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15082316700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         97298022360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14325350400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172808494560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     694360785690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     255905154240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1278156397470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.862153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 656494095466                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73100040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1459546557534                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21286897697.674419                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101741973774.188934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     94.19%     94.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 788033837000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   358467491000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1830673202000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21092789                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21092789                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21092789                       # number of overall hits
system.cpu1.icache.overall_hits::total       21092789                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26527                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26527                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26527                       # number of overall misses
system.cpu1.icache.overall_misses::total        26527                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1130925500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1130925500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1130925500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1130925500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21119316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21119316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21119316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21119316                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42632.996570                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42632.996570                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42632.996570                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42632.996570                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23020                       # number of writebacks
system.cpu1.icache.writebacks::total            23020                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3475                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3475                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3475                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3475                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23052                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23052                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23052                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1007310000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1007310000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1007310000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1007310000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001092                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001092                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001092                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001092                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43697.293077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43697.293077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43697.293077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43697.293077                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23020                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21092789                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21092789                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26527                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26527                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1130925500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1130925500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21119316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21119316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42632.996570                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42632.996570                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3475                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3475                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23052                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1007310000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1007310000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43697.293077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43697.293077                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.203686                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20615838                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23020                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           895.562033                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321959000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.203686                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975115                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975115                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42261684                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42261684                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37601981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37601981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37601981                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37601981                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8917947                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8917947                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8917947                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8917947                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 888140983803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 888140983803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 888140983803                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 888140983803                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46519928                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46519928                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46519928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46519928                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191702                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99590.296265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99590.296265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99590.296265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99590.296265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4517310                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1103139                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            64479                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8850                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.058624                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   124.648475                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3702351                       # number of writebacks
system.cpu1.dcache.writebacks::total          3702351                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6558040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6558040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6558040                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6558040                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2359907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2359907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2359907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2359907                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 220911644086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 220911644086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 220911644086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 220911644086                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050729                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050729                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050729                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050729                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93610.317731                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93610.317731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93610.317731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93610.317731                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3702351                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33228737                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33228737                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5169281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5169281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 478964935000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 478964935000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38398018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38398018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92656.006706                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92656.006706                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3967108                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3967108                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1202173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1202173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 103106607500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 103106607500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031308                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031308                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85766.863421                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85766.863421                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4373244                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4373244                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3748666                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3748666                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 409176048803                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 409176048803                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.461550                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.461550                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109152.442176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109152.442176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2590932                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2590932                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157734                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157734                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 117805036586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 117805036586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101754.838837                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101754.838837                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6594500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6594500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323171                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323171                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41474.842767                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41474.842767                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61460.784314                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61460.784314                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       799000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       799000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.263858                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.263858                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6714.285714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6714.285714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       681000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       681000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261641                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261641                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5771.186441                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5771.186441                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451670                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451670                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120235378500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120235378500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89069.709134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89069.709134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118885476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118885476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355090                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355090                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88069.709134                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88069.709134                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.444055                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43762729                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3709707                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.796815                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321970500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.444055                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.951377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104354620                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104354620                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2189140693000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112486939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19141856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109052334                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27754459                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31322355                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             365                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10108780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10108780                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62414393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     50072547                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187173989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    169411280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11114861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367769254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7986089472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7227728320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2948608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473851136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15690617536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        64701373                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359937152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        187297739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.221153                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              178380844     95.24%     95.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8690362      4.64%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 224425      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2108      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          187297739                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245198463839                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84719442027                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93614028853                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5565181758                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34623409                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2462806840500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 388548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731576                       # Number of bytes of host memory used
host_op_rate                                   390513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7075.17                       # Real time elapsed on the host
host_tick_rate                               38679813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749042890                       # Number of instructions simulated
sim_ops                                    2762946292                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.273666                       # Number of seconds simulated
sim_ticks                                273666147500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.440180                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26420393                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29873744                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           649852                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39537879                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3395134                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3402475                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7341                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55030470                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3043                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1886                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573613                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774557                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10250319                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12364202                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200745593                       # Number of instructions committed
system.cpu0.commit.committedOps             203892708                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    541678677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.376409                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.298416                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    468772350     86.54%     86.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     30775562      5.68%     92.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16121185      2.98%     95.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9388276      1.73%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3422276      0.63%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1015325      0.19%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1592021      0.29%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       341363      0.06%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10250319      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    541678677                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999224                       # Number of function calls committed.
system.cpu0.commit.int_insts                191306414                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868723                       # Number of loads committed
system.cpu0.commit.membars                    4721143                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721274      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149004336     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870457     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219161      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203892708                       # Class of committed instruction
system.cpu0.commit.refs                      50089836                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200745593                       # Number of Instructions Simulated
system.cpu0.committedOps                    203892708                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.720500                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.720500                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            435149626                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25929058                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218153675                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22312842                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80940699                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574353                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               152254                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4654217                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55030470                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34481623                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    506441901                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               127203                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220045897                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           81                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1301208                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100765                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36539120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29815527                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.402920                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         543631737                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.410561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.829286                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               400827506     73.73%     73.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83378250     15.34%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47620191      8.76%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8532972      1.57%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  561402      0.10%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1116686      0.21%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17011      0.00%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1576220      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1499      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           543631737                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      729                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1429                       # number of floating regfile writes
system.cpu0.idleCycles                        2496632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583560                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52664018                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.391841                       # Inst execution rate
system.cpu0.iew.exec_refs                    54227000                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4725424                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27528697                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             48966865                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576631                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            91642                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4884400                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216081783                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49501576                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           379543                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            213995258                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                296977                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             79030939                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574353                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             79552817                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       555346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          278153                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16209                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3098142                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       663287                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           471                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425139                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        158421                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                165395554                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212043747                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.749175                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123910187                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.388267                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212141745                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277417212                       # number of integer regfile reads
system.cpu0.int_regfile_writes              154919597                       # number of integer regfile writes
system.cpu0.ipc                              0.367580                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.367580                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721656      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155216942     72.40%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27425      0.01%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49474      0.02%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                326      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                46      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49632157     23.15%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725361      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1165      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214374800                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1823                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3608                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1768                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2951                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     619916                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002892                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 504530     81.39%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      7      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                113021     18.23%     99.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2320      0.37%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210271237                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         973027485                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212041979                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228268356                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 209783577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214374800                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298206                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12189078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29839                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           929                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5360210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    543631737                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.394338                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.923024                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          422036248     77.63%     77.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68121441     12.53%     90.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34884071      6.42%     96.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6466883      1.19%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7509435      1.38%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1639392      0.30%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2255498      0.41%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             433272      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             285497      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      543631737                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.392536                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2504555                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          773478                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            48966865                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4884400                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1164                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       546128369                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1203929                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              109411351                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148751852                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2221537                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24156620                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              58026528                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               174620                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282225900                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             216992781                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158630151                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83231492                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3600093                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574353                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             66380994                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9878304                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              769                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282225131                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     259876927                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574476                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16533314                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574356                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   747681043                       # The number of ROB reads
system.cpu0.rob.rob_writes                  434569181                       # The number of ROB writes
system.cpu0.timesIdled                          89696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  369                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.055454                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27853571                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30929355                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983388                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40703129                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3068770                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3069311                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             541                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56225066                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          444                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1515                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981446                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334766                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9601239                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19377762                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454534                       # Number of instructions committed
system.cpu1.commit.committedOps             196601909                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    490176480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.401084                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.322104                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    418196535     85.32%     85.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30699066      6.26%     91.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16251368      3.32%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9807162      2.00%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3157686      0.64%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       580493      0.12%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1545017      0.32%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       337914      0.07%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9601239      1.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    490176480                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123273                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018348                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434040                       # Number of loads committed
system.cpu1.commit.membars                    4721412                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721412      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540625     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435555     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904141      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601909                       # Class of committed instruction
system.cpu1.commit.refs                      47339696                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454534                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601909                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.551780                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.551780                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            379349440                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2153                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27079053                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219274552                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22340151                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 86212322                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981754                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2850                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4314461                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56225066                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34730974                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    457040096                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94342                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     223061881                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1967392                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.113896                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35174336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30922341                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.451859                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493198128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.458662                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.865711                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               348866564     70.74%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                83885678     17.01%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48360967      9.81%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8935605      1.81%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98565      0.02%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1476320      0.30%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     216      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573850      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     363      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493198128                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         455319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1023846                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52567428                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.427022                       # Inst execution rate
system.cpu1.iew.exec_refs                    51673268                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946353                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29380389                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48413057                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576041                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           140898                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4075887                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          215705990                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47726915                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           699006                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            210800663                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                323840                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             56438599                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981754                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             56953387                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       249685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1517                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4979017                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       170231                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719168                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        304678                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                163127302                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209132421                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744549                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121456310                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.423642                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209354449                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               273403341                       # number of integer regfile reads
system.cpu1.int_regfile_writes              152762109                       # number of integer regfile writes
system.cpu1.ipc                              0.391883                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.391883                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721703      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            154908583     73.24%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  82      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            47923743     22.66%     98.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945462      1.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             211499669                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     607363                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002872                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 558746     92.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 48588      8.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207385329                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         916878653                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209132421                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        234810096                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 209408364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                211499669                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297626                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19104081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73824                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           539                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8627750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493198128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.428833                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.956932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          373886790     75.81%     75.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65591885     13.30%     89.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35714379      7.24%     96.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6367526      1.29%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7062729      1.43%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1258872      0.26%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2660844      0.54%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             374716      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             280387      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493198128                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.428438                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2377326                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          749640                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48413057                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4075887                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    291                       # number of misc regfile reads
system.cpu1.numCycles                       493653447                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    53591965                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91257818                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777612                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2376415                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24135052                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              38736818                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               276259                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283173995                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             217416821                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          158985883                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 88112753                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3558109                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981754                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47092905                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16208271                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       283173995                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     241617846                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574507                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13125852                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574495                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   696553755                       # The number of ROB reads
system.cpu1.rob.rob_writes                  435128464                       # The number of ROB writes
system.cpu1.timesIdled                           4776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21917718                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             13765741                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            37484037                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              32153                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2727151                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23328120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      46512513                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       272653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       219955                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7359593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5299550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14730192                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5519505                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23268974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       506400                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22678131                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1018                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            742                       # Transaction distribution
system.membus.trans_dist::ReadExReq             57246                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23268974                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     69838723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               69838723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1525287104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1525287104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23327981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23327981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23327981                       # Request fanout histogram
system.membus.respLayer1.occupancy       118973175685                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52372449274                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   273666147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   273666147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 86                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13999674.418605                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16773038.303396                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        96000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41004000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   273064161500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    601986000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34353608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34353608                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34353608                       # number of overall hits
system.cpu0.icache.overall_hits::total       34353608                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128015                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128015                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128015                       # number of overall misses
system.cpu0.icache.overall_misses::total       128015                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3005101000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3005101000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3005101000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3005101000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34481623                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34481623                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34481623                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34481623                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003713                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003713                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003713                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003713                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23474.600633                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23474.600633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23474.600633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23474.600633                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1304                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.296296                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107234                       # number of writebacks
system.cpu0.icache.writebacks::total           107234                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        20782                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        20782                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        20782                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        20782                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107233                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107233                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2630066000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2630066000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2630066000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2630066000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24526.647581                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24526.647581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24526.647581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24526.647581                       # average overall mshr miss latency
system.cpu0.icache.replacements                107234                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34353608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34353608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3005101000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3005101000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34481623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34481623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003713                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003713                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23474.600633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23474.600633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        20782                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        20782                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2630066000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2630066000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24526.647581                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24526.647581                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34461082                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107266                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           321.267522                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69070480                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69070480                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40062184                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40062184                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40062184                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40062184                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8765987                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8765987                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8765987                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8765987                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 673870253721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 673870253721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 673870253721                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 673870253721                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48828171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48828171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48828171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48828171                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.179527                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179527                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.179527                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179527                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76873.289194                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76873.289194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76873.289194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76873.289194                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     47015690                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          942                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           696489                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.503851                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.875000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4112041                       # number of writebacks
system.cpu0.dcache.writebacks::total          4112041                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4673247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4673247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4673247                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4673247                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4092740                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4092740                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4092740                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4092740                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 369660901003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 369660901003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 369660901003                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 369660901003                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083819                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083819                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083819                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083819                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90321.129855                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90321.129855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90321.129855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90321.129855                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4112041                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38398873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38398873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7783819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7783819                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 599419790500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 599419790500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46182692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46182692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.168544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.168544                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77008.444120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77008.444120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3797526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3797526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3986293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3986293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 362610242500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 362610242500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90964.272446                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90964.272446                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1663311                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1663311                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       982168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       982168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  74450463221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  74450463221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645479                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645479                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.371263                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.371263                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75802.167471                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75802.167471                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       875721                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       875721                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106447                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106447                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7050658503                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7050658503                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040237                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040237                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66236.328905                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66236.328905                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553592                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553592                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20324                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20324                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    528540500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    528540500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26005.732139                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26005.732139                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           92                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20232                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20232                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    503111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    503111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012855                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012855                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24867.116449                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24867.116449                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573353                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573353                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          395                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          395                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3030500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3030500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7672.151899                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7672.151899                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          395                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          395                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2635500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2635500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000251                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6672.151899                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6672.151899                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          918                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            918                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          968                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          968                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11776000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11776000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1886                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1886                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.513256                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.513256                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12165.289256                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12165.289256                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          968                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          968                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10808000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10808000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.513256                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.513256                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11165.289256                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11165.289256                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996777                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47305521                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4113424                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.500278                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996777                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108068834                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108068834                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               91787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1116625                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1094                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              845612                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2055118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              91787                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1116625                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1094                       # number of overall hits
system.l2.overall_hits::.cpu1.data             845612                       # number of overall hits
system.l2.overall_hits::total                 2055118                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15447                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2995135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2249973                       # number of demand (read+write) misses
system.l2.demand_misses::total                5264245                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15447                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2995135                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3690                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2249973                       # number of overall misses
system.l2.overall_misses::total               5264245                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1335898499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 349028722400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    324452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 274645815225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     625334888124                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1335898499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 349028722400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    324452000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 274645815225                       # number of overall miss cycles
system.l2.overall_miss_latency::total    625334888124                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4111760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7319363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4111760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7319363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.144049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.728431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.771321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.726833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.144049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.728431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.771321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.726833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86482.715026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116531.883337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87927.371274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122066.271562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118789.092856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86482.715026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116531.883337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87927.371274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122066.271562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118789.092856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3786702                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    251868                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.034470                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17073647                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              506400                       # number of writebacks
system.l2.writebacks::total                    506400                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         240458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              337419                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        240458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             337419                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2754677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2153178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4926826                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2754677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2153178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18525250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23452076                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1176134001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 304919886369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    286069001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 246434843239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 552816932610                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1176134001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 304919886369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    286069001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 246434843239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1748990541582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2301807474192                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.142893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.669951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.762542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.695564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.142893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.669951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.762542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.695564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.204114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76756.118319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110691.702283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78418.037555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114451.681765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112205.491448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76756.118319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110691.702283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78418.037555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114451.681765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94411.170785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98149.412197                       # average overall mshr miss latency
system.l2.replacements                       28570054                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       559985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       559985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6491260                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6491260                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      6491261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6491261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18525250                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18525250                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1748990541582                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1748990541582                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94411.170785                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94411.170785                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   37                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                153                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       163000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       433500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.902778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.745763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.805263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2507.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3073.863636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1322500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1761499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3083999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.745763                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20664.062500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20017.034091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20289.467105                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.839286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.844828                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.842105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1297.872340                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   635.416667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           96                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       955500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       977500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1933000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.839286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.844828                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20329.787234                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19948.979592                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20135.416667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            44733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            42507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87240                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          61657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          57541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119198                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6402368499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6037020499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12439388998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.579538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.575134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.577403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103838.469257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104916.850576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104359.041242                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31384                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        30660                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            62044                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        30273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        26881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3561924999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3291073499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6852998498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.284547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.268681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117660.126152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122431.215319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119904.092417                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         91787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              92881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1335898499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    324452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1660350499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         112018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.144049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.771321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.170839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86482.715026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87927.371274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86761.273920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1176134001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    286069001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1462203002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.142893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.762542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.169357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76756.118319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78418.037555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77075.694586                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1071892                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       803105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1874997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2933478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2192432                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5125910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 342626353901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 268608794726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 611235148627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4005370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7000907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.732386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.731899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.732178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116798.678531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122516.362982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119244.221734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       209074                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        66135                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       275209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2724404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2126297                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4850701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 301357961370                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 243143769740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 544501731110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.680188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.709822                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.692868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110614.270633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114350.803176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112252.173678                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    32432815                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28570120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.135201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.069523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.035293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.617060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.570583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    47.701932                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.157336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.056517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.745343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 143537784                       # Number of tag accesses
system.l2.tags.data_accesses                143537784                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        980672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176513920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        233472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     137856256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1177293120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1492877440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       980672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       233472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1214144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32409600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32409600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2758030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2154004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18395205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23326210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       506400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             506400                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3583461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        644997277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           853127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        503738797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4301931864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5455104527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3583461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       853127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4436588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118427508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118427508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118427508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3583461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       644997277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          853127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       503738797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4301931864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5573532035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2750111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2148985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18388761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011168638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31554597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23326210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     506401                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23326210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   506401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4424                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1372522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1373511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1402897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1420141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1292902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1563694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1732367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1651170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1506820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1600511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1444513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1370298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1404491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1358633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1407618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1404740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1077905922223                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               116534140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1514908947223                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46248.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64998.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20245358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  471366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23326210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               506401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1440528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1537395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1419975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1416595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1417209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1427803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1421448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1383862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1290628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1197775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1465138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3194883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2213168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 802330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 644429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 499743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 337787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 178558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3092092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    492.795293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.200418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.115968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       325311     10.52%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       883370     28.57%     39.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       250459      8.10%     47.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       227111      7.34%     54.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       300858      9.73%     64.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       142679      4.61%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        81246      2.63%     71.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62940      2.04%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       818118     26.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3092092                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     768.516767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    149.926251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  14981.833894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30311     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359           12      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.552148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.516131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.155423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23112     76.21%     76.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1004      3.31%     79.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4479     14.77%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1029      3.39%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              340      1.12%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              134      0.44%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97      0.32%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.19%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1491636992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1240448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32126528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1492877440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32409664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5450.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       117.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5455.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  273666143500                       # Total gap between requests
system.mem_ctrls.avgGap                      11482.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       980672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    176007104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       233472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    137535040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1176880704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32126528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3583461.122095855884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 643145327.282396078110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 853127.075207575690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 502565045.974493384361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4300424859.819389343262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117393138.659943312407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2758030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2154004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18395205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       506401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    540221339                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 190311961652                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    133999372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 156816158523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1167106606337                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6584573726744                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35255.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     69002.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36732.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72802.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63446.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13002687.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10817242800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5749523670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         82093035360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307427300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21603366720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115383337560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7922884800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       244876818210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        894.801277                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19398014348                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9138480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 245129653152                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11260215540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5984965470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         84317709420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312892640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21603366720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     116866309410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6674066400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       248019525600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        906.285004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16151874779                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9138480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 248375792721                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                404                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    132214408.866995                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   257145713.959624                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          203    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    848062500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246826622500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  26839525000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34725909                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34725909                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34725909                       # number of overall hits
system.cpu1.icache.overall_hits::total       34725909                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5065                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5065                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5065                       # number of overall misses
system.cpu1.icache.overall_misses::total         5065                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    364182000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    364182000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    364182000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    364182000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34730974                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34730974                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34730974                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34730974                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71901.678184                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71901.678184                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71901.678184                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71901.678184                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4784                       # number of writebacks
system.cpu1.icache.writebacks::total             4784                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          281                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          281                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4784                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4784                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    344084500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    344084500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    344084500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    344084500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71924.017559                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71924.017559                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71924.017559                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71924.017559                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4784                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34725909                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34725909                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5065                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5065                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    364182000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    364182000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34730974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34730974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71901.678184                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71901.678184                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          281                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    344084500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    344084500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71924.017559                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71924.017559                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35230696                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4816                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7315.343854                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69466732                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69466732                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39865211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39865211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39865211                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39865211                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7972143                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7972143                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7972143                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7972143                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 623908638498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 623908638498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 623908638498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 623908638498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47837354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47837354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47837354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47837354                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166651                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166651                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166651                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166651                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78261.094727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78261.094727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78261.094727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78261.094727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     24187022                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10954                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           304484                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             96                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.436102                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   114.104167                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095296                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095296                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4898931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4898931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4898931                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4898931                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073212                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073212                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073212                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073212                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 290703048500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 290703048500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 290703048500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 290703048500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064243                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064243                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064243                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94592.578872                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94592.578872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94592.578872                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94592.578872                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095296                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38496217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38496217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7010865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7010865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 551017632000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 551017632000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45507082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45507082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78594.814192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78594.814192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4037681                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4037681                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 284062874000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 284062874000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065335                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065335                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95541.639535                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95541.639535                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1368994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1368994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       961278                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       961278                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72891006498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72891006498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412518                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412518                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75827.186826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75827.186826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       861250                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       861250                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100028                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100028                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6640174500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6640174500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042925                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042925                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66383.157716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66383.157716                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550666                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550666                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23319                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23319                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    583757500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    583757500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014815                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014815                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25033.556327                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25033.556327                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23226                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23226                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    554293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    554293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014756                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014756                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23865.194179                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23865.194179                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          365                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          365                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2946000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2946000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000232                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000232                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8071.232877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8071.232877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          365                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          365                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2581000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2581000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000232                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7071.232877                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7071.232877                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          519                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            519                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          996                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          996                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     11408500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     11408500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1515                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1515                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.657426                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.657426                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11454.317269                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11454.317269                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          996                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          996                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     10412500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     10412500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.657426                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.657426                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10454.317269                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10454.317269                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.945780                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46089415                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.882022                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.945780                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105070371                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105070371                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 273666147500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7114944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1066385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6759370                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28063654                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         32550457                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1054                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           760                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        112018                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7002926                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       321702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12338280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9288874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21963208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13725952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526323264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       612352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396216384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936877952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        61125024                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32601792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68494497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087821                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62699178     91.54%     91.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5575364      8.14%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 219955      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68494497                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14725079081                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6173426766                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         160876449                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4648299128                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7195461                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
