Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ivan/Documents/FPGA/Prac_2/tb_isim_beh.exe -prj C:/Users/Ivan/Documents/FPGA/Prac_2/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Prac_2/frqDiv2.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Prac_2/sgm.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Prac_2/frqDivN.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Prac_2/cnt4bit.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Prac_2/Pra_2_top.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Prac_2/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package std_logic_arith
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture structural of entity frqDiv2 [frqdiv2_default]
Compiling architecture structural of entity frqDivN [frqdivn_default]
Compiling architecture structural of entity cnt4bit [cnt4bit_default]
Compiling architecture structural of entity SGM [sgm_default]
Compiling architecture behavioral of entity Prac_2_top [prac_2_top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/Ivan/Documents/FPGA/Prac_2/tb_isim_beh.exe
Fuse Memory Usage: 49040 KB
Fuse CPU Usage: 687 ms
