# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Division.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v"
verilog xil_defaultlib  "../../../Division.srcs/sources_1/new/Divide.v"
verilog xil_defaultlib  "../../../Division.srcs/sim_1/new/Divide_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
