$date
	Fri Aug 13 23:39:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_reg16 $end
$var wire 128 ! o [127:0] $end
$var reg 1 " clk $end
$var reg 128 # i [127:0] $end
$var reg 1 $ read $end
$var reg 1 % resetn $end
$var integer 32 & index [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 128 ' i [127:0] $end
$var wire 1 $ read $end
$var wire 1 % resetn $end
$var reg 128 ( o [127:0] $end
$var integer 32 ) index [31:0] $end
$upscope $end
$scope task enableRead $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$scope task test_read $end
$upscope $end
$scope task test_resetn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 '
b10000 &
x%
x$
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 #
1"
bx !
$end
#10000
0"
#20000
1"
#22000
0%
#30000
0"
#40000
b0 !
b0 (
b10000 )
1"
#42000
1%
#50000
0"
#60000
1"
#62000
1$
#70000
0"
#80000
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 !
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 (
b10000 )
1"
#82000
0$
#84000
b0 &
#86000
b1 &
#88000
b10 &
#90000
b11 &
0"
#92000
b100 &
#94000
b101 &
#96000
b110 &
#98000
b111 &
#100000
b1000 &
1"
#102000
b1001 &
#104000
b1010 &
#106000
b1011 &
#108000
b1100 &
#110000
b1101 &
0"
#112000
b1110 &
#114000
b1111 &
#116000
b10000 &
