#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 18 02:37:20 2023
# Process ID: 857536
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1
# Command line: vivado -log system_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_test.tcl -notrace
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test.vdi
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 4149.909 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source system_test.tcl -notrace
Command: link_design -top system_test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2413.035 ; gain = 0.000 ; free physical = 5877 ; free virtual = 79022
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
Parsing XDC File [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Parsing XDC File [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/constrs_1/new/vc707.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_rstn'. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/constrs_1/new/vc707.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/constrs_1/new/vc707.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/constrs_1/new/vc707.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.625 ; gain = 0.000 ; free physical = 5778 ; free virtual = 78920
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

9 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.625 ; gain = 512.379 ; free physical = 5778 ; free virtual = 78920
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2658.406 ; gain = 96.781 ; free physical = 5755 ; free virtual = 78904

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 154cbc9fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3110.266 ; gain = 451.859 ; free physical = 5381 ; free virtual = 78530

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3e1e432b6e4b2a1c.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3409.969 ; gain = 0.000 ; free physical = 5098 ; free virtual = 78250
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1730d8529

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3409.969 ; gain = 19.844 ; free physical = 5098 ; free virtual = 78250

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1911571cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3409.969 ; gain = 19.844 ; free physical = 5099 ; free virtual = 78251
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e0e3fdca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3409.969 ; gain = 19.844 ; free physical = 5099 ; free virtual = 78251
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1c4f12c07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3409.969 ; gain = 19.844 ; free physical = 5099 ; free virtual = 78251
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1010 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1c4f12c07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3441.984 ; gain = 51.859 ; free physical = 5099 ; free virtual = 78251
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1c4f12c07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3441.984 ; gain = 51.859 ; free physical = 5099 ; free virtual = 78251
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c4f12c07

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3441.984 ; gain = 51.859 ; free physical = 5099 ; free virtual = 78251
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |              38  |                                             78  |
|  Constant propagation         |               8  |              17  |                                             78  |
|  Sweep                        |               0  |               0  |                                           1010  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             86  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.984 ; gain = 0.000 ; free physical = 5099 ; free virtual = 78251
Ending Logic Optimization Task | Checksum: 1bb649012

Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3441.984 ; gain = 51.859 ; free physical = 5099 ; free virtual = 78251

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1bb649012

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5086 ; free virtual = 78238
Ending Power Optimization Task | Checksum: 1bb649012

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3689.977 ; gain = 247.992 ; free physical = 5087 ; free virtual = 78240

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bb649012

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5087 ; free virtual = 78240

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5087 ; free virtual = 78237
Ending Netlist Obfuscation Task | Checksum: 1bb649012

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5087 ; free virtual = 78237
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3689.977 ; gain = 1128.352 ; free physical = 5087 ; free virtual = 78237
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5085 ; free virtual = 78235
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_test_drc_opted.rpt -pb system_test_drc_opted.pb -rpx system_test_drc_opted.rpx
Command: report_drc -file system_test_drc_opted.rpt -pb system_test_drc_opted.pb -rpx system_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5086 ; free virtual = 78233
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f302e40e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5086 ; free virtual = 78233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5086 ; free virtual = 78233

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a1a5495

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5068 ; free virtual = 78215

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2169f04e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5081 ; free virtual = 78228

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2169f04e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5081 ; free virtual = 78228
Phase 1 Placer Initialization | Checksum: 2169f04e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5081 ; free virtual = 78228

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173ea046c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5067 ; free virtual = 78214

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ac241ff2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5069 ; free virtual = 78216

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ac241ff2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5069 ; free virtual = 78216

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1bbc04c09

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5033 ; free virtual = 78180

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 89 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 3, total 17, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 56 nets or LUTs. Breaked 17 LUTs, combined 39 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5032 ; free virtual = 78179

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |             39  |                    56  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |             39  |                    56  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16165ba31

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5032 ; free virtual = 78179
Phase 2.4 Global Placement Core | Checksum: dd7ddf55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5032 ; free virtual = 78179
Phase 2 Global Placement | Checksum: dd7ddf55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5032 ; free virtual = 78179

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: adda6f56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5035 ; free virtual = 78182

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22e3acd4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5035 ; free virtual = 78182

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a38a6d8f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5035 ; free virtual = 78182

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23467880f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5035 ; free virtual = 78182

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a771c7d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5028 ; free virtual = 78182

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: bf9350d8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5020 ; free virtual = 78171

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: da4a8944

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5020 ; free virtual = 78171

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 184e7d62e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5020 ; free virtual = 78171

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18b3390cc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5015 ; free virtual = 78163
Phase 3 Detail Placement | Checksum: 18b3390cc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5016 ; free virtual = 78163

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 234fb42e5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.092 | TNS=-40.815 |
Phase 1 Physical Synthesis Initialization | Checksum: 2421a33e5

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5019 ; free virtual = 78164
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2108d512f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5019 ; free virtual = 78164
Phase 4.1.1.1 BUFG Insertion | Checksum: 234fb42e5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5019 ; free virtual = 78164

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.634. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 215970523

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170
Phase 4.1 Post Commit Optimization | Checksum: 215970523

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 215970523

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 215970523

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170
Phase 4.3 Placer Reporting | Checksum: 215970523

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 272cb63c4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170
Ending Placer Task | Checksum: 1e6c48bfa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5022 ; free virtual = 78170
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5048 ; free virtual = 78195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5052 ; free virtual = 78204
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5053 ; free virtual = 78210
INFO: [runtcl-4] Executing : report_utilization -file system_test_utilization_placed.rpt -pb system_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5064 ; free virtual = 78224
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5035 ; free virtual = 78194
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.98s |  WALL: 0.38s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5035 ; free virtual = 78194

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.634 | TNS=-25.119 |
Phase 1 Physical Synthesis Initialization | Checksum: 17e090a3a

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5031 ; free virtual = 78187
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.634 | TNS=-25.119 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17e090a3a

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5031 ; free virtual = 78187

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.634 | TNS=-25.119 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-780] Instance vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[31] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net dmem/o_wb_rdt[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/controller/D[3]. Critical path length was reduced through logic transformation on cell cpu/controller/o_rdata[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.631 | TNS=-24.992 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/controller/D[6]. Critical path length was reduced through logic transformation on cell cpu/controller/o_rdata[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.627 | TNS=-24.893 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/controller/D[4]. Critical path length was reduced through logic transformation on cell cpu/controller/o_rdata[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-24.647 |
INFO: [Physopt 32-702] Processed net cpu/controller/ie_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/regfile/ro_rs2[10].  Re-placed instance cpu/regfile/gen_rf_ff.ro_rs2_reg[10]
INFO: [Physopt 32-735] Processed net cpu/regfile/ro_rs2[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-24.435 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/controller/D[7]. Critical path length was reduced through logic transformation on cell cpu/controller/o_rdata[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-24.328 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/lsu/o_rdata[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell cpu/lsu/o_rdata[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.582 | TNS=-24.226 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/controller/D[5]. Critical path length was reduced through logic transformation on cell cpu/controller/o_rdata[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.574 | TNS=-24.134 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/lsu/o_rdata[15]_i_1_n_0. Critical path length was reduced through logic transformation on cell cpu/lsu/o_rdata[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.566 | TNS=-23.912 |
INFO: [Physopt 32-702] Processed net cpu/alu/o_res_reg[31]_0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/regfile/ro_rs2[0].  Re-placed instance cpu/regfile/gen_rf_ff.ro_rs2_reg[0]
INFO: [Physopt 32-735] Processed net cpu/regfile/ro_rs2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-22.402 |
INFO: [Physopt 32-663] Processed net cpu/regfile/ro_rs2[2].  Re-placed instance cpu/regfile/gen_rf_ff.ro_rs2_reg[2]
INFO: [Physopt 32-735] Processed net cpu/regfile/ro_rs2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.512 | TNS=-22.102 |
INFO: [Physopt 32-780] Instance vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[31] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net dmem/o_wb_rdt[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net cpu/lsu/mar_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.473 | TNS=-21.844 |
INFO: [Physopt 32-663] Processed net cpu/regfile/ro_rs1[10].  Re-placed instance cpu/regfile/gen_rf_ff.ro_rs1_reg[10]
INFO: [Physopt 32-735] Processed net cpu/regfile/ro_rs1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-22.035 |
INFO: [Physopt 32-663] Processed net cpu/regfile/ro_rs1[11].  Re-placed instance cpu/regfile/gen_rf_ff.ro_rs1_reg[11]
INFO: [Physopt 32-735] Processed net cpu/regfile/ro_rs1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-21.969 |
INFO: [Physopt 32-702] Processed net cpu/lsu/mar_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/controller/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.466 | TNS=-21.886 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/controller/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.449 | TNS=-21.826 |
INFO: [Physopt 32-702] Processed net cpu/regfile/ro_rs2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/controller/prefetch_buffer0/D[1]. Critical path length was reduced through logic transformation on cell cpu/controller/prefetch_buffer0/FSM_sequential_ie_state[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/controller/FSM_sequential_ie_state[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.449 | TNS=-21.715 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/lsu/ie_ir_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-18.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/controller/D[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-17.894 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dmem/o_wb_rdt[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/mar_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-17.894 |
Phase 3 Critical Path Optimization | Checksum: 17e090a3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5031 ; free virtual = 78188

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-17.894 |
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-780] Instance vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[31] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net dmem/o_wb_rdt[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/mar_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata_reg[31]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dmem/o_wb_rdt[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/mar_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/lsu/o_rdata[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-17.894 |
Phase 4 Critical Path Optimization | Checksum: 17e090a3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5029 ; free virtual = 78184
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5029 ; free virtual = 78185
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.440 | TNS=-17.894 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.194  |          7.224  |            0  |              0  |                    18  |           0  |           2  |  00:00:05  |
|  Total          |          0.194  |          7.224  |            0  |              0  |                    18  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5029 ; free virtual = 78185
Ending Physical Synthesis Task | Checksum: 199f11600

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5029 ; free virtual = 78185
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5029 ; free virtual = 78185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 5025 ; free virtual = 78185
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eb162739 ConstDB: 0 ShapeSum: 94ef7520 RouteDB: 0
Post Restoration Checksum: NetGraph: 8e2b2001 NumContArr: 44e394a7 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: d30eb4a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 4849 ; free virtual = 78006

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d30eb4a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 4820 ; free virtual = 77974

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d30eb4a8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3689.977 ; gain = 0.000 ; free physical = 4820 ; free virtual = 77974
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 264bd24c0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3694.293 ; gain = 4.316 ; free physical = 4816 ; free virtual = 77971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.492 | TNS=-16.804| WHS=-0.214 | THS=-77.590|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f1016fe7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3694.293 ; gain = 4.316 ; free physical = 4815 ; free virtual = 77969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.492 | TNS=-9.165 | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1eb60883f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4815 ; free virtual = 77969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2892
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2892
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cadd2586

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4807 ; free virtual = 77961

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cadd2586

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4807 ; free virtual = 77961
Phase 3 Initial Routing | Checksum: 12bfd5fba

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4808 ; free virtual = 77959
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                          |
+====================+===================+==============================================================================================+
| sys_clk_pin        | sys_clk_pin       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D |
+--------------------+-------------------+----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 897
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.660 | TNS=-41.696| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1192bbda1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4795 ; free virtual = 77949

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.670 | TNS=-39.118| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1098e65d9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4799 ; free virtual = 77950
Phase 4 Rip-up And Reroute | Checksum: 1098e65d9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4799 ; free virtual = 77950

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1572316e5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.293 ; gain = 20.316 ; free physical = 4799 ; free virtual = 77950
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-26.185| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 277c05f59

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4789 ; free virtual = 77940

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 277c05f59

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4784 ; free virtual = 77941
Phase 5 Delay and Skew Optimization | Checksum: 277c05f59

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4784 ; free virtual = 77941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a6707d9b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4783 ; free virtual = 77940
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.564 | TNS=-25.549| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 290f83093

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4783 ; free virtual = 77940
Phase 6 Post Hold Fix | Checksum: 290f83093

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4783 ; free virtual = 77940

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.543021 %
  Global Horizontal Routing Utilization  = 0.678318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ee6748de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4783 ; free virtual = 77940

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ee6748de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 3715.293 ; gain = 25.316 ; free physical = 4783 ; free virtual = 77940

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188a4f6b7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3731.301 ; gain = 41.324 ; free physical = 4782 ; free virtual = 77940

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.564 | TNS=-25.549| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 188a4f6b7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3731.301 ; gain = 41.324 ; free physical = 4781 ; free virtual = 77939
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3731.301 ; gain = 41.324 ; free physical = 4837 ; free virtual = 77995

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
212 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 3731.301 ; gain = 41.324 ; free physical = 4837 ; free virtual = 77995
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3731.301 ; gain = 0.000 ; free physical = 4830 ; free virtual = 77992
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_test_drc_routed.rpt -pb system_test_drc_routed.pb -rpx system_test_drc_routed.rpx
Command: report_drc -file system_test_drc_routed.rpt -pb system_test_drc_routed.pb -rpx system_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_test_methodology_drc_routed.rpt -pb system_test_methodology_drc_routed.pb -rpx system_test_methodology_drc_routed.rpx
Command: report_methodology -file system_test_methodology_drc_routed.rpt -pb system_test_methodology_drc_routed.pb -rpx system_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/impl_1/system_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_test_power_routed.rpt -pb system_test_power_summary_routed.pb -rpx system_test_power_routed.rpx
Command: report_power -file system_test_power_routed.rpt -pb system_test_power_summary_routed.pb -rpx system_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
224 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_test_route_status.rpt -pb system_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_test_timing_summary_routed.rpt -pb system_test_timing_summary_routed.pb -rpx system_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_test_bus_skew_routed.rpt -pb system_test_bus_skew_routed.pb -rpx system_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 02:39:28 2023...
