#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 16 16:53:59 2024
# Process ID: 18992
# Current directory: C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1
# Command line: vivado.exe -log waveGenerator_VIO_ILA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source waveGenerator_VIO_ILA.tcl
# Log file: C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1/waveGenerator_VIO_ILA.vds
# Journal file: C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source waveGenerator_VIO_ILA.tcl -notrace
Command: synth_design -top waveGenerator_VIO_ILA -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.723 ; gain = 97.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'waveGenerator_VIO_ILA' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator_VIO_ILA.vhd:31]
INFO: [Synth 8-3491] module 'waveGenerator' declared at 'C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator.vhd:22' bound to instance 'waveGenerator_inst' of component 'waveGenerator' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator_VIO_ILA.vhd:73]
INFO: [Synth 8-638] synthesizing module 'waveGenerator' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator.vhd:37]
INFO: [Synth 8-3491] module 'sincos_rom' declared at 'C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:21' bound to instance 'rom' of component 'sincos_rom' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator.vhd:78]
INFO: [Synth 8-638] synthesizing module 'sincos_rom' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sincos_rom' (1#1) [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'waveGenerator' (2#1) [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator.vhd:37]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1/.Xil/Vivado-18992-md3hrntc/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_0_inst' of component 'vio_0' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator_VIO_ILA.vhd:86]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1/.Xil/Vivado-18992-md3hrntc/realtime/vio_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1/.Xil/Vivado-18992-md3hrntc/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_0_inst' of component 'ila_0' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator_VIO_ILA.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1/.Xil/Vivado-18992-md3hrntc/realtime/ila_0_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'waveGenerator_inst'. This will prevent further optimization [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator_VIO_ILA.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'waveGenerator_VIO_ILA' (3#1) [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/waveGenerator_VIO_ILA.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 467.898 ; gain = 162.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 467.898 ; gain = 162.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 467.898 ; gain = 162.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Finished Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0_inst'
Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Finished Parsing XDC File [c:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Parsing XDC File [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc]
Finished Parsing XDC File [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/waveGenerator_VIO_ILA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/waveGenerator_VIO_ILA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 795.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.238 ; gain = 489.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.238 ; gain = 489.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.238 ; gain = 489.449
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element o_sin_reg was removed.  [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:1075]
WARNING: [Synth 8-6014] Unused sequential element o_cos_reg was removed.  [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:1076]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 795.238 ; gain = 489.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sincos_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module waveGenerator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rom/o_sin_reg was removed.  [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:1075]
WARNING: [Synth 8-6014] Unused sequential element rom/o_cos_reg was removed.  [C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/sources_1/imports/fuentes/sincos_rom.vhd:1076]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 795.238 ; gain = 489.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+---------------+---------------+----------------+
|Module Name   | RTL Object    | Depth x Width | Implemented As | 
+--------------+---------------+---------------+----------------+
|sincos_rom    | o_sin_reg     | 4096x12       | Block RAM      | 
|sincos_rom    | o_cos_reg     | 4096x12       | Block RAM      | 
|waveGenerator | rom/o_sin_reg | 4096x12       | Block RAM      | 
|waveGenerator | rom/o_cos_reg | 4096x12       | Block RAM      | 
+--------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/i_0/rom/o_sin_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/i_0/rom/o_sin_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/i_1/rom/o_cos_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/i_1/rom/o_cos_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 797.023 ; gain = 491.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 797.098 ; gain = 491.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/rom/o_sin_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/rom/o_sin_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/rom/o_cos_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance waveGenerator_inst/rom/o_cos_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 797.234 ; gain = 491.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_0_bbox_1 |     1|
|2     |vio_0_bbox_0 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |     6|
|5     |LUT1         |     2|
|6     |LUT2         |    24|
|7     |RAMB18E1     |     1|
|8     |RAMB18E1_1   |     1|
|9     |RAMB36E1     |     1|
|10    |RAMB36E1_1   |     1|
|11    |FDCE         |    36|
|12    |IBUF         |     3|
|13    |OBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |    89|
|2     |  waveGenerator_inst |waveGenerator |    72|
|3     |    rom              |sincos_rom    |     4|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.625 ; gain = 492.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 798.656 ; gain = 165.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 798.656 ; gain = 492.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 812.777 ; gain = 508.707
INFO: [Common 17-1381] The checkpoint 'C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.runs/synth_1/waveGenerator_VIO_ILA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file waveGenerator_VIO_ILA_utilization_synth.rpt -pb waveGenerator_VIO_ILA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 812.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 16:54:59 2024...
