# SPI_protocol
Verilog implementation of a 2-state SPI Master module (SPI_state.v) for synchronous data transmission. Designed for simplicity and foundational understanding of sequential SPI protocol control.
