//----------------------------------------------------------------------------
// Task
//----------------------------------------------------------------------------

module conv_last_to_first
# (
    parameter width = 8
)
(
    input                clock,
    input                reset,

    input                up_valid,
    input                up_last,
    input  [width - 1:0] up_data,

    output               down_valid,
    output               down_first,
    output [width - 1:0] down_data
);
    // Task:
    // Implement a module that converts 'last' input status signal
    // to the 'first' output status signal.
    //
    // See README for full description of the task with timing diagram.

    logic was_last_packet_reg;

    assign down_valid = up_valid;
    assign down_data = up_data;
    assign down_first = up_valid && was_last_packet_reg;


    always_ff @ (posedge clock)
    if (reset ) begin
      was_last_packet_reg <= 1;    
    end
    else begin 
       if (up_valid) begin
         if (up_last)
            was_last_packet_reg <= 1;
         else
            was_last_packet_reg <= 0;
       end
    end





endmodule
