OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/iot/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/viterbi/runs/RUN_2026.01.20_20.40.20/tmp/placement/7-global_skip_io.odb'…
Reading design constraints file at '/openlane/designs/viterbi/constraints.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
Found 0 macro blocks.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           486
[INFO PPL-0002] Number of I/O             29
[INFO PPL-0003] Number of I/O w/sink      29
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 4847.43 um.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/viterbi/runs/RUN_2026.01.20_20.40.20/tmp/placement/9-io.odb'…
Writing layout to '/openlane/designs/viterbi/runs/RUN_2026.01.20_20.40.20/tmp/placement/9-io.def'…
