<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcAltDpath.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcAltDpath.v<span style="font-size: 80%;"> (source / <a href="ProcAltDpath.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">57</td>
            <td class="headerCovTableEntry">68</td>
            <td class="headerCovTableEntryMed">83.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-10-16 23:47:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : `ifndef LAB2_PROC_PROC_ALT_DPATH_V</a>
<a name="2"><span class="lineNum">       2 </span>            : `define LAB2_PROC_PROC_ALT_DPATH_V</a>
<a name="3"><span class="lineNum">       3 </span>            : </a>
<a name="4"><span class="lineNum">       4 </span>            : `include &quot;vc/arithmetic.v&quot;</a>
<a name="5"><span class="lineNum">       5 </span>            : `include &quot;vc/mem-msgs.v&quot;</a>
<a name="6"><span class="lineNum">       6 </span>            : `include &quot;vc/muxes.v&quot;</a>
<a name="7"><span class="lineNum">       7 </span>            : `include &quot;vc/regs.v&quot;</a>
<a name="8"><span class="lineNum">       8 </span>            : `include &quot;vc/regfiles.v&quot;</a>
<a name="9"><span class="lineNum">       9 </span>            : `include &quot;tinyrv2_encoding.v&quot;</a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;ProcDpathImmGen.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : `include &quot;ProcDpathAlu.v&quot;</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : module lab2_proc_ProcAltDpath</a>
<a name="15"><span class="lineNum">      15 </span>            : #(</a>
<a name="16"><span class="lineNum">      16 </span>            :   parameter p_num_cores = 1</a>
<a name="17"><span class="lineNum">      17 </span>            : )</a>
<a name="18"><span class="lineNum">      18 </span>            : (</a>
<a name="19"><span class="lineNum">      19 </span><span class="lineCov">      13922 :   input  logic         clk,</span></a>
<a name="20"><span class="lineNum">      20 </span><span class="lineCov">         40 :   input  logic         reset,</span></a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : // Instruction Memory Port</a>
<a name="23"><span class="lineNum">      23 </span><span class="lineNoCov">          0 :   output logic [31:0]  imem_reqstream_msg_addr,               // Address of Instruction</span></a>
<a name="24"><span class="lineNum">      24 </span><span class="lineNoCov">          0 :   input  mem_resp_4B_t imem_respstream_msg,                   // Next Instruction Fetched</span></a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : // Data Memory Port</a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">        190 :   output logic [31:0]  dmem_reqstream_msg_addr,               // Address of data</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">        108 :   output logic [31:0]  dmem_reqstream_msg_data,               // Data sent to memory</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">          2 :   input  logic [31:0]  dmem_respstream_msg_data,              // Data received from memory</span></a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : // mngr communication ports</a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">         12 :   input  logic [31:0]  mngr2proc_data,                        // Message received from mngr</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">        140 :   output logic [31:0]  proc2mngr_data,                        // Message sent to mngr</span></a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : // Multiplier Port</a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">         16 :   output logic [63:0]  IntMulAlt_reqstream_msg,               // Data sent to multiplier</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">          2 :   input  logic [31:0]  IntMulAlt_respstream_msg,              // Data received from multiplier</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : // control signals (ctrl-&gt;dpath)</a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">        266 :   input  logic         imem_respstream_drop,                  // Drop Unit message</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">       4517 :   input  logic         reg_en_F,                              // Register Enable of F Stage</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">          8 :   input  logic [1:0]   pc_sel_F,                              // PC redirection Select Mux Signal</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">        700 :   input  logic         reg_en_D,                              // Register Enable of D Stage</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">        278 :   input  logic [1:0]   op1_byp_sel_D,                         // Operand 1 Bypass Mux Signal</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">        186 :   input  logic [1:0]   op2_byp_sel_D,                         // Operand 2 Bypass Mux Signal</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">          2 :   input  logic         op1_sel_D,                             // Operand 1 Select Mux Signal</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">        178 :   input  logic [1:0]   op2_sel_D,                             // Operand 2 Select Mux Signal</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :   input  logic [1:0]   csrr_sel_D,                            // CSRR Select Signal</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">         10 :   input  logic [2:0]   imm_type_D,                            // Immediate Type</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">        300 :   input  logic         reg_en_X,                              // Register Enable of X Stage</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">        212 :   input  logic [3:0]   alu_fn_X,                              // Alu Function Signal</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">          2 :   input  logic [1:0]   ex_result_sel_X,                       // Execuation Result Select Mux Signal </span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">        934 :   input  logic         reg_en_M,                              // Register Enable of M Stage</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">        368 :   input  logic         wb_result_sel_M,                       // Register File Write Result Select</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :   input  logic         reg_en_W,                              // Register Enable of W Stage</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">         54 :   input  logic [4:0]   rf_waddr_W,                            // Register File Write Address</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">       2144 :   input  logic         rf_wen_W,                              // Register File Write Enable</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :   input  logic         stats_en_wen_W,                        // Execuation Result Select Mux Signal</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : // status signals (dpath-&gt;ctrl)</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">          2 :   output logic [31:0]  inst_D,                                // Instruction to Decode</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">       2254 :   output logic         br_cond_eq_X,                          // Branch conition equal signal</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">        224 :   output logic         br_cond_lt_X,                          // Branch conition less than signal</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">        476 :   output logic         br_cond_ltu_X,                         // Branch conition less than unsigned int signal</span></a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            : // extra ports</a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :   input  logic [31:0]  core_id,</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :   output logic         stats_en</span></a>
<a name="71"><span class="lineNum">      71 </span>            : );</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            :   localparam c_reset_vector = 32'h200;                        // Reset Vector</a>
<a name="74"><span class="lineNum">      74 </span>            :   localparam c_reset_inst   = 32'h00000000;                   // Reset Instruction</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            :   // Fetch address</a>
<a name="77"><span class="lineNum">      77 </span>            :   assign imem_reqstream_msg_addr = pc_next_F;</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            : //--------------------------------------------------------------------</a>
<a name="80"><span class="lineNum">      80 </span>            : // F stage</a>
<a name="81"><span class="lineNum">      81 </span>            : //--------------------------------------------------------------------</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">         40 :   logic [31:0] pc_F;                                          // Current Fetched Instruction PC</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :   logic [31:0] pc_next_F;                                     // Next to Fetch Instruction PC</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :   logic [31:0] pc_plus4_F;                                    // PC Plus 4</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">        358 :   logic [31:0] br_target_X;                                   // Branch Target Address</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">        358 :   logic [31:0] jal_target_D;                                  // JUMP Target Address</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">        190 :   logic [31:0] jalr_target_X;                                 // JUMP Target Address</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : // Internal Register to store current PC</a>
<a name="91"><span class="lineNum">      91 </span>            :   vc_EnResetReg#(32, c_reset_vector - 32'd4) pc_reg_F</a>
<a name="92"><span class="lineNum">      92 </span>            :   (</a>
<a name="93"><span class="lineNum">      93 </span>            :     .clk    (clk),</a>
<a name="94"><span class="lineNum">      94 </span>            :     .reset  (reset),</a>
<a name="95"><span class="lineNum">      95 </span>            :     .en     (reg_en_F),</a>
<a name="96"><span class="lineNum">      96 </span>            :     .d      (pc_next_F),</a>
<a name="97"><span class="lineNum">      97 </span>            :     .q      (pc_F)</a>
<a name="98"><span class="lineNum">      98 </span>            :   );</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            : // Internal Module to increment PC</a>
<a name="101"><span class="lineNum">     101 </span>            :   vc_Incrementer#(32, 4) pc_incr_F</a>
<a name="102"><span class="lineNum">     102 </span>            :   (</a>
<a name="103"><span class="lineNum">     103 </span>            :     .in   (pc_F),</a>
<a name="104"><span class="lineNum">     104 </span>            :     .out  (pc_plus4_F)</a>
<a name="105"><span class="lineNum">     105 </span>            :   );</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : // PC redirection Select Mux</a>
<a name="108"><span class="lineNum">     108 </span>            :   vc_Mux4#(32) pc_sel_mux_F</a>
<a name="109"><span class="lineNum">     109 </span>            :   (</a>
<a name="110"><span class="lineNum">     110 </span>            :     .in0  (pc_plus4_F),</a>
<a name="111"><span class="lineNum">     111 </span>            :     .in1  (br_target_X),</a>
<a name="112"><span class="lineNum">     112 </span>            :     .in2  (jal_target_D),</a>
<a name="113"><span class="lineNum">     113 </span>            :     .in3  (jalr_target_X),</a>
<a name="114"><span class="lineNum">     114 </span>            :     .sel  (pc_sel_F),</a>
<a name="115"><span class="lineNum">     115 </span>            :     .out  (pc_next_F)</a>
<a name="116"><span class="lineNum">     116 </span>            :   );</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            : //--------------------------------------------------------------------</a>
<a name="119"><span class="lineNum">     119 </span>            : // D stage</a>
<a name="120"><span class="lineNum">     120 </span>            : //--------------------------------------------------------------------</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">         40 :   logic [31:0] pc_D;                                          // Current Decoding Instruction PC</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">         54 :   logic [ 4:0] inst_rd_D;                                     // Destination Register Address</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">          2 :   logic [ 4:0] inst_rs1_D;                                    // Read Register 1 Address</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">        362 :   logic [ 4:0] inst_rs2_D;                                    // Read Register 2 Address</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">        402 :   logic [31:0] imm_D;                                         // Immediate Value</span></a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            : // Registers to Store Current Decoding Instruction PC</a>
<a name="129"><span class="lineNum">     129 </span>            :   vc_EnResetReg#(32) pc_reg_D</a>
<a name="130"><span class="lineNum">     130 </span>            :   (</a>
<a name="131"><span class="lineNum">     131 </span>            :     .clk    (clk),</a>
<a name="132"><span class="lineNum">     132 </span>            :     .reset  (reset),</a>
<a name="133"><span class="lineNum">     133 </span>            :     .en     (reg_en_D),</a>
<a name="134"><span class="lineNum">     134 </span>            :     .d      (pc_F),</a>
<a name="135"><span class="lineNum">     135 </span>            :     .q      (pc_D)</a>
<a name="136"><span class="lineNum">     136 </span>            :   );</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : // Registers to Store Current Decoding Instruction</a>
<a name="140"><span class="lineNum">     140 </span>            :   vc_EnResetReg#(32, c_reset_inst) inst_D_reg</a>
<a name="141"><span class="lineNum">     141 </span>            :   (</a>
<a name="142"><span class="lineNum">     142 </span>            :     .clk    (clk),</a>
<a name="143"><span class="lineNum">     143 </span>            :     .reset  (reset),</a>
<a name="144"><span class="lineNum">     144 </span>            :     .en     (reg_en_D),</a>
<a name="145"><span class="lineNum">     145 </span>            :     .d      (imem_respstream_msg.data),</a>
<a name="146"><span class="lineNum">     146 </span>            :     .q      (inst_D)</a>
<a name="147"><span class="lineNum">     147 </span>            :   );</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : // Instruction unpack module</a>
<a name="150"><span class="lineNum">     150 </span>            :   lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</a>
<a name="151"><span class="lineNum">     151 </span>            :   (</a>
<a name="152"><span class="lineNum">     152 </span>            :     .opcode   (),</a>
<a name="153"><span class="lineNum">     153 </span>            :     .inst     (inst_D),</a>
<a name="154"><span class="lineNum">     154 </span>            :     .rs1      (inst_rs1_D),</a>
<a name="155"><span class="lineNum">     155 </span>            :     .rs2      (inst_rs2_D),</a>
<a name="156"><span class="lineNum">     156 </span>            :     .rd       (inst_rd_D),</a>
<a name="157"><span class="lineNum">     157 </span>            :     .funct3   (),</a>
<a name="158"><span class="lineNum">     158 </span>            :     .funct7   (),</a>
<a name="159"><span class="lineNum">     159 </span>            :     .csr      ()</a>
<a name="160"><span class="lineNum">     160 </span>            :   );</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : // Immediate Generation module</a>
<a name="163"><span class="lineNum">     163 </span>            :   lab2_proc_ProcDpathImmGen imm_gen_D</a>
<a name="164"><span class="lineNum">     164 </span>            :   (</a>
<a name="165"><span class="lineNum">     165 </span>            :     .imm_type (imm_type_D),</a>
<a name="166"><span class="lineNum">     166 </span>            :     .inst     (inst_D),</a>
<a name="167"><span class="lineNum">     167 </span>            :     .imm      (imm_D)</a>
<a name="168"><span class="lineNum">     168 </span>            :   );</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">         14 :   logic [31:0] rf_rdata0_D;                                       // Read Register 1 Data</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">        108 :   logic [31:0] rf_rdata1_D;                                       // Read Register 2 Data</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">        140 :   logic [31:0] rf_wdata_W;                                        // Data to Write to Register </span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            : // Register File Read/Write module</a>
<a name="175"><span class="lineNum">     175 </span>            :   vc_Regfile_2r1w_zero rf</a>
<a name="176"><span class="lineNum">     176 </span>            :   (</a>
<a name="177"><span class="lineNum">     177 </span>            :     .clk      (clk),</a>
<a name="178"><span class="lineNum">     178 </span>            :     .reset    (reset),</a>
<a name="179"><span class="lineNum">     179 </span>            :     .rd_addr0 (inst_rs1_D),</a>
<a name="180"><span class="lineNum">     180 </span>            :     .rd_data0 (rf_rdata0_D),</a>
<a name="181"><span class="lineNum">     181 </span>            :     .rd_addr1 (inst_rs2_D),</a>
<a name="182"><span class="lineNum">     182 </span>            :     .rd_data1 (rf_rdata1_D),</a>
<a name="183"><span class="lineNum">     183 </span>            :     .wr_en    (rf_wen_W),</a>
<a name="184"><span class="lineNum">     184 </span>            :     .wr_addr  (rf_waddr_W),</a>
<a name="185"><span class="lineNum">     185 </span>            :     .wr_data  (rf_wdata_W)</a>
<a name="186"><span class="lineNum">     186 </span>            :   );</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">         16 :   logic [31:0] op1_byp_D;                                       // Bypassed Operand 1</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">        108 :   logic [31:0] op2_byp_D;                                       // Bypassed Operand 2</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">         16 :   logic [31:0] op1_D;                                           // ALU Operand 1</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">        268 :   logic [31:0] op2_D;                                           // ALU Operand 2</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">         12 :   logic [31:0] csrr_data_D;                                     // CSRR Data</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :   logic [31:0] num_cores;                                       // number of cores</span></a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :   assign num_cores = p_num_cores;</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            :   // CSRR Data Select Mux</a>
<a name="199"><span class="lineNum">     199 </span>            :   vc_Mux3#(32) csrr_sel_mux_D</a>
<a name="200"><span class="lineNum">     200 </span>            :   (</a>
<a name="201"><span class="lineNum">     201 </span>            :    .in0  (mngr2proc_data),</a>
<a name="202"><span class="lineNum">     202 </span>            :    .in1  (num_cores),</a>
<a name="203"><span class="lineNum">     203 </span>            :    .in2  (core_id),</a>
<a name="204"><span class="lineNum">     204 </span>            :    .sel  (csrr_sel_D),</a>
<a name="205"><span class="lineNum">     205 </span>            :    .out  (csrr_data_D)</a>
<a name="206"><span class="lineNum">     206 </span>            :   );</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            :   // Operand 1 Bypass Select Mux</a>
<a name="209"><span class="lineNum">     209 </span>            :   vc_Mux4#(32) op1_byp_sel_mux_D</a>
<a name="210"><span class="lineNum">     210 </span>            :   (</a>
<a name="211"><span class="lineNum">     211 </span>            :     .in0  (rf_rdata0_D),</a>
<a name="212"><span class="lineNum">     212 </span>            :     .in1  (alu_result_X),</a>
<a name="213"><span class="lineNum">     213 </span>            :     .in2  (wb_result_M),</a>
<a name="214"><span class="lineNum">     214 </span>            :     .in3  (wb_result_W),</a>
<a name="215"><span class="lineNum">     215 </span>            :     .sel  (op1_byp_sel_D),</a>
<a name="216"><span class="lineNum">     216 </span>            :     .out  (op1_byp_D)</a>
<a name="217"><span class="lineNum">     217 </span>            :   );</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            :   // Operand 2 Bypass Select Mux</a>
<a name="220"><span class="lineNum">     220 </span>            :   vc_Mux4#(32) op2_byp_sel_mux_D</a>
<a name="221"><span class="lineNum">     221 </span>            :   (</a>
<a name="222"><span class="lineNum">     222 </span>            :     .in0  (rf_rdata1_D),</a>
<a name="223"><span class="lineNum">     223 </span>            :     .in1  (alu_result_X),</a>
<a name="224"><span class="lineNum">     224 </span>            :     .in2  (wb_result_M),</a>
<a name="225"><span class="lineNum">     225 </span>            :     .in3  (wb_result_W),</a>
<a name="226"><span class="lineNum">     226 </span>            :     .sel  (op2_byp_sel_D),</a>
<a name="227"><span class="lineNum">     227 </span>            :     .out  (op2_byp_D)</a>
<a name="228"><span class="lineNum">     228 </span>            :   );</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :   // Operand 1 Select Mux</a>
<a name="232"><span class="lineNum">     232 </span>            :   vc_Mux2#(32) op1_sel_mux_D</a>
<a name="233"><span class="lineNum">     233 </span>            :   (</a>
<a name="234"><span class="lineNum">     234 </span>            :     .in0  (op1_byp_D),</a>
<a name="235"><span class="lineNum">     235 </span>            :     .in1  (pc_D),</a>
<a name="236"><span class="lineNum">     236 </span>            :     .sel  (op1_sel_D),</a>
<a name="237"><span class="lineNum">     237 </span>            :     .out  (op1_D)</a>
<a name="238"><span class="lineNum">     238 </span>            :   );</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :   // Operand 2 Select Mux</a>
<a name="241"><span class="lineNum">     241 </span>            :   vc_Mux3#(32) op2_sel_mux_D</a>
<a name="242"><span class="lineNum">     242 </span>            :   (</a>
<a name="243"><span class="lineNum">     243 </span>            :     .in0  (op2_byp_D),</a>
<a name="244"><span class="lineNum">     244 </span>            :     .in1  (imm_D),</a>
<a name="245"><span class="lineNum">     245 </span>            :     .in2  (csrr_data_D),</a>
<a name="246"><span class="lineNum">     246 </span>            :     .sel  (op2_sel_D),</a>
<a name="247"><span class="lineNum">     247 </span>            :     .out  (op2_D)</a>
<a name="248"><span class="lineNum">     248 </span>            :   );</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :   // Generate Multiplier Request Message</a>
<a name="251"><span class="lineNum">     251 </span>            :   assign IntMulAlt_reqstream_msg = {op1_D, op2_D};</a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :   // Module for Calculating Jal Target Address</a>
<a name="254"><span class="lineNum">     254 </span>            :   vc_Adder#(32) pc_plus_imm_D</a>
<a name="255"><span class="lineNum">     255 </span>            :   (</a>
<a name="256"><span class="lineNum">     256 </span>            :     .in0  (pc_D),</a>
<a name="257"><span class="lineNum">     257 </span>            :     .in1  (imm_D),</a>
<a name="258"><span class="lineNum">     258 </span>            :     .cin  (1'b0),</a>
<a name="259"><span class="lineNum">     259 </span>            :     .out  (jal_target_D),</a>
<a name="260"><span class="lineNum">     260 </span>            :     .cout ()</a>
<a name="261"><span class="lineNum">     261 </span>            :   );</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            : //--------------------------------------------------------------------</a>
<a name="264"><span class="lineNum">     264 </span>            : // X stage</a>
<a name="265"><span class="lineNum">     265 </span>            : //--------------------------------------------------------------------</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">         16 :   logic [31:0] op1_X;                                           // Execuation Operand 1</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">        268 :   logic [31:0] op2_X;                                           // Execuation Operand 2</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">         40 :   logic [31:0] pc_X;                                            // PC of Instruction in X stage</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">          5 :   logic [31:0] pc_plus4_X;                                      // PC plus 4</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">        108 :   logic [31:0] op2_byp_X;                                       // Read Register 2 Data to Write to Memory</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">        190 :   logic [31:0] alu_result_X;                                    // Alu Execuation Result </span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">        192 :   logic [31:0] ex_result_X;                                     // Actual Execuation Result of X stage</span></a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            : // Register to Store Operand 1</a>
<a name="277"><span class="lineNum">     277 </span>            :   vc_EnResetReg#(32, 0) op1_reg_X</a>
<a name="278"><span class="lineNum">     278 </span>            :   (</a>
<a name="279"><span class="lineNum">     279 </span>            :     .clk   (clk),</a>
<a name="280"><span class="lineNum">     280 </span>            :     .reset (reset),</a>
<a name="281"><span class="lineNum">     281 </span>            :     .en    (reg_en_X),</a>
<a name="282"><span class="lineNum">     282 </span>            :     .d     (op1_D),</a>
<a name="283"><span class="lineNum">     283 </span>            :     .q     (op1_X)</a>
<a name="284"><span class="lineNum">     284 </span>            :   );</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            : // Register to Store Operand 2</a>
<a name="287"><span class="lineNum">     287 </span>            :   vc_EnResetReg#(32, 0) op2_reg_X</a>
<a name="288"><span class="lineNum">     288 </span>            :   (</a>
<a name="289"><span class="lineNum">     289 </span>            :     .clk   (clk),</a>
<a name="290"><span class="lineNum">     290 </span>            :     .reset (reset),</a>
<a name="291"><span class="lineNum">     291 </span>            :     .en    (reg_en_X),</a>
<a name="292"><span class="lineNum">     292 </span>            :     .d     (op2_D),</a>
<a name="293"><span class="lineNum">     293 </span>            :     .q     (op2_X)</a>
<a name="294"><span class="lineNum">     294 </span>            :   );</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span>            : // Register to Branch Target Address</a>
<a name="297"><span class="lineNum">     297 </span>            :   vc_EnResetReg#(32, 0) br_target_reg_X</a>
<a name="298"><span class="lineNum">     298 </span>            :   (</a>
<a name="299"><span class="lineNum">     299 </span>            :     .clk   (clk),</a>
<a name="300"><span class="lineNum">     300 </span>            :     .reset (reset),</a>
<a name="301"><span class="lineNum">     301 </span>            :     .en    (reg_en_X),</a>
<a name="302"><span class="lineNum">     302 </span>            :     .d     (jal_target_D),</a>
<a name="303"><span class="lineNum">     303 </span>            :     .q     (br_target_X)</a>
<a name="304"><span class="lineNum">     304 </span>            :   );</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            : // Registers to Store Current Execuating Instruction PC</a>
<a name="307"><span class="lineNum">     307 </span>            :   vc_EnResetReg#(32, 0) pc_reg_X</a>
<a name="308"><span class="lineNum">     308 </span>            :   (</a>
<a name="309"><span class="lineNum">     309 </span>            :     .clk   (clk),</a>
<a name="310"><span class="lineNum">     310 </span>            :     .reset (reset),</a>
<a name="311"><span class="lineNum">     311 </span>            :     .en    (reg_en_X),</a>
<a name="312"><span class="lineNum">     312 </span>            :     .d     (pc_D),</a>
<a name="313"><span class="lineNum">     313 </span>            :     .q     (pc_X)</a>
<a name="314"><span class="lineNum">     314 </span>            :   );</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            : // Module to Increment Current Execuating Instruction PC by 4</a>
<a name="317"><span class="lineNum">     317 </span>            :   vc_Incrementer#(32, 4) pc_incr_X</a>
<a name="318"><span class="lineNum">     318 </span>            :   (</a>
<a name="319"><span class="lineNum">     319 </span>            :     .in   (pc_X),</a>
<a name="320"><span class="lineNum">     320 </span>            :     .out  (pc_plus4_X)</a>
<a name="321"><span class="lineNum">     321 </span>            :   );</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : // Registers to Store Read Register 2 Data for Later Memory Writing</a>
<a name="325"><span class="lineNum">     325 </span>            :   vc_EnResetReg#(32, 0) dmem_write_data_reg_X</a>
<a name="326"><span class="lineNum">     326 </span>            :   (</a>
<a name="327"><span class="lineNum">     327 </span>            :     .clk   (clk),</a>
<a name="328"><span class="lineNum">     328 </span>            :     .reset (reset),</a>
<a name="329"><span class="lineNum">     329 </span>            :     .en    (reg_en_X),</a>
<a name="330"><span class="lineNum">     330 </span>            :     .d     (op2_byp_D),</a>
<a name="331"><span class="lineNum">     331 </span>            :     .q     (op2_byp_X)</a>
<a name="332"><span class="lineNum">     332 </span>            :   );</a>
<a name="333"><span class="lineNum">     333 </span>            :  </a>
<a name="334"><span class="lineNum">     334 </span>            : // Write Register 2 Data to Data Memory Request Message Data Part</a>
<a name="335"><span class="lineNum">     335 </span>            :   assign dmem_reqstream_msg_data = op2_byp_X;</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            : // Connect Alu module</a>
<a name="340"><span class="lineNum">     340 </span>            :   lab2_proc_ProcDpathAlu alu</a>
<a name="341"><span class="lineNum">     341 </span>            :   (</a>
<a name="342"><span class="lineNum">     342 </span>            :     .in0      (op1_X),</a>
<a name="343"><span class="lineNum">     343 </span>            :     .in1      (op2_X),</a>
<a name="344"><span class="lineNum">     344 </span>            :     .fn       (alu_fn_X),</a>
<a name="345"><span class="lineNum">     345 </span>            :     .out      (alu_result_X),</a>
<a name="346"><span class="lineNum">     346 </span>            :     .ops_eq   (br_cond_eq_X),</a>
<a name="347"><span class="lineNum">     347 </span>            :     .ops_lt   (br_cond_lt_X),</a>
<a name="348"><span class="lineNum">     348 </span>            :     .ops_ltu  (br_cond_ltu_X)</a>
<a name="349"><span class="lineNum">     349 </span>            :   );</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span>            : // Write Alu Execuation Result to Data Memory Request Message Address Part</a>
<a name="352"><span class="lineNum">     352 </span>            :   assign dmem_reqstream_msg_addr = alu_result_X; </a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : // Assign Alu Execuation Result to Jalr Target Address</a>
<a name="355"><span class="lineNum">     355 </span>            :   assign jalr_target_X = alu_result_X;</a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            : // Actual Execuation Result Select Mux</a>
<a name="358"><span class="lineNum">     358 </span>            :   vc_Mux3#(32) ex_result_sel_mux_X</a>
<a name="359"><span class="lineNum">     359 </span>            :   (</a>
<a name="360"><span class="lineNum">     360 </span>            :     .in0  (alu_result_X),</a>
<a name="361"><span class="lineNum">     361 </span>            :     .in1  (IntMulAlt_respstream_msg),</a>
<a name="362"><span class="lineNum">     362 </span>            :     .in2  (pc_plus4_X),</a>
<a name="363"><span class="lineNum">     363 </span>            :     .sel  (ex_result_sel_X),</a>
<a name="364"><span class="lineNum">     364 </span>            :     .out  (ex_result_X)</a>
<a name="365"><span class="lineNum">     365 </span>            :   );</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            : //--------------------------------------------------------------------</a>
<a name="370"><span class="lineNum">     370 </span>            : // M stage</a>
<a name="371"><span class="lineNum">     371 </span>            : //--------------------------------------------------------------------</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">        138 :   logic [31:0] ex_result_M;                                 // Actual Execuation Result recevied in M stage</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            : // Rregisters to Store Actual Execuation Result</a>
<a name="376"><span class="lineNum">     376 </span>            :   vc_EnResetReg#(32, 0) ex_result_reg_M</a>
<a name="377"><span class="lineNum">     377 </span>            :   (</a>
<a name="378"><span class="lineNum">     378 </span>            :     .clk    (clk),</a>
<a name="379"><span class="lineNum">     379 </span>            :     .reset  (reset),</a>
<a name="380"><span class="lineNum">     380 </span>            :     .en     (reg_en_M),</a>
<a name="381"><span class="lineNum">     381 </span>            :     .d      (ex_result_X),   </a>
<a name="382"><span class="lineNum">     382 </span>            :     .q      (ex_result_M)</a>
<a name="383"><span class="lineNum">     383 </span>            :   );</a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">          2 :   logic [31:0] dmem_result_M;                              // Data get from Data Memory Response</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">        140 :   logic [31:0] wb_result_M;                                // Writing Result Select Mux Signal</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : // Assign the Data Part of Data Memory Response Message to Data Memory Result</a>
<a name="389"><span class="lineNum">     389 </span>            :   assign dmem_result_M = dmem_respstream_msg_data;</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            : // Writing Result Select Mux</a>
<a name="392"><span class="lineNum">     392 </span>            :   vc_Mux2#(32) wb_result_sel_mux_M</a>
<a name="393"><span class="lineNum">     393 </span>            :   (</a>
<a name="394"><span class="lineNum">     394 </span>            :     .in0    (ex_result_M),</a>
<a name="395"><span class="lineNum">     395 </span>            :     .in1    (dmem_result_M),</a>
<a name="396"><span class="lineNum">     396 </span>            :     .sel    (wb_result_sel_M),</a>
<a name="397"><span class="lineNum">     397 </span>            :     .out    (wb_result_M)</a>
<a name="398"><span class="lineNum">     398 </span>            :   );</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            : //--------------------------------------------------------------------</a>
<a name="401"><span class="lineNum">     401 </span>            : // W stage</a>
<a name="402"><span class="lineNum">     402 </span>            : //--------------------------------------------------------------------</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span><span class="lineCov">        140 :   logic [31:0] wb_result_W;                                // Selected Writing Result recevied in W stage</span></a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span>            : // Register to Store Selected Writing Result</a>
<a name="407"><span class="lineNum">     407 </span>            :   vc_EnResetReg#(32, 0) wb_result_reg_W</a>
<a name="408"><span class="lineNum">     408 </span>            :   (</a>
<a name="409"><span class="lineNum">     409 </span>            :     .clk    (clk),</a>
<a name="410"><span class="lineNum">     410 </span>            :     .reset  (reset),</a>
<a name="411"><span class="lineNum">     411 </span>            :     .en     (reg_en_W),</a>
<a name="412"><span class="lineNum">     412 </span>            :     .d      (wb_result_M),</a>
<a name="413"><span class="lineNum">     413 </span>            :     .q      (wb_result_W)</a>
<a name="414"><span class="lineNum">     414 </span>            :   );</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            : // Assign Selected Writing Result to Mngr Communication Portion</a>
<a name="417"><span class="lineNum">     417 </span>            :   assign proc2mngr_data = wb_result_W;</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            : // Assign Selected Writing Result to Register Writing Data</a>
<a name="420"><span class="lineNum">     420 </span>            :   assign rf_wdata_W = wb_result_W;</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :   logic [31:0] stats_en_W;                                // State Register Enable Signal</span></a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            : // Assign State Register Enable Signal</a>
<a name="427"><span class="lineNum">     427 </span>            :   assign stats_en = | stats_en_W;</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            : // Register to Store States</a>
<a name="430"><span class="lineNum">     430 </span>            :   vc_EnResetReg#(32, 0) stats_en_reg_W</a>
<a name="431"><span class="lineNum">     431 </span>            :   (</a>
<a name="432"><span class="lineNum">     432 </span>            :    .clk    (clk),</a>
<a name="433"><span class="lineNum">     433 </span>            :    .reset  (reset),</a>
<a name="434"><span class="lineNum">     434 </span>            :    .en     (stats_en_wen_W),</a>
<a name="435"><span class="lineNum">     435 </span>            :    .d      (wb_result_W),</a>
<a name="436"><span class="lineNum">     436 </span>            :    .q      (stats_en_W)</a>
<a name="437"><span class="lineNum">     437 </span>            :   );</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            : endmodule</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            : `endif </a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
