
LogmeLProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dec  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  0800a090  0800a090  0000b090  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a46c  0800a46c  0000b46c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a474  0800a474  0000b474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a478  0800a478  0000b478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800a47c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000023c  240001d8  0800a654  0000c1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  0000d000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c05f  00000000  00000000  0000c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001e90  00000000  00000000  00018265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a00  00000000  00000000  0001a0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000777  00000000  00000000  0001aaf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036783  00000000  00000000  0001b26f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e287  00000000  00000000  000519f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00154b2f  00000000  00000000  0005fc79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b47a8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003994  00000000  00000000  001b47ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  001b8180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a074 	.word	0x0800a074

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800a074 	.word	0x0800a074

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_d2lz>:
 80006f8:	b508      	push	{r3, lr}
 80006fa:	4602      	mov	r2, r0
 80006fc:	460b      	mov	r3, r1
 80006fe:	ec43 2b17 	vmov	d7, r2, r3
 8000702:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070a:	d403      	bmi.n	8000714 <__aeabi_d2lz+0x1c>
 800070c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000710:	f000 b80a 	b.w	8000728 <__aeabi_d2ulz>
 8000714:	eeb1 7b47 	vneg.f64	d7, d7
 8000718:	ec51 0b17 	vmov	r0, r1, d7
 800071c:	f000 f804 	bl	8000728 <__aeabi_d2ulz>
 8000720:	4240      	negs	r0, r0
 8000722:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000726:	bd08      	pop	{r3, pc}

08000728 <__aeabi_d2ulz>:
 8000728:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000758 <__aeabi_d2ulz+0x30>
 800072c:	ec41 0b17 	vmov	d7, r0, r1
 8000730:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000760 <__aeabi_d2ulz+0x38>
 8000734:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000738:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800073c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000740:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000744:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000748:	ee16 1a10 	vmov	r1, s12
 800074c:	ee17 0a90 	vmov	r0, s15
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	f3af 8000 	nop.w
 8000758:	00000000 	.word	0x00000000
 800075c:	3df00000 	.word	0x3df00000
 8000760:	00000000 	.word	0x00000000
 8000764:	41f00000 	.word	0x41f00000

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800076c:	f000 f904 	bl	8000978 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000770:	f000 fbcc 	bl	8000f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000774:	f000 f808 	bl	8000788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000778:	f000 f8d4 	bl	8000924 <MX_GPIO_Init>
  MX_DMA_Init();
 800077c:	f000 f8b2 	bl	80008e4 <MX_DMA_Init>
  MX_I2S1_Init();
 8000780:	f000 f87e 	bl	8000880 <MX_I2S1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <main+0x1c>

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b09c      	sub	sp, #112	@ 0x70
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000792:	224c      	movs	r2, #76	@ 0x4c
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f006 fdab 	bl	80072f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2220      	movs	r2, #32
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f006 fda5 	bl	80072f2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007a8:	2002      	movs	r0, #2
 80007aa:	f002 fd69 	bl	8003280 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	4b31      	ldr	r3, [pc, #196]	@ (8000878 <SystemClock_Config+0xf0>)
 80007b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007b6:	4a30      	ldr	r2, [pc, #192]	@ (8000878 <SystemClock_Config+0xf0>)
 80007b8:	f023 0301 	bic.w	r3, r3, #1
 80007bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007be:	4b2e      	ldr	r3, [pc, #184]	@ (8000878 <SystemClock_Config+0xf0>)
 80007c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	4b2c      	ldr	r3, [pc, #176]	@ (800087c <SystemClock_Config+0xf4>)
 80007ca:	699b      	ldr	r3, [r3, #24]
 80007cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007d0:	4a2a      	ldr	r2, [pc, #168]	@ (800087c <SystemClock_Config+0xf4>)
 80007d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007d6:	6193      	str	r3, [r2, #24]
 80007d8:	4b28      	ldr	r3, [pc, #160]	@ (800087c <SystemClock_Config+0xf4>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007e4:	bf00      	nop
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <SystemClock_Config+0xf4>)
 80007e8:	699b      	ldr	r3, [r3, #24]
 80007ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007f2:	d1f8      	bne.n	80007e6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f4:	2302      	movs	r3, #2
 80007f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007f8:	2301      	movs	r3, #1
 80007fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007fc:	2340      	movs	r3, #64	@ 0x40
 80007fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000800:	2302      	movs	r3, #2
 8000802:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000804:	2300      	movs	r3, #0
 8000806:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000808:	2304      	movs	r3, #4
 800080a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 800080c:	230a      	movs	r3, #10
 800080e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000810:	2302      	movs	r3, #2
 8000812:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000814:	2302      	movs	r3, #2
 8000816:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000818:	2302      	movs	r3, #2
 800081a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800081c:	230c      	movs	r3, #12
 800081e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000820:	2302      	movs	r3, #2
 8000822:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000828:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800082c:	4618      	mov	r0, r3
 800082e:	f002 fd61 	bl	80032f4 <HAL_RCC_OscConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000838:	f000 f8ca 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083c:	233f      	movs	r3, #63	@ 0x3f
 800083e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000840:	2300      	movs	r3, #0
 8000842:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000848:	2300      	movs	r3, #0
 800084a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	2101      	movs	r1, #1
 8000860:	4618      	mov	r0, r3
 8000862:	f003 f9a1 	bl	8003ba8 <HAL_RCC_ClockConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800086c:	f000 f8b0 	bl	80009d0 <Error_Handler>
  }
}
 8000870:	bf00      	nop
 8000872:	3770      	adds	r7, #112	@ 0x70
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	58000400 	.word	0x58000400
 800087c:	58024800 	.word	0x58024800

08000880 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000884:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <MX_I2S1_Init+0x5c>)
 8000886:	4a16      	ldr	r2, [pc, #88]	@ (80008e0 <MX_I2S1_Init+0x60>)
 8000888:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 800088a:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_I2S1_Init+0x5c>)
 800088c:	2206      	movs	r2, #6
 800088e:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_I2S1_Init+0x5c>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_I2S1_Init+0x5c>)
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_I2S1_Init+0x5c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008a4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80008a8:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80008aa:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008be:	2200      	movs	r2, #0
 80008c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_I2S1_Init+0x5c>)
 80008ca:	f002 fbb7 	bl	800303c <HAL_I2S_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 80008d4:	f000 f87c 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	240001f4 	.word	0x240001f4
 80008e0:	40013000 	.word	0x40013000

080008e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000920 <MX_DMA_Init+0x3c>)
 80008ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000920 <MX_DMA_Init+0x3c>)
 80008f2:	f043 0301 	orr.w	r3, r3, #1
 80008f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_DMA_Init+0x3c>)
 80008fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000900:	f003 0301 	and.w	r3, r3, #1
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000908:	2200      	movs	r2, #0
 800090a:	2100      	movs	r1, #0
 800090c:	200b      	movs	r0, #11
 800090e:	f000 fc76 	bl	80011fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000912:	200b      	movs	r0, #11
 8000914:	f000 fc8d 	bl	8001232 <HAL_NVIC_EnableIRQ>

}
 8000918:	bf00      	nop
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	58024400 	.word	0x58024400

08000924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800092a:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <MX_GPIO_Init+0x50>)
 800092c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000930:	4a10      	ldr	r2, [pc, #64]	@ (8000974 <MX_GPIO_Init+0x50>)
 8000932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000936:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800093a:	4b0e      	ldr	r3, [pc, #56]	@ (8000974 <MX_GPIO_Init+0x50>)
 800093c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000948:	4b0a      	ldr	r3, [pc, #40]	@ (8000974 <MX_GPIO_Init+0x50>)
 800094a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094e:	4a09      	ldr	r2, [pc, #36]	@ (8000974 <MX_GPIO_Init+0x50>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <MX_GPIO_Init+0x50>)
 800095a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	603b      	str	r3, [r7, #0]
 8000964:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	58024400 	.word	0x58024400

08000978 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800097e:	463b      	mov	r3, r7
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800098a:	f000 fc6d 	bl	8001268 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800098e:	2301      	movs	r3, #1
 8000990:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000992:	2300      	movs	r3, #0
 8000994:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800099a:	231f      	movs	r3, #31
 800099c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800099e:	2387      	movs	r3, #135	@ 0x87
 80009a0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80009a6:	2300      	movs	r3, #0
 80009a8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80009aa:	2301      	movs	r3, #1
 80009ac:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80009ae:	2301      	movs	r3, #1
 80009b0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80009b6:	2300      	movs	r3, #0
 80009b8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009ba:	463b      	mov	r3, r7
 80009bc:	4618      	mov	r0, r3
 80009be:	f000 fc8b 	bl	80012d8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80009c2:	2004      	movs	r0, #4
 80009c4:	f000 fc68 	bl	8001298 <HAL_MPU_Enable>

}
 80009c8:	bf00      	nop
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d4:	b672      	cpsid	i
}
 80009d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <Error_Handler+0x8>

080009dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <HAL_MspInit+0x30>)
 80009e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009e8:	4a08      	ldr	r2, [pc, #32]	@ (8000a0c <HAL_MspInit+0x30>)
 80009ea:	f043 0302 	orr.w	r3, r3, #2
 80009ee:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009f2:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <HAL_MspInit+0x30>)
 80009f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009f8:	f003 0302 	and.w	r3, r3, #2
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	58024400 	.word	0x58024400

08000a10 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b0ba      	sub	sp, #232	@ 0xe8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a28:	f107 0310 	add.w	r3, r7, #16
 8000a2c:	22c0      	movs	r2, #192	@ 0xc0
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4618      	mov	r0, r3
 8000a32:	f006 fc5e 	bl	80072f2 <memset>
  if(hi2s->Instance==SPI1)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a3d      	ldr	r2, [pc, #244]	@ (8000b30 <HAL_I2S_MspInit+0x120>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d173      	bne.n	8000b28 <HAL_I2S_MspInit+0x118>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000a40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a44:	f04f 0300 	mov.w	r3, #0
 8000a48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a50:	f107 0310 	add.w	r3, r7, #16
 8000a54:	4618      	mov	r0, r3
 8000a56:	f003 fc1d 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000a60:	f7ff ffb6 	bl	80009d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a64:	4b33      	ldr	r3, [pc, #204]	@ (8000b34 <HAL_I2S_MspInit+0x124>)
 8000a66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a6a:	4a32      	ldr	r2, [pc, #200]	@ (8000b34 <HAL_I2S_MspInit+0x124>)
 8000a6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000a74:	4b2f      	ldr	r3, [pc, #188]	@ (8000b34 <HAL_I2S_MspInit+0x124>)
 8000a76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	4b2c      	ldr	r3, [pc, #176]	@ (8000b34 <HAL_I2S_MspInit+0x124>)
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a88:	4a2a      	ldr	r2, [pc, #168]	@ (8000b34 <HAL_I2S_MspInit+0x124>)
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a92:	4b28      	ldr	r3, [pc, #160]	@ (8000b34 <HAL_I2S_MspInit+0x124>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a98:	f003 0301 	and.w	r3, r3, #1
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000aa0:	2370      	movs	r3, #112	@ 0x70
 8000aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ab8:	2305      	movs	r3, #5
 8000aba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	481c      	ldr	r0, [pc, #112]	@ (8000b38 <HAL_I2S_MspInit+0x128>)
 8000ac6:	f002 f909 	bl	8002cdc <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8000aca:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000acc:	4a1c      	ldr	r2, [pc, #112]	@ (8000b40 <HAL_I2S_MspInit+0x130>)
 8000ace:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000ad2:	2225      	movs	r2, #37	@ 0x25
 8000ad4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ad6:	4b19      	ldr	r3, [pc, #100]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000adc:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ae2:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000ae4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ae8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000aea:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000aec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000af0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000af2:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000af4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000af8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000afa:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b00:	4b0e      	ldr	r3, [pc, #56]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b06:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b0c:	480b      	ldr	r0, [pc, #44]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000b0e:	f000 fc23 	bl	8001358 <HAL_DMA_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_I2S_MspInit+0x10c>
    {
      Error_Handler();
 8000b18:	f7ff ff5a 	bl	80009d0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a07      	ldr	r2, [pc, #28]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000b20:	649a      	str	r2, [r3, #72]	@ 0x48
 8000b22:	4a06      	ldr	r2, [pc, #24]	@ (8000b3c <HAL_I2S_MspInit+0x12c>)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b28:	bf00      	nop
 8000b2a:	37e8      	adds	r7, #232	@ 0xe8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40013000 	.word	0x40013000
 8000b34:	58024400 	.word	0x58024400
 8000b38:	58020000 	.word	0x58020000
 8000b3c:	24000248 	.word	0x24000248
 8000b40:	40020010 	.word	0x40020010

08000b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <NMI_Handler+0x4>

08000b4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <HardFault_Handler+0x4>

08000b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <MemManage_Handler+0x4>

08000b5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <BusFault_Handler+0x4>

08000b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <UsageFault_Handler+0x4>

08000b6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b9a:	f000 fa29 	bl	8000ff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000ba8:	4802      	ldr	r0, [pc, #8]	@ (8000bb4 <DMA1_Stream0_IRQHandler+0x10>)
 8000baa:	f000 ff31 	bl	8001a10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	24000248 	.word	0x24000248

08000bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return 1;
 8000bbc:	2301      	movs	r3, #1
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <_kill>:

int _kill(int pid, int sig)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000bd2:	f006 fbdd 	bl	8007390 <__errno>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2216      	movs	r2, #22
 8000bda:	601a      	str	r2, [r3, #0]
  return -1;
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <_exit>:

void _exit (int status)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff ffe7 	bl	8000bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000bfa:	bf00      	nop
 8000bfc:	e7fd      	b.n	8000bfa <_exit+0x12>

08000bfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b086      	sub	sp, #24
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	60f8      	str	r0, [r7, #12]
 8000c06:	60b9      	str	r1, [r7, #8]
 8000c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	e00a      	b.n	8000c26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c10:	f3af 8000 	nop.w
 8000c14:	4601      	mov	r1, r0
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	1c5a      	adds	r2, r3, #1
 8000c1a:	60ba      	str	r2, [r7, #8]
 8000c1c:	b2ca      	uxtb	r2, r1
 8000c1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	3301      	adds	r3, #1
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	697a      	ldr	r2, [r7, #20]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	dbf0      	blt.n	8000c10 <_read+0x12>
  }

  return len;
 8000c2e:	687b      	ldr	r3, [r7, #4]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e009      	b.n	8000c5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	1c5a      	adds	r2, r3, #1
 8000c4e:	60ba      	str	r2, [r7, #8]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	429a      	cmp	r2, r3
 8000c64:	dbf1      	blt.n	8000c4a <_write+0x12>
  }
  return len;
 8000c66:	687b      	ldr	r3, [r7, #4]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3718      	adds	r7, #24
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <_close>:

int _close(int file)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c98:	605a      	str	r2, [r3, #4]
  return 0;
 8000c9a:	2300      	movs	r3, #0
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <_isatty>:

int _isatty(int file)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cb0:	2301      	movs	r3, #1
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b085      	sub	sp, #20
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	60f8      	str	r0, [r7, #12]
 8000cc6:	60b9      	str	r1, [r7, #8]
 8000cc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cca:	2300      	movs	r3, #0
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce0:	4a14      	ldr	r2, [pc, #80]	@ (8000d34 <_sbrk+0x5c>)
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <_sbrk+0x60>)
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cec:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <_sbrk+0x64>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d102      	bne.n	8000cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <_sbrk+0x64>)
 8000cf6:	4a12      	ldr	r2, [pc, #72]	@ (8000d40 <_sbrk+0x68>)
 8000cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfa:	4b10      	ldr	r3, [pc, #64]	@ (8000d3c <_sbrk+0x64>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4413      	add	r3, r2
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d207      	bcs.n	8000d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d08:	f006 fb42 	bl	8007390 <__errno>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	220c      	movs	r2, #12
 8000d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d12:	f04f 33ff 	mov.w	r3, #4294967295
 8000d16:	e009      	b.n	8000d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d18:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <_sbrk+0x64>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d1e:	4b07      	ldr	r3, [pc, #28]	@ (8000d3c <_sbrk+0x64>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	4a05      	ldr	r2, [pc, #20]	@ (8000d3c <_sbrk+0x64>)
 8000d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3718      	adds	r7, #24
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	24080000 	.word	0x24080000
 8000d38:	00000800 	.word	0x00000800
 8000d3c:	240002c0 	.word	0x240002c0
 8000d40:	20000000 	.word	0x20000000

08000d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d48:	4b43      	ldr	r3, [pc, #268]	@ (8000e58 <SystemInit+0x114>)
 8000d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d4e:	4a42      	ldr	r2, [pc, #264]	@ (8000e58 <SystemInit+0x114>)
 8000d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d58:	4b40      	ldr	r3, [pc, #256]	@ (8000e5c <SystemInit+0x118>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 030f 	and.w	r3, r3, #15
 8000d60:	2b06      	cmp	r3, #6
 8000d62:	d807      	bhi.n	8000d74 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d64:	4b3d      	ldr	r3, [pc, #244]	@ (8000e5c <SystemInit+0x118>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f023 030f 	bic.w	r3, r3, #15
 8000d6c:	4a3b      	ldr	r2, [pc, #236]	@ (8000e5c <SystemInit+0x118>)
 8000d6e:	f043 0307 	orr.w	r3, r3, #7
 8000d72:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d74:	4b3a      	ldr	r3, [pc, #232]	@ (8000e60 <SystemInit+0x11c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a39      	ldr	r2, [pc, #228]	@ (8000e60 <SystemInit+0x11c>)
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d80:	4b37      	ldr	r3, [pc, #220]	@ (8000e60 <SystemInit+0x11c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d86:	4b36      	ldr	r3, [pc, #216]	@ (8000e60 <SystemInit+0x11c>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4935      	ldr	r1, [pc, #212]	@ (8000e60 <SystemInit+0x11c>)
 8000d8c:	4b35      	ldr	r3, [pc, #212]	@ (8000e64 <SystemInit+0x120>)
 8000d8e:	4013      	ands	r3, r2
 8000d90:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d92:	4b32      	ldr	r3, [pc, #200]	@ (8000e5c <SystemInit+0x118>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0308 	and.w	r3, r3, #8
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d007      	beq.n	8000dae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e5c <SystemInit+0x118>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f023 030f 	bic.w	r3, r3, #15
 8000da6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e5c <SystemInit+0x118>)
 8000da8:	f043 0307 	orr.w	r3, r3, #7
 8000dac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000dae:	4b2c      	ldr	r3, [pc, #176]	@ (8000e60 <SystemInit+0x11c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000db4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e60 <SystemInit+0x11c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000dba:	4b29      	ldr	r3, [pc, #164]	@ (8000e60 <SystemInit+0x11c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000dc0:	4b27      	ldr	r3, [pc, #156]	@ (8000e60 <SystemInit+0x11c>)
 8000dc2:	4a29      	ldr	r2, [pc, #164]	@ (8000e68 <SystemInit+0x124>)
 8000dc4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dc6:	4b26      	ldr	r3, [pc, #152]	@ (8000e60 <SystemInit+0x11c>)
 8000dc8:	4a28      	ldr	r2, [pc, #160]	@ (8000e6c <SystemInit+0x128>)
 8000dca:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000dcc:	4b24      	ldr	r3, [pc, #144]	@ (8000e60 <SystemInit+0x11c>)
 8000dce:	4a28      	ldr	r2, [pc, #160]	@ (8000e70 <SystemInit+0x12c>)
 8000dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dd2:	4b23      	ldr	r3, [pc, #140]	@ (8000e60 <SystemInit+0x11c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000dd8:	4b21      	ldr	r3, [pc, #132]	@ (8000e60 <SystemInit+0x11c>)
 8000dda:	4a25      	ldr	r2, [pc, #148]	@ (8000e70 <SystemInit+0x12c>)
 8000ddc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dde:	4b20      	ldr	r3, [pc, #128]	@ (8000e60 <SystemInit+0x11c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000de4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e60 <SystemInit+0x11c>)
 8000de6:	4a22      	ldr	r2, [pc, #136]	@ (8000e70 <SystemInit+0x12c>)
 8000de8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000dea:	4b1d      	ldr	r3, [pc, #116]	@ (8000e60 <SystemInit+0x11c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000df0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e60 <SystemInit+0x11c>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e60 <SystemInit+0x11c>)
 8000df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dfa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	@ (8000e60 <SystemInit+0x11c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000e02:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <SystemInit+0x130>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b1c      	ldr	r3, [pc, #112]	@ (8000e78 <SystemInit+0x134>)
 8000e08:	4013      	ands	r3, r2
 8000e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e0e:	d202      	bcs.n	8000e16 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e10:	4b1a      	ldr	r3, [pc, #104]	@ (8000e7c <SystemInit+0x138>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e16:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <SystemInit+0x11c>)
 8000e18:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d113      	bne.n	8000e4c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e24:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <SystemInit+0x11c>)
 8000e26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8000e60 <SystemInit+0x11c>)
 8000e2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e30:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e34:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <SystemInit+0x13c>)
 8000e36:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e3a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e3c:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <SystemInit+0x11c>)
 8000e3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e42:	4a07      	ldr	r2, [pc, #28]	@ (8000e60 <SystemInit+0x11c>)
 8000e44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e48:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000ed00 	.word	0xe000ed00
 8000e5c:	52002000 	.word	0x52002000
 8000e60:	58024400 	.word	0x58024400
 8000e64:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e68:	02020200 	.word	0x02020200
 8000e6c:	01ff0000 	.word	0x01ff0000
 8000e70:	01010280 	.word	0x01010280
 8000e74:	5c001000 	.word	0x5c001000
 8000e78:	ffff0000 	.word	0xffff0000
 8000e7c:	51008108 	.word	0x51008108
 8000e80:	52004000 	.word	0x52004000

08000e84 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e88:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <ExitRun0Mode+0x2c>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	4a08      	ldr	r2, [pc, #32]	@ (8000eb0 <ExitRun0Mode+0x2c>)
 8000e8e:	f043 0302 	orr.w	r3, r3, #2
 8000e92:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e94:	bf00      	nop
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <ExitRun0Mode+0x2c>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d0f9      	beq.n	8000e96 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000ea2:	bf00      	nop
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	58024800 	.word	0x58024800

08000eb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000eb4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ef0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000eb8:	f7ff ffe4 	bl	8000e84 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ebc:	f7ff ff42 	bl	8000d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec0:	480c      	ldr	r0, [pc, #48]	@ (8000ef4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ec2:	490d      	ldr	r1, [pc, #52]	@ (8000ef8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8000efc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec8:	e002      	b.n	8000ed0 <LoopCopyDataInit>

08000eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ece:	3304      	adds	r3, #4

08000ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed4:	d3f9      	bcc.n	8000eca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ed8:	4c0a      	ldr	r4, [pc, #40]	@ (8000f04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000edc:	e001      	b.n	8000ee2 <LoopFillZerobss>

08000ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee0:	3204      	adds	r2, #4

08000ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee4:	d3fb      	bcc.n	8000ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ee6:	f006 fa59 	bl	800739c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eea:	f7ff fc3d 	bl	8000768 <main>
  bx  lr
 8000eee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ef0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ef4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ef8:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8000efc:	0800a47c 	.word	0x0800a47c
  ldr r2, =_sbss
 8000f00:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8000f04:	24000414 	.word	0x24000414

08000f08 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC3_IRQHandler>
	...

08000f0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f12:	2003      	movs	r0, #3
 8000f14:	f000 f968 	bl	80011e8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f18:	f002 fffc 	bl	8003f14 <HAL_RCC_GetSysClockFreq>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	4b15      	ldr	r3, [pc, #84]	@ (8000f74 <HAL_Init+0x68>)
 8000f20:	699b      	ldr	r3, [r3, #24]
 8000f22:	0a1b      	lsrs	r3, r3, #8
 8000f24:	f003 030f 	and.w	r3, r3, #15
 8000f28:	4913      	ldr	r1, [pc, #76]	@ (8000f78 <HAL_Init+0x6c>)
 8000f2a:	5ccb      	ldrb	r3, [r1, r3]
 8000f2c:	f003 031f 	and.w	r3, r3, #31
 8000f30:	fa22 f303 	lsr.w	r3, r2, r3
 8000f34:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f36:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <HAL_Init+0x68>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f78 <HAL_Init+0x6c>)
 8000f40:	5cd3      	ldrb	r3, [r2, r3]
 8000f42:	f003 031f 	and.w	r3, r3, #31
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	fa22 f303 	lsr.w	r3, r2, r3
 8000f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f7c <HAL_Init+0x70>)
 8000f4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f50:	4a0b      	ldr	r2, [pc, #44]	@ (8000f80 <HAL_Init+0x74>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f56:	200f      	movs	r0, #15
 8000f58:	f000 f814 	bl	8000f84 <HAL_InitTick>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e002      	b.n	8000f6c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f66:	f7ff fd39 	bl	80009dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f6a:	2300      	movs	r3, #0
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	58024400 	.word	0x58024400
 8000f78:	0800a090 	.word	0x0800a090
 8000f7c:	24000004 	.word	0x24000004
 8000f80:	24000000 	.word	0x24000000

08000f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f8c:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <HAL_InitTick+0x60>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e021      	b.n	8000fdc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f98:	4b13      	ldr	r3, [pc, #76]	@ (8000fe8 <HAL_InitTick+0x64>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_InitTick+0x60>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f94d 	bl	800124e <HAL_SYSTICK_Config>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e00e      	b.n	8000fdc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2b0f      	cmp	r3, #15
 8000fc2:	d80a      	bhi.n	8000fda <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fcc:	f000 f917 	bl	80011fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd0:	4a06      	ldr	r2, [pc, #24]	@ (8000fec <HAL_InitTick+0x68>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e000      	b.n	8000fdc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2400000c 	.word	0x2400000c
 8000fe8:	24000000 	.word	0x24000000
 8000fec:	24000008 	.word	0x24000008

08000ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <HAL_IncTick+0x20>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_IncTick+0x24>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4413      	add	r3, r2
 8001000:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <HAL_IncTick+0x24>)
 8001002:	6013      	str	r3, [r2, #0]
}
 8001004:	bf00      	nop
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	2400000c 	.word	0x2400000c
 8001014:	240002c4 	.word	0x240002c4

08001018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return uwTick;
 800101c:	4b03      	ldr	r3, [pc, #12]	@ (800102c <HAL_GetTick+0x14>)
 800101e:	681b      	ldr	r3, [r3, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	240002c4 	.word	0x240002c4

08001030 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001034:	4b03      	ldr	r3, [pc, #12]	@ (8001044 <HAL_GetREVID+0x14>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	0c1b      	lsrs	r3, r3, #16
}
 800103a:	4618      	mov	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	5c001000 	.word	0x5c001000

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__NVIC_SetPriorityGrouping+0x40>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 8001072:	4313      	orrs	r3, r2
 8001074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001076:	4a04      	ldr	r2, [pc, #16]	@ (8001088 <__NVIC_SetPriorityGrouping+0x40>)
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	60d3      	str	r3, [r2, #12]
}
 800107c:	bf00      	nop
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00
 800108c:	05fa0000 	.word	0x05fa0000

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	db0b      	blt.n	80010d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	f003 021f 	and.w	r2, r3, #31
 80010c4:	4907      	ldr	r1, [pc, #28]	@ (80010e4 <__NVIC_EnableIRQ+0x38>)
 80010c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ca:	095b      	lsrs	r3, r3, #5
 80010cc:	2001      	movs	r0, #1
 80010ce:	fa00 f202 	lsl.w	r2, r0, r2
 80010d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	e000e100 	.word	0xe000e100

080010e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	db0a      	blt.n	8001112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	490c      	ldr	r1, [pc, #48]	@ (8001134 <__NVIC_SetPriority+0x4c>)
 8001102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	440b      	add	r3, r1
 800110c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001110:	e00a      	b.n	8001128 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4908      	ldr	r1, [pc, #32]	@ (8001138 <__NVIC_SetPriority+0x50>)
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	3b04      	subs	r3, #4
 8001120:	0112      	lsls	r2, r2, #4
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	440b      	add	r3, r1
 8001126:	761a      	strb	r2, [r3, #24]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000e100 	.word	0xe000e100
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	@ 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f1c3 0307 	rsb	r3, r3, #7
 8001156:	2b04      	cmp	r3, #4
 8001158:	bf28      	it	cs
 800115a:	2304      	movcs	r3, #4
 800115c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3304      	adds	r3, #4
 8001162:	2b06      	cmp	r3, #6
 8001164:	d902      	bls.n	800116c <NVIC_EncodePriority+0x30>
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3b03      	subs	r3, #3
 800116a:	e000      	b.n	800116e <NVIC_EncodePriority+0x32>
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	f04f 32ff 	mov.w	r2, #4294967295
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43da      	mvns	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	401a      	ands	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001184:	f04f 31ff 	mov.w	r1, #4294967295
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43d9      	mvns	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	4313      	orrs	r3, r2
         );
}
 8001196:	4618      	mov	r0, r3
 8001198:	3724      	adds	r7, #36	@ 0x24
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011b4:	d301      	bcc.n	80011ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011b6:	2301      	movs	r3, #1
 80011b8:	e00f      	b.n	80011da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ba:	4a0a      	ldr	r2, [pc, #40]	@ (80011e4 <SysTick_Config+0x40>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3b01      	subs	r3, #1
 80011c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011c2:	210f      	movs	r1, #15
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295
 80011c8:	f7ff ff8e 	bl	80010e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011cc:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <SysTick_Config+0x40>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011d2:	4b04      	ldr	r3, [pc, #16]	@ (80011e4 <SysTick_Config+0x40>)
 80011d4:	2207      	movs	r2, #7
 80011d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	e000e010 	.word	0xe000e010

080011e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ff29 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b086      	sub	sp, #24
 8001202:	af00      	add	r7, sp, #0
 8001204:	4603      	mov	r3, r0
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607a      	str	r2, [r7, #4]
 800120a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800120c:	f7ff ff40 	bl	8001090 <__NVIC_GetPriorityGrouping>
 8001210:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	68b9      	ldr	r1, [r7, #8]
 8001216:	6978      	ldr	r0, [r7, #20]
 8001218:	f7ff ff90 	bl	800113c <NVIC_EncodePriority>
 800121c:	4602      	mov	r2, r0
 800121e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001222:	4611      	mov	r1, r2
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff5f 	bl	80010e8 <__NVIC_SetPriority>
}
 800122a:	bf00      	nop
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	4603      	mov	r3, r0
 800123a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800123c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff33 	bl	80010ac <__NVIC_EnableIRQ>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ffa4 	bl	80011a4 <SysTick_Config>
 800125c:	4603      	mov	r3, r0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800126c:	f3bf 8f5f 	dmb	sy
}
 8001270:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001272:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <HAL_MPU_Disable+0x28>)
 8001274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001276:	4a06      	ldr	r2, [pc, #24]	@ (8001290 <HAL_MPU_Disable+0x28>)
 8001278:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800127c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800127e:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <HAL_MPU_Disable+0x2c>)
 8001280:	2200      	movs	r2, #0
 8001282:	605a      	str	r2, [r3, #4]
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00
 8001294:	e000ed90 	.word	0xe000ed90

08001298 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80012a0:	4a0b      	ldr	r2, [pc, #44]	@ (80012d0 <HAL_MPU_Enable+0x38>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80012aa:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <HAL_MPU_Enable+0x3c>)
 80012ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ae:	4a09      	ldr	r2, [pc, #36]	@ (80012d4 <HAL_MPU_Enable+0x3c>)
 80012b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80012b6:	f3bf 8f4f 	dsb	sy
}
 80012ba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012bc:	f3bf 8f6f 	isb	sy
}
 80012c0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	e000ed90 	.word	0xe000ed90
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	785a      	ldrb	r2, [r3, #1]
 80012e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <HAL_MPU_ConfigRegion+0x7c>)
 80012e6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80012e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001354 <HAL_MPU_ConfigRegion+0x7c>)
 80012ea:	691b      	ldr	r3, [r3, #16]
 80012ec:	4a19      	ldr	r2, [pc, #100]	@ (8001354 <HAL_MPU_ConfigRegion+0x7c>)
 80012ee:	f023 0301 	bic.w	r3, r3, #1
 80012f2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80012f4:	4a17      	ldr	r2, [pc, #92]	@ (8001354 <HAL_MPU_ConfigRegion+0x7c>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7b1b      	ldrb	r3, [r3, #12]
 8001300:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	7adb      	ldrb	r3, [r3, #11]
 8001306:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001308:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	7a9b      	ldrb	r3, [r3, #10]
 800130e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001310:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	7b5b      	ldrb	r3, [r3, #13]
 8001316:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001318:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	7b9b      	ldrb	r3, [r3, #14]
 800131e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001320:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	7bdb      	ldrb	r3, [r3, #15]
 8001326:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001328:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7a5b      	ldrb	r3, [r3, #9]
 800132e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001330:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7a1b      	ldrb	r3, [r3, #8]
 8001336:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001338:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	7812      	ldrb	r2, [r2, #0]
 800133e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001340:	4a04      	ldr	r2, [pc, #16]	@ (8001354 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001342:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001344:	6113      	str	r3, [r2, #16]
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000ed90 	.word	0xe000ed90

08001358 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001360:	f7ff fe5a 	bl	8001018 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e316      	b.n	800199e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a66      	ldr	r2, [pc, #408]	@ (8001510 <HAL_DMA_Init+0x1b8>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d04a      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a65      	ldr	r2, [pc, #404]	@ (8001514 <HAL_DMA_Init+0x1bc>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d045      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a63      	ldr	r2, [pc, #396]	@ (8001518 <HAL_DMA_Init+0x1c0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d040      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a62      	ldr	r2, [pc, #392]	@ (800151c <HAL_DMA_Init+0x1c4>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d03b      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a60      	ldr	r2, [pc, #384]	@ (8001520 <HAL_DMA_Init+0x1c8>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d036      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001524 <HAL_DMA_Init+0x1cc>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d031      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001528 <HAL_DMA_Init+0x1d0>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d02c      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a5c      	ldr	r2, [pc, #368]	@ (800152c <HAL_DMA_Init+0x1d4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d027      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001530 <HAL_DMA_Init+0x1d8>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d022      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a59      	ldr	r2, [pc, #356]	@ (8001534 <HAL_DMA_Init+0x1dc>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d01d      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a57      	ldr	r2, [pc, #348]	@ (8001538 <HAL_DMA_Init+0x1e0>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d018      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a56      	ldr	r2, [pc, #344]	@ (800153c <HAL_DMA_Init+0x1e4>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d013      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a54      	ldr	r2, [pc, #336]	@ (8001540 <HAL_DMA_Init+0x1e8>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d00e      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a53      	ldr	r2, [pc, #332]	@ (8001544 <HAL_DMA_Init+0x1ec>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d009      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a51      	ldr	r2, [pc, #324]	@ (8001548 <HAL_DMA_Init+0x1f0>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d004      	beq.n	8001410 <HAL_DMA_Init+0xb8>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a50      	ldr	r2, [pc, #320]	@ (800154c <HAL_DMA_Init+0x1f4>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d101      	bne.n	8001414 <HAL_DMA_Init+0xbc>
 8001410:	2301      	movs	r3, #1
 8001412:	e000      	b.n	8001416 <HAL_DMA_Init+0xbe>
 8001414:	2300      	movs	r3, #0
 8001416:	2b00      	cmp	r3, #0
 8001418:	f000 813b 	beq.w	8001692 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2202      	movs	r2, #2
 8001420:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a37      	ldr	r2, [pc, #220]	@ (8001510 <HAL_DMA_Init+0x1b8>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d04a      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a36      	ldr	r2, [pc, #216]	@ (8001514 <HAL_DMA_Init+0x1bc>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d045      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a34      	ldr	r2, [pc, #208]	@ (8001518 <HAL_DMA_Init+0x1c0>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d040      	beq.n	80014cc <HAL_DMA_Init+0x174>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a33      	ldr	r2, [pc, #204]	@ (800151c <HAL_DMA_Init+0x1c4>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d03b      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a31      	ldr	r2, [pc, #196]	@ (8001520 <HAL_DMA_Init+0x1c8>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d036      	beq.n	80014cc <HAL_DMA_Init+0x174>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a30      	ldr	r2, [pc, #192]	@ (8001524 <HAL_DMA_Init+0x1cc>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d031      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a2e      	ldr	r2, [pc, #184]	@ (8001528 <HAL_DMA_Init+0x1d0>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d02c      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a2d      	ldr	r2, [pc, #180]	@ (800152c <HAL_DMA_Init+0x1d4>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d027      	beq.n	80014cc <HAL_DMA_Init+0x174>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a2b      	ldr	r2, [pc, #172]	@ (8001530 <HAL_DMA_Init+0x1d8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d022      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a2a      	ldr	r2, [pc, #168]	@ (8001534 <HAL_DMA_Init+0x1dc>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d01d      	beq.n	80014cc <HAL_DMA_Init+0x174>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a28      	ldr	r2, [pc, #160]	@ (8001538 <HAL_DMA_Init+0x1e0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d018      	beq.n	80014cc <HAL_DMA_Init+0x174>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a27      	ldr	r2, [pc, #156]	@ (800153c <HAL_DMA_Init+0x1e4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d013      	beq.n	80014cc <HAL_DMA_Init+0x174>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a25      	ldr	r2, [pc, #148]	@ (8001540 <HAL_DMA_Init+0x1e8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d00e      	beq.n	80014cc <HAL_DMA_Init+0x174>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a24      	ldr	r2, [pc, #144]	@ (8001544 <HAL_DMA_Init+0x1ec>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d009      	beq.n	80014cc <HAL_DMA_Init+0x174>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a22      	ldr	r2, [pc, #136]	@ (8001548 <HAL_DMA_Init+0x1f0>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d004      	beq.n	80014cc <HAL_DMA_Init+0x174>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a21      	ldr	r2, [pc, #132]	@ (800154c <HAL_DMA_Init+0x1f4>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d108      	bne.n	80014de <HAL_DMA_Init+0x186>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f022 0201 	bic.w	r2, r2, #1
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	e007      	b.n	80014ee <HAL_DMA_Init+0x196>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f022 0201 	bic.w	r2, r2, #1
 80014ec:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80014ee:	e02f      	b.n	8001550 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014f0:	f7ff fd92 	bl	8001018 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d928      	bls.n	8001550 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2220      	movs	r2, #32
 8001502:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2203      	movs	r2, #3
 8001508:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e246      	b.n	800199e <HAL_DMA_Init+0x646>
 8001510:	40020010 	.word	0x40020010
 8001514:	40020028 	.word	0x40020028
 8001518:	40020040 	.word	0x40020040
 800151c:	40020058 	.word	0x40020058
 8001520:	40020070 	.word	0x40020070
 8001524:	40020088 	.word	0x40020088
 8001528:	400200a0 	.word	0x400200a0
 800152c:	400200b8 	.word	0x400200b8
 8001530:	40020410 	.word	0x40020410
 8001534:	40020428 	.word	0x40020428
 8001538:	40020440 	.word	0x40020440
 800153c:	40020458 	.word	0x40020458
 8001540:	40020470 	.word	0x40020470
 8001544:	40020488 	.word	0x40020488
 8001548:	400204a0 	.word	0x400204a0
 800154c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1c8      	bne.n	80014f0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4b83      	ldr	r3, [pc, #524]	@ (8001778 <HAL_DMA_Init+0x420>)
 800156a:	4013      	ands	r3, r2
 800156c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001576:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	691b      	ldr	r3, [r3, #16]
 800157c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001582:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800158e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	4313      	orrs	r3, r2
 800159a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d107      	bne.n	80015b4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ac:	4313      	orrs	r3, r2
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80015b4:	4b71      	ldr	r3, [pc, #452]	@ (800177c <HAL_DMA_Init+0x424>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b71      	ldr	r3, [pc, #452]	@ (8001780 <HAL_DMA_Init+0x428>)
 80015ba:	4013      	ands	r3, r2
 80015bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80015c0:	d328      	bcc.n	8001614 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b28      	cmp	r3, #40	@ 0x28
 80015c8:	d903      	bls.n	80015d2 <HAL_DMA_Init+0x27a>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80015d0:	d917      	bls.n	8001602 <HAL_DMA_Init+0x2aa>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80015d8:	d903      	bls.n	80015e2 <HAL_DMA_Init+0x28a>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b42      	cmp	r3, #66	@ 0x42
 80015e0:	d90f      	bls.n	8001602 <HAL_DMA_Init+0x2aa>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	2b46      	cmp	r3, #70	@ 0x46
 80015e8:	d903      	bls.n	80015f2 <HAL_DMA_Init+0x29a>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b48      	cmp	r3, #72	@ 0x48
 80015f0:	d907      	bls.n	8001602 <HAL_DMA_Init+0x2aa>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2b4e      	cmp	r3, #78	@ 0x4e
 80015f8:	d905      	bls.n	8001606 <HAL_DMA_Init+0x2ae>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b52      	cmp	r3, #82	@ 0x52
 8001600:	d801      	bhi.n	8001606 <HAL_DMA_Init+0x2ae>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <HAL_DMA_Init+0x2b0>
 8001606:	2300      	movs	r3, #0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d003      	beq.n	8001614 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001612:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	697a      	ldr	r2, [r7, #20]
 800161a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f023 0307 	bic.w	r3, r3, #7
 800162a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	4313      	orrs	r3, r2
 8001634:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800163a:	2b04      	cmp	r3, #4
 800163c:	d117      	bne.n	800166e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	4313      	orrs	r3, r2
 8001646:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164c:	2b00      	cmp	r3, #0
 800164e:	d00e      	beq.n	800166e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f001 f9b9 	bl	80029c8 <DMA_CheckFifoParam>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d008      	beq.n	800166e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2240      	movs	r2, #64	@ 0x40
 8001660:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2201      	movs	r2, #1
 8001666:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e197      	b.n	800199e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f001 f8f4 	bl	8002864 <DMA_CalcBaseAndBitshift>
 800167c:	4603      	mov	r3, r0
 800167e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001684:	f003 031f 	and.w	r3, r3, #31
 8001688:	223f      	movs	r2, #63	@ 0x3f
 800168a:	409a      	lsls	r2, r3
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	e0cd      	b.n	800182e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a3b      	ldr	r2, [pc, #236]	@ (8001784 <HAL_DMA_Init+0x42c>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d022      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a39      	ldr	r2, [pc, #228]	@ (8001788 <HAL_DMA_Init+0x430>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d01d      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a38      	ldr	r2, [pc, #224]	@ (800178c <HAL_DMA_Init+0x434>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d018      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a36      	ldr	r2, [pc, #216]	@ (8001790 <HAL_DMA_Init+0x438>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d013      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a35      	ldr	r2, [pc, #212]	@ (8001794 <HAL_DMA_Init+0x43c>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d00e      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a33      	ldr	r2, [pc, #204]	@ (8001798 <HAL_DMA_Init+0x440>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d009      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a32      	ldr	r2, [pc, #200]	@ (800179c <HAL_DMA_Init+0x444>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d004      	beq.n	80016e2 <HAL_DMA_Init+0x38a>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a30      	ldr	r2, [pc, #192]	@ (80017a0 <HAL_DMA_Init+0x448>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d101      	bne.n	80016e6 <HAL_DMA_Init+0x38e>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e000      	b.n	80016e8 <HAL_DMA_Init+0x390>
 80016e6:	2300      	movs	r3, #0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 8097 	beq.w	800181c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a24      	ldr	r2, [pc, #144]	@ (8001784 <HAL_DMA_Init+0x42c>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d021      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a22      	ldr	r2, [pc, #136]	@ (8001788 <HAL_DMA_Init+0x430>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d01c      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a21      	ldr	r2, [pc, #132]	@ (800178c <HAL_DMA_Init+0x434>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d017      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a1f      	ldr	r2, [pc, #124]	@ (8001790 <HAL_DMA_Init+0x438>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d012      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a1e      	ldr	r2, [pc, #120]	@ (8001794 <HAL_DMA_Init+0x43c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d00d      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a1c      	ldr	r2, [pc, #112]	@ (8001798 <HAL_DMA_Init+0x440>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d008      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a1b      	ldr	r2, [pc, #108]	@ (800179c <HAL_DMA_Init+0x444>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d003      	beq.n	800173c <HAL_DMA_Init+0x3e4>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a19      	ldr	r2, [pc, #100]	@ (80017a0 <HAL_DMA_Init+0x448>)
 800173a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2202      	movs	r2, #2
 8001740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <HAL_DMA_Init+0x44c>)
 8001758:	4013      	ands	r3, r2
 800175a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b40      	cmp	r3, #64	@ 0x40
 8001762:	d021      	beq.n	80017a8 <HAL_DMA_Init+0x450>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	2b80      	cmp	r3, #128	@ 0x80
 800176a:	d102      	bne.n	8001772 <HAL_DMA_Init+0x41a>
 800176c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001770:	e01b      	b.n	80017aa <HAL_DMA_Init+0x452>
 8001772:	2300      	movs	r3, #0
 8001774:	e019      	b.n	80017aa <HAL_DMA_Init+0x452>
 8001776:	bf00      	nop
 8001778:	fe10803f 	.word	0xfe10803f
 800177c:	5c001000 	.word	0x5c001000
 8001780:	ffff0000 	.word	0xffff0000
 8001784:	58025408 	.word	0x58025408
 8001788:	5802541c 	.word	0x5802541c
 800178c:	58025430 	.word	0x58025430
 8001790:	58025444 	.word	0x58025444
 8001794:	58025458 	.word	0x58025458
 8001798:	5802546c 	.word	0x5802546c
 800179c:	58025480 	.word	0x58025480
 80017a0:	58025494 	.word	0x58025494
 80017a4:	fffe000f 	.word	0xfffe000f
 80017a8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	68d2      	ldr	r2, [r2, #12]
 80017ae:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80017b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80017b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80017c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80017c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80017d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80017d8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	4313      	orrs	r3, r2
 80017de:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	461a      	mov	r2, r3
 80017ee:	4b6e      	ldr	r3, [pc, #440]	@ (80019a8 <HAL_DMA_Init+0x650>)
 80017f0:	4413      	add	r3, r2
 80017f2:	4a6e      	ldr	r2, [pc, #440]	@ (80019ac <HAL_DMA_Init+0x654>)
 80017f4:	fba2 2303 	umull	r2, r3, r2, r3
 80017f8:	091b      	lsrs	r3, r3, #4
 80017fa:	009a      	lsls	r2, r3, #2
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f001 f82f 	bl	8002864 <DMA_CalcBaseAndBitshift>
 8001806:	4603      	mov	r3, r0
 8001808:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800180e:	f003 031f 	and.w	r3, r3, #31
 8001812:	2201      	movs	r2, #1
 8001814:	409a      	lsls	r2, r3
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	e008      	b.n	800182e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2240      	movs	r2, #64	@ 0x40
 8001820:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2203      	movs	r2, #3
 8001826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0b7      	b.n	800199e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a5f      	ldr	r2, [pc, #380]	@ (80019b0 <HAL_DMA_Init+0x658>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d072      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a5d      	ldr	r2, [pc, #372]	@ (80019b4 <HAL_DMA_Init+0x65c>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d06d      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a5c      	ldr	r2, [pc, #368]	@ (80019b8 <HAL_DMA_Init+0x660>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d068      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a5a      	ldr	r2, [pc, #360]	@ (80019bc <HAL_DMA_Init+0x664>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d063      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a59      	ldr	r2, [pc, #356]	@ (80019c0 <HAL_DMA_Init+0x668>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d05e      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a57      	ldr	r2, [pc, #348]	@ (80019c4 <HAL_DMA_Init+0x66c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d059      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a56      	ldr	r2, [pc, #344]	@ (80019c8 <HAL_DMA_Init+0x670>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d054      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a54      	ldr	r2, [pc, #336]	@ (80019cc <HAL_DMA_Init+0x674>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d04f      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a53      	ldr	r2, [pc, #332]	@ (80019d0 <HAL_DMA_Init+0x678>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d04a      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a51      	ldr	r2, [pc, #324]	@ (80019d4 <HAL_DMA_Init+0x67c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d045      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a50      	ldr	r2, [pc, #320]	@ (80019d8 <HAL_DMA_Init+0x680>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d040      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a4e      	ldr	r2, [pc, #312]	@ (80019dc <HAL_DMA_Init+0x684>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d03b      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a4d      	ldr	r2, [pc, #308]	@ (80019e0 <HAL_DMA_Init+0x688>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d036      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a4b      	ldr	r2, [pc, #300]	@ (80019e4 <HAL_DMA_Init+0x68c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d031      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a4a      	ldr	r2, [pc, #296]	@ (80019e8 <HAL_DMA_Init+0x690>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d02c      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a48      	ldr	r2, [pc, #288]	@ (80019ec <HAL_DMA_Init+0x694>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d027      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a47      	ldr	r2, [pc, #284]	@ (80019f0 <HAL_DMA_Init+0x698>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d022      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a45      	ldr	r2, [pc, #276]	@ (80019f4 <HAL_DMA_Init+0x69c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d01d      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a44      	ldr	r2, [pc, #272]	@ (80019f8 <HAL_DMA_Init+0x6a0>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d018      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a42      	ldr	r2, [pc, #264]	@ (80019fc <HAL_DMA_Init+0x6a4>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d013      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a41      	ldr	r2, [pc, #260]	@ (8001a00 <HAL_DMA_Init+0x6a8>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d00e      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a3f      	ldr	r2, [pc, #252]	@ (8001a04 <HAL_DMA_Init+0x6ac>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d009      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a08 <HAL_DMA_Init+0x6b0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d004      	beq.n	800191e <HAL_DMA_Init+0x5c6>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a3c      	ldr	r2, [pc, #240]	@ (8001a0c <HAL_DMA_Init+0x6b4>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d101      	bne.n	8001922 <HAL_DMA_Init+0x5ca>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <HAL_DMA_Init+0x5cc>
 8001922:	2300      	movs	r3, #0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d032      	beq.n	800198e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f001 f8c9 	bl	8002ac0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b80      	cmp	r3, #128	@ 0x80
 8001934:	d102      	bne.n	800193c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001950:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d010      	beq.n	800197c <HAL_DMA_Init+0x624>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b08      	cmp	r3, #8
 8001960:	d80c      	bhi.n	800197c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f001 f946 	bl	8002bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	e008      	b.n	800198e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	a7fdabf8 	.word	0xa7fdabf8
 80019ac:	cccccccd 	.word	0xcccccccd
 80019b0:	40020010 	.word	0x40020010
 80019b4:	40020028 	.word	0x40020028
 80019b8:	40020040 	.word	0x40020040
 80019bc:	40020058 	.word	0x40020058
 80019c0:	40020070 	.word	0x40020070
 80019c4:	40020088 	.word	0x40020088
 80019c8:	400200a0 	.word	0x400200a0
 80019cc:	400200b8 	.word	0x400200b8
 80019d0:	40020410 	.word	0x40020410
 80019d4:	40020428 	.word	0x40020428
 80019d8:	40020440 	.word	0x40020440
 80019dc:	40020458 	.word	0x40020458
 80019e0:	40020470 	.word	0x40020470
 80019e4:	40020488 	.word	0x40020488
 80019e8:	400204a0 	.word	0x400204a0
 80019ec:	400204b8 	.word	0x400204b8
 80019f0:	58025408 	.word	0x58025408
 80019f4:	5802541c 	.word	0x5802541c
 80019f8:	58025430 	.word	0x58025430
 80019fc:	58025444 	.word	0x58025444
 8001a00:	58025458 	.word	0x58025458
 8001a04:	5802546c 	.word	0x5802546c
 8001a08:	58025480 	.word	0x58025480
 8001a0c:	58025494 	.word	0x58025494

08001a10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a1c:	4b67      	ldr	r3, [pc, #412]	@ (8001bbc <HAL_DMA_IRQHandler+0x1ac>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a67      	ldr	r2, [pc, #412]	@ (8001bc0 <HAL_DMA_IRQHandler+0x1b0>)
 8001a22:	fba2 2303 	umull	r2, r3, r2, r3
 8001a26:	0a9b      	lsrs	r3, r3, #10
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a34:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a5f      	ldr	r2, [pc, #380]	@ (8001bc4 <HAL_DMA_IRQHandler+0x1b4>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d04a      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a5d      	ldr	r2, [pc, #372]	@ (8001bc8 <HAL_DMA_IRQHandler+0x1b8>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d045      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a5c      	ldr	r2, [pc, #368]	@ (8001bcc <HAL_DMA_IRQHandler+0x1bc>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d040      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a5a      	ldr	r2, [pc, #360]	@ (8001bd0 <HAL_DMA_IRQHandler+0x1c0>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d03b      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a59      	ldr	r2, [pc, #356]	@ (8001bd4 <HAL_DMA_IRQHandler+0x1c4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d036      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a57      	ldr	r2, [pc, #348]	@ (8001bd8 <HAL_DMA_IRQHandler+0x1c8>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d031      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a56      	ldr	r2, [pc, #344]	@ (8001bdc <HAL_DMA_IRQHandler+0x1cc>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d02c      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a54      	ldr	r2, [pc, #336]	@ (8001be0 <HAL_DMA_IRQHandler+0x1d0>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d027      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a53      	ldr	r2, [pc, #332]	@ (8001be4 <HAL_DMA_IRQHandler+0x1d4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d022      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a51      	ldr	r2, [pc, #324]	@ (8001be8 <HAL_DMA_IRQHandler+0x1d8>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d01d      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a50      	ldr	r2, [pc, #320]	@ (8001bec <HAL_DMA_IRQHandler+0x1dc>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d018      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a4e      	ldr	r2, [pc, #312]	@ (8001bf0 <HAL_DMA_IRQHandler+0x1e0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d013      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a4d      	ldr	r2, [pc, #308]	@ (8001bf4 <HAL_DMA_IRQHandler+0x1e4>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d00e      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a4b      	ldr	r2, [pc, #300]	@ (8001bf8 <HAL_DMA_IRQHandler+0x1e8>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d009      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a4a      	ldr	r2, [pc, #296]	@ (8001bfc <HAL_DMA_IRQHandler+0x1ec>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d004      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0xd2>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a48      	ldr	r2, [pc, #288]	@ (8001c00 <HAL_DMA_IRQHandler+0x1f0>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d101      	bne.n	8001ae6 <HAL_DMA_IRQHandler+0xd6>
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e000      	b.n	8001ae8 <HAL_DMA_IRQHandler+0xd8>
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f000 842b 	beq.w	8002344 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af2:	f003 031f 	and.w	r3, r3, #31
 8001af6:	2208      	movs	r2, #8
 8001af8:	409a      	lsls	r2, r3
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 80a2 	beq.w	8001c48 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a2e      	ldr	r2, [pc, #184]	@ (8001bc4 <HAL_DMA_IRQHandler+0x1b4>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d04a      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a2d      	ldr	r2, [pc, #180]	@ (8001bc8 <HAL_DMA_IRQHandler+0x1b8>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d045      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8001bcc <HAL_DMA_IRQHandler+0x1bc>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d040      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd0 <HAL_DMA_IRQHandler+0x1c0>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d03b      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a28      	ldr	r2, [pc, #160]	@ (8001bd4 <HAL_DMA_IRQHandler+0x1c4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d036      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a27      	ldr	r2, [pc, #156]	@ (8001bd8 <HAL_DMA_IRQHandler+0x1c8>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d031      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a25      	ldr	r2, [pc, #148]	@ (8001bdc <HAL_DMA_IRQHandler+0x1cc>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d02c      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a24      	ldr	r2, [pc, #144]	@ (8001be0 <HAL_DMA_IRQHandler+0x1d0>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d027      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a22      	ldr	r2, [pc, #136]	@ (8001be4 <HAL_DMA_IRQHandler+0x1d4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d022      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a21      	ldr	r2, [pc, #132]	@ (8001be8 <HAL_DMA_IRQHandler+0x1d8>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d01d      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001bec <HAL_DMA_IRQHandler+0x1dc>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d018      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf0 <HAL_DMA_IRQHandler+0x1e0>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d013      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf4 <HAL_DMA_IRQHandler+0x1e4>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d00e      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf8 <HAL_DMA_IRQHandler+0x1e8>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d009      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a19      	ldr	r2, [pc, #100]	@ (8001bfc <HAL_DMA_IRQHandler+0x1ec>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d004      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x194>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a18      	ldr	r2, [pc, #96]	@ (8001c00 <HAL_DMA_IRQHandler+0x1f0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d12f      	bne.n	8001c04 <HAL_DMA_IRQHandler+0x1f4>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	bf14      	ite	ne
 8001bb2:	2301      	movne	r3, #1
 8001bb4:	2300      	moveq	r3, #0
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	e02e      	b.n	8001c18 <HAL_DMA_IRQHandler+0x208>
 8001bba:	bf00      	nop
 8001bbc:	24000000 	.word	0x24000000
 8001bc0:	1b4e81b5 	.word	0x1b4e81b5
 8001bc4:	40020010 	.word	0x40020010
 8001bc8:	40020028 	.word	0x40020028
 8001bcc:	40020040 	.word	0x40020040
 8001bd0:	40020058 	.word	0x40020058
 8001bd4:	40020070 	.word	0x40020070
 8001bd8:	40020088 	.word	0x40020088
 8001bdc:	400200a0 	.word	0x400200a0
 8001be0:	400200b8 	.word	0x400200b8
 8001be4:	40020410 	.word	0x40020410
 8001be8:	40020428 	.word	0x40020428
 8001bec:	40020440 	.word	0x40020440
 8001bf0:	40020458 	.word	0x40020458
 8001bf4:	40020470 	.word	0x40020470
 8001bf8:	40020488 	.word	0x40020488
 8001bfc:	400204a0 	.word	0x400204a0
 8001c00:	400204b8 	.word	0x400204b8
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	bf14      	ite	ne
 8001c12:	2301      	movne	r3, #1
 8001c14:	2300      	moveq	r3, #0
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d015      	beq.n	8001c48 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 0204 	bic.w	r2, r2, #4
 8001c2a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	2208      	movs	r2, #8
 8001c36:	409a      	lsls	r2, r3
 8001c38:	6a3b      	ldr	r3, [r7, #32]
 8001c3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c40:	f043 0201 	orr.w	r2, r3, #1
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c4c:	f003 031f 	and.w	r3, r3, #31
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	fa22 f303 	lsr.w	r3, r2, r3
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d06e      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a69      	ldr	r2, [pc, #420]	@ (8001e08 <HAL_DMA_IRQHandler+0x3f8>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d04a      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a67      	ldr	r2, [pc, #412]	@ (8001e0c <HAL_DMA_IRQHandler+0x3fc>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d045      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a66      	ldr	r2, [pc, #408]	@ (8001e10 <HAL_DMA_IRQHandler+0x400>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d040      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a64      	ldr	r2, [pc, #400]	@ (8001e14 <HAL_DMA_IRQHandler+0x404>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d03b      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a63      	ldr	r2, [pc, #396]	@ (8001e18 <HAL_DMA_IRQHandler+0x408>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d036      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a61      	ldr	r2, [pc, #388]	@ (8001e1c <HAL_DMA_IRQHandler+0x40c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d031      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a60      	ldr	r2, [pc, #384]	@ (8001e20 <HAL_DMA_IRQHandler+0x410>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d02c      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a5e      	ldr	r2, [pc, #376]	@ (8001e24 <HAL_DMA_IRQHandler+0x414>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d027      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a5d      	ldr	r2, [pc, #372]	@ (8001e28 <HAL_DMA_IRQHandler+0x418>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d022      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a5b      	ldr	r2, [pc, #364]	@ (8001e2c <HAL_DMA_IRQHandler+0x41c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d01d      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a5a      	ldr	r2, [pc, #360]	@ (8001e30 <HAL_DMA_IRQHandler+0x420>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d018      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a58      	ldr	r2, [pc, #352]	@ (8001e34 <HAL_DMA_IRQHandler+0x424>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a57      	ldr	r2, [pc, #348]	@ (8001e38 <HAL_DMA_IRQHandler+0x428>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d00e      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a55      	ldr	r2, [pc, #340]	@ (8001e3c <HAL_DMA_IRQHandler+0x42c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d009      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a54      	ldr	r2, [pc, #336]	@ (8001e40 <HAL_DMA_IRQHandler+0x430>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d004      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x2ee>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a52      	ldr	r2, [pc, #328]	@ (8001e44 <HAL_DMA_IRQHandler+0x434>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d10a      	bne.n	8001d14 <HAL_DMA_IRQHandler+0x304>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	bf14      	ite	ne
 8001d0c:	2301      	movne	r3, #1
 8001d0e:	2300      	moveq	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	e003      	b.n	8001d1c <HAL_DMA_IRQHandler+0x30c>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00d      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d24:	f003 031f 	and.w	r3, r3, #31
 8001d28:	2201      	movs	r2, #1
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	6a3b      	ldr	r3, [r7, #32]
 8001d2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d34:	f043 0202 	orr.w	r2, r3, #2
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d40:	f003 031f 	and.w	r3, r3, #31
 8001d44:	2204      	movs	r2, #4
 8001d46:	409a      	lsls	r2, r3
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f000 808f 	beq.w	8001e70 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a2c      	ldr	r2, [pc, #176]	@ (8001e08 <HAL_DMA_IRQHandler+0x3f8>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d04a      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a2a      	ldr	r2, [pc, #168]	@ (8001e0c <HAL_DMA_IRQHandler+0x3fc>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d045      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a29      	ldr	r2, [pc, #164]	@ (8001e10 <HAL_DMA_IRQHandler+0x400>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d040      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a27      	ldr	r2, [pc, #156]	@ (8001e14 <HAL_DMA_IRQHandler+0x404>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d03b      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a26      	ldr	r2, [pc, #152]	@ (8001e18 <HAL_DMA_IRQHandler+0x408>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d036      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a24      	ldr	r2, [pc, #144]	@ (8001e1c <HAL_DMA_IRQHandler+0x40c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d031      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a23      	ldr	r2, [pc, #140]	@ (8001e20 <HAL_DMA_IRQHandler+0x410>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d02c      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a21      	ldr	r2, [pc, #132]	@ (8001e24 <HAL_DMA_IRQHandler+0x414>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d027      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a20      	ldr	r2, [pc, #128]	@ (8001e28 <HAL_DMA_IRQHandler+0x418>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d022      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a1e      	ldr	r2, [pc, #120]	@ (8001e2c <HAL_DMA_IRQHandler+0x41c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d01d      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1d      	ldr	r2, [pc, #116]	@ (8001e30 <HAL_DMA_IRQHandler+0x420>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d018      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e34 <HAL_DMA_IRQHandler+0x424>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d013      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a1a      	ldr	r2, [pc, #104]	@ (8001e38 <HAL_DMA_IRQHandler+0x428>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d00e      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a18      	ldr	r2, [pc, #96]	@ (8001e3c <HAL_DMA_IRQHandler+0x42c>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d009      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a17      	ldr	r2, [pc, #92]	@ (8001e40 <HAL_DMA_IRQHandler+0x430>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d004      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x3e2>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a15      	ldr	r2, [pc, #84]	@ (8001e44 <HAL_DMA_IRQHandler+0x434>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d12a      	bne.n	8001e48 <HAL_DMA_IRQHandler+0x438>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	bf14      	ite	ne
 8001e00:	2301      	movne	r3, #1
 8001e02:	2300      	moveq	r3, #0
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	e023      	b.n	8001e50 <HAL_DMA_IRQHandler+0x440>
 8001e08:	40020010 	.word	0x40020010
 8001e0c:	40020028 	.word	0x40020028
 8001e10:	40020040 	.word	0x40020040
 8001e14:	40020058 	.word	0x40020058
 8001e18:	40020070 	.word	0x40020070
 8001e1c:	40020088 	.word	0x40020088
 8001e20:	400200a0 	.word	0x400200a0
 8001e24:	400200b8 	.word	0x400200b8
 8001e28:	40020410 	.word	0x40020410
 8001e2c:	40020428 	.word	0x40020428
 8001e30:	40020440 	.word	0x40020440
 8001e34:	40020458 	.word	0x40020458
 8001e38:	40020470 	.word	0x40020470
 8001e3c:	40020488 	.word	0x40020488
 8001e40:	400204a0 	.word	0x400204a0
 8001e44:	400204b8 	.word	0x400204b8
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d00d      	beq.n	8001e70 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e58:	f003 031f 	and.w	r3, r3, #31
 8001e5c:	2204      	movs	r2, #4
 8001e5e:	409a      	lsls	r2, r3
 8001e60:	6a3b      	ldr	r3, [r7, #32]
 8001e62:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e68:	f043 0204 	orr.w	r2, r3, #4
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e74:	f003 031f 	and.w	r3, r3, #31
 8001e78:	2210      	movs	r2, #16
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 80a6 	beq.w	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a85      	ldr	r2, [pc, #532]	@ (80020a0 <HAL_DMA_IRQHandler+0x690>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d04a      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a83      	ldr	r2, [pc, #524]	@ (80020a4 <HAL_DMA_IRQHandler+0x694>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d045      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a82      	ldr	r2, [pc, #520]	@ (80020a8 <HAL_DMA_IRQHandler+0x698>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d040      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a80      	ldr	r2, [pc, #512]	@ (80020ac <HAL_DMA_IRQHandler+0x69c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d03b      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a7f      	ldr	r2, [pc, #508]	@ (80020b0 <HAL_DMA_IRQHandler+0x6a0>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d036      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a7d      	ldr	r2, [pc, #500]	@ (80020b4 <HAL_DMA_IRQHandler+0x6a4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d031      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a7c      	ldr	r2, [pc, #496]	@ (80020b8 <HAL_DMA_IRQHandler+0x6a8>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d02c      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a7a      	ldr	r2, [pc, #488]	@ (80020bc <HAL_DMA_IRQHandler+0x6ac>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d027      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a79      	ldr	r2, [pc, #484]	@ (80020c0 <HAL_DMA_IRQHandler+0x6b0>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d022      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a77      	ldr	r2, [pc, #476]	@ (80020c4 <HAL_DMA_IRQHandler+0x6b4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d01d      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a76      	ldr	r2, [pc, #472]	@ (80020c8 <HAL_DMA_IRQHandler+0x6b8>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d018      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a74      	ldr	r2, [pc, #464]	@ (80020cc <HAL_DMA_IRQHandler+0x6bc>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d013      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a73      	ldr	r2, [pc, #460]	@ (80020d0 <HAL_DMA_IRQHandler+0x6c0>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d00e      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a71      	ldr	r2, [pc, #452]	@ (80020d4 <HAL_DMA_IRQHandler+0x6c4>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d009      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a70      	ldr	r2, [pc, #448]	@ (80020d8 <HAL_DMA_IRQHandler+0x6c8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d004      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x516>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a6e      	ldr	r2, [pc, #440]	@ (80020dc <HAL_DMA_IRQHandler+0x6cc>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d10a      	bne.n	8001f3c <HAL_DMA_IRQHandler+0x52c>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	bf14      	ite	ne
 8001f34:	2301      	movne	r3, #1
 8001f36:	2300      	moveq	r3, #0
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	e009      	b.n	8001f50 <HAL_DMA_IRQHandler+0x540>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	bf14      	ite	ne
 8001f4a:	2301      	movne	r3, #1
 8001f4c:	2300      	moveq	r3, #0
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d03e      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f58:	f003 031f 	and.w	r3, r3, #31
 8001f5c:	2210      	movs	r2, #16
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	6a3b      	ldr	r3, [r7, #32]
 8001f62:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d018      	beq.n	8001fa4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d108      	bne.n	8001f92 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d024      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	4798      	blx	r3
 8001f90:	e01f      	b.n	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d01b      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	4798      	blx	r3
 8001fa2:	e016      	b.n	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d107      	bne.n	8001fc2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 0208 	bic.w	r2, r2, #8
 8001fc0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd6:	f003 031f 	and.w	r3, r3, #31
 8001fda:	2220      	movs	r2, #32
 8001fdc:	409a      	lsls	r2, r3
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 8110 	beq.w	8002208 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a2c      	ldr	r2, [pc, #176]	@ (80020a0 <HAL_DMA_IRQHandler+0x690>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d04a      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80020a4 <HAL_DMA_IRQHandler+0x694>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d045      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a29      	ldr	r2, [pc, #164]	@ (80020a8 <HAL_DMA_IRQHandler+0x698>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d040      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a28      	ldr	r2, [pc, #160]	@ (80020ac <HAL_DMA_IRQHandler+0x69c>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d03b      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a26      	ldr	r2, [pc, #152]	@ (80020b0 <HAL_DMA_IRQHandler+0x6a0>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d036      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a25      	ldr	r2, [pc, #148]	@ (80020b4 <HAL_DMA_IRQHandler+0x6a4>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d031      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a23      	ldr	r2, [pc, #140]	@ (80020b8 <HAL_DMA_IRQHandler+0x6a8>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d02c      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a22      	ldr	r2, [pc, #136]	@ (80020bc <HAL_DMA_IRQHandler+0x6ac>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d027      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a20      	ldr	r2, [pc, #128]	@ (80020c0 <HAL_DMA_IRQHandler+0x6b0>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d022      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a1f      	ldr	r2, [pc, #124]	@ (80020c4 <HAL_DMA_IRQHandler+0x6b4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d01d      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a1d      	ldr	r2, [pc, #116]	@ (80020c8 <HAL_DMA_IRQHandler+0x6b8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d018      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a1c      	ldr	r2, [pc, #112]	@ (80020cc <HAL_DMA_IRQHandler+0x6bc>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d013      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a1a      	ldr	r2, [pc, #104]	@ (80020d0 <HAL_DMA_IRQHandler+0x6c0>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d00e      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a19      	ldr	r2, [pc, #100]	@ (80020d4 <HAL_DMA_IRQHandler+0x6c4>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d009      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a17      	ldr	r2, [pc, #92]	@ (80020d8 <HAL_DMA_IRQHandler+0x6c8>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d004      	beq.n	8002088 <HAL_DMA_IRQHandler+0x678>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a16      	ldr	r2, [pc, #88]	@ (80020dc <HAL_DMA_IRQHandler+0x6cc>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d12b      	bne.n	80020e0 <HAL_DMA_IRQHandler+0x6d0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0310 	and.w	r3, r3, #16
 8002092:	2b00      	cmp	r3, #0
 8002094:	bf14      	ite	ne
 8002096:	2301      	movne	r3, #1
 8002098:	2300      	moveq	r3, #0
 800209a:	b2db      	uxtb	r3, r3
 800209c:	e02a      	b.n	80020f4 <HAL_DMA_IRQHandler+0x6e4>
 800209e:	bf00      	nop
 80020a0:	40020010 	.word	0x40020010
 80020a4:	40020028 	.word	0x40020028
 80020a8:	40020040 	.word	0x40020040
 80020ac:	40020058 	.word	0x40020058
 80020b0:	40020070 	.word	0x40020070
 80020b4:	40020088 	.word	0x40020088
 80020b8:	400200a0 	.word	0x400200a0
 80020bc:	400200b8 	.word	0x400200b8
 80020c0:	40020410 	.word	0x40020410
 80020c4:	40020428 	.word	0x40020428
 80020c8:	40020440 	.word	0x40020440
 80020cc:	40020458 	.word	0x40020458
 80020d0:	40020470 	.word	0x40020470
 80020d4:	40020488 	.word	0x40020488
 80020d8:	400204a0 	.word	0x400204a0
 80020dc:	400204b8 	.word	0x400204b8
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	bf14      	ite	ne
 80020ee:	2301      	movne	r3, #1
 80020f0:	2300      	moveq	r3, #0
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 8087 	beq.w	8002208 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020fe:	f003 031f 	and.w	r3, r3, #31
 8002102:	2220      	movs	r2, #32
 8002104:	409a      	lsls	r2, r3
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b04      	cmp	r3, #4
 8002114:	d139      	bne.n	800218a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0216 	bic.w	r2, r2, #22
 8002124:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	695a      	ldr	r2, [r3, #20]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002134:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	d103      	bne.n	8002146 <HAL_DMA_IRQHandler+0x736>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0208 	bic.w	r2, r2, #8
 8002154:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800215a:	f003 031f 	and.w	r3, r3, #31
 800215e:	223f      	movs	r2, #63	@ 0x3f
 8002160:	409a      	lsls	r2, r3
 8002162:	6a3b      	ldr	r3, [r7, #32]
 8002164:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 834a 	beq.w	8002814 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	4798      	blx	r3
          }
          return;
 8002188:	e344      	b.n	8002814 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d018      	beq.n	80021ca <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d108      	bne.n	80021b8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d02c      	beq.n	8002208 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	4798      	blx	r3
 80021b6:	e027      	b.n	8002208 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d023      	beq.n	8002208 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	4798      	blx	r3
 80021c8:	e01e      	b.n	8002208 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10f      	bne.n	80021f8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0210 	bic.w	r2, r2, #16
 80021e6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d003      	beq.n	8002208 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 8306 	beq.w	800281e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	f000 8088 	beq.w	8002330 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2204      	movs	r2, #4
 8002224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a7a      	ldr	r2, [pc, #488]	@ (8002418 <HAL_DMA_IRQHandler+0xa08>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d04a      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a79      	ldr	r2, [pc, #484]	@ (800241c <HAL_DMA_IRQHandler+0xa0c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d045      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a77      	ldr	r2, [pc, #476]	@ (8002420 <HAL_DMA_IRQHandler+0xa10>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d040      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a76      	ldr	r2, [pc, #472]	@ (8002424 <HAL_DMA_IRQHandler+0xa14>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d03b      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a74      	ldr	r2, [pc, #464]	@ (8002428 <HAL_DMA_IRQHandler+0xa18>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d036      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a73      	ldr	r2, [pc, #460]	@ (800242c <HAL_DMA_IRQHandler+0xa1c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d031      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a71      	ldr	r2, [pc, #452]	@ (8002430 <HAL_DMA_IRQHandler+0xa20>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d02c      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a70      	ldr	r2, [pc, #448]	@ (8002434 <HAL_DMA_IRQHandler+0xa24>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d027      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a6e      	ldr	r2, [pc, #440]	@ (8002438 <HAL_DMA_IRQHandler+0xa28>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d022      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a6d      	ldr	r2, [pc, #436]	@ (800243c <HAL_DMA_IRQHandler+0xa2c>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d01d      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a6b      	ldr	r2, [pc, #428]	@ (8002440 <HAL_DMA_IRQHandler+0xa30>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d018      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a6a      	ldr	r2, [pc, #424]	@ (8002444 <HAL_DMA_IRQHandler+0xa34>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d013      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a68      	ldr	r2, [pc, #416]	@ (8002448 <HAL_DMA_IRQHandler+0xa38>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00e      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a67      	ldr	r2, [pc, #412]	@ (800244c <HAL_DMA_IRQHandler+0xa3c>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d009      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a65      	ldr	r2, [pc, #404]	@ (8002450 <HAL_DMA_IRQHandler+0xa40>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d004      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x8b8>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a64      	ldr	r2, [pc, #400]	@ (8002454 <HAL_DMA_IRQHandler+0xa44>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d108      	bne.n	80022da <HAL_DMA_IRQHandler+0x8ca>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f022 0201 	bic.w	r2, r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	e007      	b.n	80022ea <HAL_DMA_IRQHandler+0x8da>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 0201 	bic.w	r2, r2, #1
 80022e8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	3301      	adds	r3, #1
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d307      	bcc.n	8002306 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f2      	bne.n	80022ea <HAL_DMA_IRQHandler+0x8da>
 8002304:	e000      	b.n	8002308 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002306:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d004      	beq.n	8002320 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2203      	movs	r2, #3
 800231a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800231e:	e003      	b.n	8002328 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 8272 	beq.w	800281e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	4798      	blx	r3
 8002342:	e26c      	b.n	800281e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a43      	ldr	r2, [pc, #268]	@ (8002458 <HAL_DMA_IRQHandler+0xa48>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d022      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a42      	ldr	r2, [pc, #264]	@ (800245c <HAL_DMA_IRQHandler+0xa4c>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d01d      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a40      	ldr	r2, [pc, #256]	@ (8002460 <HAL_DMA_IRQHandler+0xa50>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d018      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a3f      	ldr	r2, [pc, #252]	@ (8002464 <HAL_DMA_IRQHandler+0xa54>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d013      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a3d      	ldr	r2, [pc, #244]	@ (8002468 <HAL_DMA_IRQHandler+0xa58>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d00e      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a3c      	ldr	r2, [pc, #240]	@ (800246c <HAL_DMA_IRQHandler+0xa5c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d009      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a3a      	ldr	r2, [pc, #232]	@ (8002470 <HAL_DMA_IRQHandler+0xa60>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d004      	beq.n	8002394 <HAL_DMA_IRQHandler+0x984>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a39      	ldr	r2, [pc, #228]	@ (8002474 <HAL_DMA_IRQHandler+0xa64>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d101      	bne.n	8002398 <HAL_DMA_IRQHandler+0x988>
 8002394:	2301      	movs	r3, #1
 8002396:	e000      	b.n	800239a <HAL_DMA_IRQHandler+0x98a>
 8002398:	2300      	movs	r3, #0
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 823f 	beq.w	800281e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	f003 031f 	and.w	r3, r3, #31
 80023b0:	2204      	movs	r2, #4
 80023b2:	409a      	lsls	r2, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f000 80cd 	beq.w	8002558 <HAL_DMA_IRQHandler+0xb48>
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80c7 	beq.w	8002558 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ce:	f003 031f 	and.w	r3, r3, #31
 80023d2:	2204      	movs	r2, #4
 80023d4:	409a      	lsls	r2, r3
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d049      	beq.n	8002478 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d109      	bne.n	8002402 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 8210 	beq.w	8002818 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002400:	e20a      	b.n	8002818 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8206 	beq.w	8002818 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002414:	e200      	b.n	8002818 <HAL_DMA_IRQHandler+0xe08>
 8002416:	bf00      	nop
 8002418:	40020010 	.word	0x40020010
 800241c:	40020028 	.word	0x40020028
 8002420:	40020040 	.word	0x40020040
 8002424:	40020058 	.word	0x40020058
 8002428:	40020070 	.word	0x40020070
 800242c:	40020088 	.word	0x40020088
 8002430:	400200a0 	.word	0x400200a0
 8002434:	400200b8 	.word	0x400200b8
 8002438:	40020410 	.word	0x40020410
 800243c:	40020428 	.word	0x40020428
 8002440:	40020440 	.word	0x40020440
 8002444:	40020458 	.word	0x40020458
 8002448:	40020470 	.word	0x40020470
 800244c:	40020488 	.word	0x40020488
 8002450:	400204a0 	.word	0x400204a0
 8002454:	400204b8 	.word	0x400204b8
 8002458:	58025408 	.word	0x58025408
 800245c:	5802541c 	.word	0x5802541c
 8002460:	58025430 	.word	0x58025430
 8002464:	58025444 	.word	0x58025444
 8002468:	58025458 	.word	0x58025458
 800246c:	5802546c 	.word	0x5802546c
 8002470:	58025480 	.word	0x58025480
 8002474:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b00      	cmp	r3, #0
 8002480:	d160      	bne.n	8002544 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a7f      	ldr	r2, [pc, #508]	@ (8002684 <HAL_DMA_IRQHandler+0xc74>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d04a      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a7d      	ldr	r2, [pc, #500]	@ (8002688 <HAL_DMA_IRQHandler+0xc78>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d045      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a7c      	ldr	r2, [pc, #496]	@ (800268c <HAL_DMA_IRQHandler+0xc7c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d040      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a7a      	ldr	r2, [pc, #488]	@ (8002690 <HAL_DMA_IRQHandler+0xc80>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d03b      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a79      	ldr	r2, [pc, #484]	@ (8002694 <HAL_DMA_IRQHandler+0xc84>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d036      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a77      	ldr	r2, [pc, #476]	@ (8002698 <HAL_DMA_IRQHandler+0xc88>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d031      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a76      	ldr	r2, [pc, #472]	@ (800269c <HAL_DMA_IRQHandler+0xc8c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d02c      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a74      	ldr	r2, [pc, #464]	@ (80026a0 <HAL_DMA_IRQHandler+0xc90>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d027      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a73      	ldr	r2, [pc, #460]	@ (80026a4 <HAL_DMA_IRQHandler+0xc94>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d022      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a71      	ldr	r2, [pc, #452]	@ (80026a8 <HAL_DMA_IRQHandler+0xc98>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d01d      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a70      	ldr	r2, [pc, #448]	@ (80026ac <HAL_DMA_IRQHandler+0xc9c>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d018      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a6e      	ldr	r2, [pc, #440]	@ (80026b0 <HAL_DMA_IRQHandler+0xca0>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d013      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6d      	ldr	r2, [pc, #436]	@ (80026b4 <HAL_DMA_IRQHandler+0xca4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d00e      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a6b      	ldr	r2, [pc, #428]	@ (80026b8 <HAL_DMA_IRQHandler+0xca8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d009      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a6a      	ldr	r2, [pc, #424]	@ (80026bc <HAL_DMA_IRQHandler+0xcac>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d004      	beq.n	8002522 <HAL_DMA_IRQHandler+0xb12>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a68      	ldr	r2, [pc, #416]	@ (80026c0 <HAL_DMA_IRQHandler+0xcb0>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d108      	bne.n	8002534 <HAL_DMA_IRQHandler+0xb24>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 0208 	bic.w	r2, r2, #8
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	e007      	b.n	8002544 <HAL_DMA_IRQHandler+0xb34>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 0204 	bic.w	r2, r2, #4
 8002542:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	f000 8165 	beq.w	8002818 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002556:	e15f      	b.n	8002818 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800255c:	f003 031f 	and.w	r3, r3, #31
 8002560:	2202      	movs	r2, #2
 8002562:	409a      	lsls	r2, r3
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	4013      	ands	r3, r2
 8002568:	2b00      	cmp	r3, #0
 800256a:	f000 80c5 	beq.w	80026f8 <HAL_DMA_IRQHandler+0xce8>
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80bf 	beq.w	80026f8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	2202      	movs	r2, #2
 8002584:	409a      	lsls	r2, r3
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d018      	beq.n	80025c6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d109      	bne.n	80025b2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 813a 	beq.w	800281c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025b0:	e134      	b.n	800281c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f000 8130 	beq.w	800281c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025c4:	e12a      	b.n	800281c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	f003 0320 	and.w	r3, r3, #32
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f040 8089 	bne.w	80026e4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a2b      	ldr	r2, [pc, #172]	@ (8002684 <HAL_DMA_IRQHandler+0xc74>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d04a      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a29      	ldr	r2, [pc, #164]	@ (8002688 <HAL_DMA_IRQHandler+0xc78>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d045      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a28      	ldr	r2, [pc, #160]	@ (800268c <HAL_DMA_IRQHandler+0xc7c>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d040      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a26      	ldr	r2, [pc, #152]	@ (8002690 <HAL_DMA_IRQHandler+0xc80>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d03b      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a25      	ldr	r2, [pc, #148]	@ (8002694 <HAL_DMA_IRQHandler+0xc84>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d036      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a23      	ldr	r2, [pc, #140]	@ (8002698 <HAL_DMA_IRQHandler+0xc88>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d031      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a22      	ldr	r2, [pc, #136]	@ (800269c <HAL_DMA_IRQHandler+0xc8c>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d02c      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a20      	ldr	r2, [pc, #128]	@ (80026a0 <HAL_DMA_IRQHandler+0xc90>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d027      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a1f      	ldr	r2, [pc, #124]	@ (80026a4 <HAL_DMA_IRQHandler+0xc94>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d022      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a1d      	ldr	r2, [pc, #116]	@ (80026a8 <HAL_DMA_IRQHandler+0xc98>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d01d      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a1c      	ldr	r2, [pc, #112]	@ (80026ac <HAL_DMA_IRQHandler+0xc9c>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d018      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1a      	ldr	r2, [pc, #104]	@ (80026b0 <HAL_DMA_IRQHandler+0xca0>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d013      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a19      	ldr	r2, [pc, #100]	@ (80026b4 <HAL_DMA_IRQHandler+0xca4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00e      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a17      	ldr	r2, [pc, #92]	@ (80026b8 <HAL_DMA_IRQHandler+0xca8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d009      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a16      	ldr	r2, [pc, #88]	@ (80026bc <HAL_DMA_IRQHandler+0xcac>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d004      	beq.n	8002672 <HAL_DMA_IRQHandler+0xc62>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a14      	ldr	r2, [pc, #80]	@ (80026c0 <HAL_DMA_IRQHandler+0xcb0>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d128      	bne.n	80026c4 <HAL_DMA_IRQHandler+0xcb4>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 0214 	bic.w	r2, r2, #20
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	e027      	b.n	80026d4 <HAL_DMA_IRQHandler+0xcc4>
 8002684:	40020010 	.word	0x40020010
 8002688:	40020028 	.word	0x40020028
 800268c:	40020040 	.word	0x40020040
 8002690:	40020058 	.word	0x40020058
 8002694:	40020070 	.word	0x40020070
 8002698:	40020088 	.word	0x40020088
 800269c:	400200a0 	.word	0x400200a0
 80026a0:	400200b8 	.word	0x400200b8
 80026a4:	40020410 	.word	0x40020410
 80026a8:	40020428 	.word	0x40020428
 80026ac:	40020440 	.word	0x40020440
 80026b0:	40020458 	.word	0x40020458
 80026b4:	40020470 	.word	0x40020470
 80026b8:	40020488 	.word	0x40020488
 80026bc:	400204a0 	.word	0x400204a0
 80026c0:	400204b8 	.word	0x400204b8
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 020a 	bic.w	r2, r2, #10
 80026d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 8097 	beq.w	800281c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026f6:	e091      	b.n	800281c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	2208      	movs	r2, #8
 8002702:	409a      	lsls	r2, r3
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	4013      	ands	r3, r2
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 8088 	beq.w	800281e <HAL_DMA_IRQHandler+0xe0e>
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 8082 	beq.w	800281e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a41      	ldr	r2, [pc, #260]	@ (8002824 <HAL_DMA_IRQHandler+0xe14>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d04a      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a3f      	ldr	r2, [pc, #252]	@ (8002828 <HAL_DMA_IRQHandler+0xe18>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d045      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a3e      	ldr	r2, [pc, #248]	@ (800282c <HAL_DMA_IRQHandler+0xe1c>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d040      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a3c      	ldr	r2, [pc, #240]	@ (8002830 <HAL_DMA_IRQHandler+0xe20>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d03b      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a3b      	ldr	r2, [pc, #236]	@ (8002834 <HAL_DMA_IRQHandler+0xe24>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d036      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a39      	ldr	r2, [pc, #228]	@ (8002838 <HAL_DMA_IRQHandler+0xe28>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d031      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a38      	ldr	r2, [pc, #224]	@ (800283c <HAL_DMA_IRQHandler+0xe2c>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d02c      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a36      	ldr	r2, [pc, #216]	@ (8002840 <HAL_DMA_IRQHandler+0xe30>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d027      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a35      	ldr	r2, [pc, #212]	@ (8002844 <HAL_DMA_IRQHandler+0xe34>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d022      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a33      	ldr	r2, [pc, #204]	@ (8002848 <HAL_DMA_IRQHandler+0xe38>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d01d      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a32      	ldr	r2, [pc, #200]	@ (800284c <HAL_DMA_IRQHandler+0xe3c>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d018      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a30      	ldr	r2, [pc, #192]	@ (8002850 <HAL_DMA_IRQHandler+0xe40>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d013      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a2f      	ldr	r2, [pc, #188]	@ (8002854 <HAL_DMA_IRQHandler+0xe44>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d00e      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a2d      	ldr	r2, [pc, #180]	@ (8002858 <HAL_DMA_IRQHandler+0xe48>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d009      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a2c      	ldr	r2, [pc, #176]	@ (800285c <HAL_DMA_IRQHandler+0xe4c>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d004      	beq.n	80027ba <HAL_DMA_IRQHandler+0xdaa>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002860 <HAL_DMA_IRQHandler+0xe50>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d108      	bne.n	80027cc <HAL_DMA_IRQHandler+0xdbc>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 021c 	bic.w	r2, r2, #28
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	e007      	b.n	80027dc <HAL_DMA_IRQHandler+0xdcc>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 020e 	bic.w	r2, r2, #14
 80027da:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e0:	f003 031f 	and.w	r3, r3, #31
 80027e4:	2201      	movs	r2, #1
 80027e6:	409a      	lsls	r2, r3
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	4798      	blx	r3
 8002812:	e004      	b.n	800281e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002814:	bf00      	nop
 8002816:	e002      	b.n	800281e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002818:	bf00      	nop
 800281a:	e000      	b.n	800281e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800281c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800281e:	3728      	adds	r7, #40	@ 0x28
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40020010 	.word	0x40020010
 8002828:	40020028 	.word	0x40020028
 800282c:	40020040 	.word	0x40020040
 8002830:	40020058 	.word	0x40020058
 8002834:	40020070 	.word	0x40020070
 8002838:	40020088 	.word	0x40020088
 800283c:	400200a0 	.word	0x400200a0
 8002840:	400200b8 	.word	0x400200b8
 8002844:	40020410 	.word	0x40020410
 8002848:	40020428 	.word	0x40020428
 800284c:	40020440 	.word	0x40020440
 8002850:	40020458 	.word	0x40020458
 8002854:	40020470 	.word	0x40020470
 8002858:	40020488 	.word	0x40020488
 800285c:	400204a0 	.word	0x400204a0
 8002860:	400204b8 	.word	0x400204b8

08002864 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a42      	ldr	r2, [pc, #264]	@ (800297c <DMA_CalcBaseAndBitshift+0x118>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d04a      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a41      	ldr	r2, [pc, #260]	@ (8002980 <DMA_CalcBaseAndBitshift+0x11c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d045      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a3f      	ldr	r2, [pc, #252]	@ (8002984 <DMA_CalcBaseAndBitshift+0x120>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d040      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a3e      	ldr	r2, [pc, #248]	@ (8002988 <DMA_CalcBaseAndBitshift+0x124>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d03b      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a3c      	ldr	r2, [pc, #240]	@ (800298c <DMA_CalcBaseAndBitshift+0x128>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d036      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a3b      	ldr	r2, [pc, #236]	@ (8002990 <DMA_CalcBaseAndBitshift+0x12c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d031      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a39      	ldr	r2, [pc, #228]	@ (8002994 <DMA_CalcBaseAndBitshift+0x130>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d02c      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a38      	ldr	r2, [pc, #224]	@ (8002998 <DMA_CalcBaseAndBitshift+0x134>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d027      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a36      	ldr	r2, [pc, #216]	@ (800299c <DMA_CalcBaseAndBitshift+0x138>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d022      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a35      	ldr	r2, [pc, #212]	@ (80029a0 <DMA_CalcBaseAndBitshift+0x13c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d01d      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a33      	ldr	r2, [pc, #204]	@ (80029a4 <DMA_CalcBaseAndBitshift+0x140>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d018      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a32      	ldr	r2, [pc, #200]	@ (80029a8 <DMA_CalcBaseAndBitshift+0x144>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d013      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a30      	ldr	r2, [pc, #192]	@ (80029ac <DMA_CalcBaseAndBitshift+0x148>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d00e      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a2f      	ldr	r2, [pc, #188]	@ (80029b0 <DMA_CalcBaseAndBitshift+0x14c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d009      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a2d      	ldr	r2, [pc, #180]	@ (80029b4 <DMA_CalcBaseAndBitshift+0x150>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d004      	beq.n	800290c <DMA_CalcBaseAndBitshift+0xa8>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a2c      	ldr	r2, [pc, #176]	@ (80029b8 <DMA_CalcBaseAndBitshift+0x154>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d101      	bne.n	8002910 <DMA_CalcBaseAndBitshift+0xac>
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <DMA_CalcBaseAndBitshift+0xae>
 8002910:	2300      	movs	r3, #0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d024      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	3b10      	subs	r3, #16
 800291e:	4a27      	ldr	r2, [pc, #156]	@ (80029bc <DMA_CalcBaseAndBitshift+0x158>)
 8002920:	fba2 2303 	umull	r2, r3, r2, r3
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	4a24      	ldr	r2, [pc, #144]	@ (80029c0 <DMA_CalcBaseAndBitshift+0x15c>)
 8002930:	5cd3      	ldrb	r3, [r2, r3]
 8002932:	461a      	mov	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2b03      	cmp	r3, #3
 800293c:	d908      	bls.n	8002950 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	4b1f      	ldr	r3, [pc, #124]	@ (80029c4 <DMA_CalcBaseAndBitshift+0x160>)
 8002946:	4013      	ands	r3, r2
 8002948:	1d1a      	adds	r2, r3, #4
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	659a      	str	r2, [r3, #88]	@ 0x58
 800294e:	e00d      	b.n	800296c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b1b      	ldr	r3, [pc, #108]	@ (80029c4 <DMA_CalcBaseAndBitshift+0x160>)
 8002958:	4013      	ands	r3, r2
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6593      	str	r3, [r2, #88]	@ 0x58
 800295e:	e005      	b.n	800296c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002970:	4618      	mov	r0, r3
 8002972:	3714      	adds	r7, #20
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr
 800297c:	40020010 	.word	0x40020010
 8002980:	40020028 	.word	0x40020028
 8002984:	40020040 	.word	0x40020040
 8002988:	40020058 	.word	0x40020058
 800298c:	40020070 	.word	0x40020070
 8002990:	40020088 	.word	0x40020088
 8002994:	400200a0 	.word	0x400200a0
 8002998:	400200b8 	.word	0x400200b8
 800299c:	40020410 	.word	0x40020410
 80029a0:	40020428 	.word	0x40020428
 80029a4:	40020440 	.word	0x40020440
 80029a8:	40020458 	.word	0x40020458
 80029ac:	40020470 	.word	0x40020470
 80029b0:	40020488 	.word	0x40020488
 80029b4:	400204a0 	.word	0x400204a0
 80029b8:	400204b8 	.word	0x400204b8
 80029bc:	aaaaaaab 	.word	0xaaaaaaab
 80029c0:	0800a0a0 	.word	0x0800a0a0
 80029c4:	fffffc00 	.word	0xfffffc00

080029c8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d0:	2300      	movs	r3, #0
 80029d2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d120      	bne.n	8002a1e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e0:	2b03      	cmp	r3, #3
 80029e2:	d858      	bhi.n	8002a96 <DMA_CheckFifoParam+0xce>
 80029e4:	a201      	add	r2, pc, #4	@ (adr r2, 80029ec <DMA_CheckFifoParam+0x24>)
 80029e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ea:	bf00      	nop
 80029ec:	080029fd 	.word	0x080029fd
 80029f0:	08002a0f 	.word	0x08002a0f
 80029f4:	080029fd 	.word	0x080029fd
 80029f8:	08002a97 	.word	0x08002a97
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d048      	beq.n	8002a9a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002a0c:	e045      	b.n	8002a9a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a12:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a16:	d142      	bne.n	8002a9e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002a1c:	e03f      	b.n	8002a9e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a26:	d123      	bne.n	8002a70 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	d838      	bhi.n	8002aa2 <DMA_CheckFifoParam+0xda>
 8002a30:	a201      	add	r2, pc, #4	@ (adr r2, 8002a38 <DMA_CheckFifoParam+0x70>)
 8002a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a36:	bf00      	nop
 8002a38:	08002a49 	.word	0x08002a49
 8002a3c:	08002a4f 	.word	0x08002a4f
 8002a40:	08002a49 	.word	0x08002a49
 8002a44:	08002a61 	.word	0x08002a61
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	73fb      	strb	r3, [r7, #15]
        break;
 8002a4c:	e030      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d025      	beq.n	8002aa6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002a5e:	e022      	b.n	8002aa6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a64:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a68:	d11f      	bne.n	8002aaa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002a6e:	e01c      	b.n	8002aaa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d902      	bls.n	8002a7e <DMA_CheckFifoParam+0xb6>
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d003      	beq.n	8002a84 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002a7c:	e018      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	73fb      	strb	r3, [r7, #15]
        break;
 8002a82:	e015      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00e      	beq.n	8002aae <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	73fb      	strb	r3, [r7, #15]
    break;
 8002a94:	e00b      	b.n	8002aae <DMA_CheckFifoParam+0xe6>
        break;
 8002a96:	bf00      	nop
 8002a98:	e00a      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        break;
 8002a9a:	bf00      	nop
 8002a9c:	e008      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        break;
 8002a9e:	bf00      	nop
 8002aa0:	e006      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        break;
 8002aa2:	bf00      	nop
 8002aa4:	e004      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        break;
 8002aa6:	bf00      	nop
 8002aa8:	e002      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
        break;
 8002aaa:	bf00      	nop
 8002aac:	e000      	b.n	8002ab0 <DMA_CheckFifoParam+0xe8>
    break;
 8002aae:	bf00      	nop
    }
  }

  return status;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop

08002ac0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a38      	ldr	r2, [pc, #224]	@ (8002bb4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d022      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a36      	ldr	r2, [pc, #216]	@ (8002bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d01d      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a35      	ldr	r2, [pc, #212]	@ (8002bbc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d018      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a33      	ldr	r2, [pc, #204]	@ (8002bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d013      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a32      	ldr	r2, [pc, #200]	@ (8002bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00e      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a30      	ldr	r2, [pc, #192]	@ (8002bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d009      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d004      	beq.n	8002b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a2d      	ldr	r2, [pc, #180]	@ (8002bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d101      	bne.n	8002b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e000      	b.n	8002b24 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002b22:	2300      	movs	r3, #0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d01a      	beq.n	8002b5e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	3b08      	subs	r3, #8
 8002b30:	4a28      	ldr	r2, [pc, #160]	@ (8002bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	091b      	lsrs	r3, r3, #4
 8002b38:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	4b26      	ldr	r3, [pc, #152]	@ (8002bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002b3e:	4413      	add	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	461a      	mov	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a24      	ldr	r2, [pc, #144]	@ (8002bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002b4c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2201      	movs	r2, #1
 8002b56:	409a      	lsls	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002b5c:	e024      	b.n	8002ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	3b10      	subs	r3, #16
 8002b66:	4a1e      	ldr	r2, [pc, #120]	@ (8002be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	091b      	lsrs	r3, r3, #4
 8002b6e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	4a1c      	ldr	r2, [pc, #112]	@ (8002be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d806      	bhi.n	8002b86 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d902      	bls.n	8002b86 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	3308      	adds	r3, #8
 8002b84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4b18      	ldr	r3, [pc, #96]	@ (8002bec <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	461a      	mov	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a16      	ldr	r2, [pc, #88]	@ (8002bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8002b98:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f003 031f 	and.w	r3, r3, #31
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	409a      	lsls	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002ba8:	bf00      	nop
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	58025408 	.word	0x58025408
 8002bb8:	5802541c 	.word	0x5802541c
 8002bbc:	58025430 	.word	0x58025430
 8002bc0:	58025444 	.word	0x58025444
 8002bc4:	58025458 	.word	0x58025458
 8002bc8:	5802546c 	.word	0x5802546c
 8002bcc:	58025480 	.word	0x58025480
 8002bd0:	58025494 	.word	0x58025494
 8002bd4:	cccccccd 	.word	0xcccccccd
 8002bd8:	16009600 	.word	0x16009600
 8002bdc:	58025880 	.word	0x58025880
 8002be0:	aaaaaaab 	.word	0xaaaaaaab
 8002be4:	400204b8 	.word	0x400204b8
 8002be8:	4002040f 	.word	0x4002040f
 8002bec:	10008200 	.word	0x10008200
 8002bf0:	40020880 	.word	0x40020880

08002bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d04a      	beq.n	8002ca0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d847      	bhi.n	8002ca0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a25      	ldr	r2, [pc, #148]	@ (8002cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d022      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a24      	ldr	r2, [pc, #144]	@ (8002cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d01d      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a22      	ldr	r2, [pc, #136]	@ (8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d018      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a21      	ldr	r2, [pc, #132]	@ (8002cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d013      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00e      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d009      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d004      	beq.n	8002c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d101      	bne.n	8002c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8002c60:	2301      	movs	r3, #1
 8002c62:	e000      	b.n	8002c66 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8002c64:	2300      	movs	r3, #0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00a      	beq.n	8002c80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	4b17      	ldr	r3, [pc, #92]	@ (8002ccc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8002c6e:	4413      	add	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	461a      	mov	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a15      	ldr	r2, [pc, #84]	@ (8002cd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8002c7c:	671a      	str	r2, [r3, #112]	@ 0x70
 8002c7e:	e009      	b.n	8002c94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	4b14      	ldr	r3, [pc, #80]	@ (8002cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8002c84:	4413      	add	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	461a      	mov	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a11      	ldr	r2, [pc, #68]	@ (8002cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8002c92:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	2201      	movs	r2, #1
 8002c9a:	409a      	lsls	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8002ca0:	bf00      	nop
 8002ca2:	3714      	adds	r7, #20
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	58025408 	.word	0x58025408
 8002cb0:	5802541c 	.word	0x5802541c
 8002cb4:	58025430 	.word	0x58025430
 8002cb8:	58025444 	.word	0x58025444
 8002cbc:	58025458 	.word	0x58025458
 8002cc0:	5802546c 	.word	0x5802546c
 8002cc4:	58025480 	.word	0x58025480
 8002cc8:	58025494 	.word	0x58025494
 8002ccc:	1600963f 	.word	0x1600963f
 8002cd0:	58025940 	.word	0x58025940
 8002cd4:	1000823f 	.word	0x1000823f
 8002cd8:	40020940 	.word	0x40020940

08002cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b089      	sub	sp, #36	@ 0x24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002cea:	4b89      	ldr	r3, [pc, #548]	@ (8002f10 <HAL_GPIO_Init+0x234>)
 8002cec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002cee:	e194      	b.n	800301a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 8186 	beq.w	8003014 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d005      	beq.n	8002d20 <HAL_GPIO_Init+0x44>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0303 	and.w	r3, r3, #3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d130      	bne.n	8002d82 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d56:	2201      	movs	r2, #1
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4013      	ands	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	091b      	lsrs	r3, r3, #4
 8002d6c:	f003 0201 	and.w	r2, r3, #1
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d017      	beq.n	8002dbe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	2203      	movs	r2, #3
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4013      	ands	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d123      	bne.n	8002e12 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	08da      	lsrs	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3208      	adds	r2, #8
 8002dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	220f      	movs	r2, #15
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43db      	mvns	r3, r3
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4013      	ands	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	691a      	ldr	r2, [r3, #16]
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	08da      	lsrs	r2, r3, #3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3208      	adds	r2, #8
 8002e0c:	69b9      	ldr	r1, [r7, #24]
 8002e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	43db      	mvns	r3, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4013      	ands	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0203 	and.w	r2, r3, #3
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 80e0 	beq.w	8003014 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e54:	4b2f      	ldr	r3, [pc, #188]	@ (8002f14 <HAL_GPIO_Init+0x238>)
 8002e56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e5a:	4a2e      	ldr	r2, [pc, #184]	@ (8002f14 <HAL_GPIO_Init+0x238>)
 8002e5c:	f043 0302 	orr.w	r3, r3, #2
 8002e60:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002e64:	4b2b      	ldr	r3, [pc, #172]	@ (8002f14 <HAL_GPIO_Init+0x238>)
 8002e66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e72:	4a29      	ldr	r2, [pc, #164]	@ (8002f18 <HAL_GPIO_Init+0x23c>)
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	089b      	lsrs	r3, r3, #2
 8002e78:	3302      	adds	r3, #2
 8002e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	220f      	movs	r2, #15
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4013      	ands	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a20      	ldr	r2, [pc, #128]	@ (8002f1c <HAL_GPIO_Init+0x240>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d052      	beq.n	8002f44 <HAL_GPIO_Init+0x268>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a1f      	ldr	r2, [pc, #124]	@ (8002f20 <HAL_GPIO_Init+0x244>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d031      	beq.n	8002f0a <HAL_GPIO_Init+0x22e>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a1e      	ldr	r2, [pc, #120]	@ (8002f24 <HAL_GPIO_Init+0x248>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d02b      	beq.n	8002f06 <HAL_GPIO_Init+0x22a>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f28 <HAL_GPIO_Init+0x24c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d025      	beq.n	8002f02 <HAL_GPIO_Init+0x226>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a1c      	ldr	r2, [pc, #112]	@ (8002f2c <HAL_GPIO_Init+0x250>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d01f      	beq.n	8002efe <HAL_GPIO_Init+0x222>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8002f30 <HAL_GPIO_Init+0x254>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d019      	beq.n	8002efa <HAL_GPIO_Init+0x21e>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8002f34 <HAL_GPIO_Init+0x258>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d013      	beq.n	8002ef6 <HAL_GPIO_Init+0x21a>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a19      	ldr	r2, [pc, #100]	@ (8002f38 <HAL_GPIO_Init+0x25c>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d00d      	beq.n	8002ef2 <HAL_GPIO_Init+0x216>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a18      	ldr	r2, [pc, #96]	@ (8002f3c <HAL_GPIO_Init+0x260>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d007      	beq.n	8002eee <HAL_GPIO_Init+0x212>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a17      	ldr	r2, [pc, #92]	@ (8002f40 <HAL_GPIO_Init+0x264>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d101      	bne.n	8002eea <HAL_GPIO_Init+0x20e>
 8002ee6:	2309      	movs	r3, #9
 8002ee8:	e02d      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002eea:	230a      	movs	r3, #10
 8002eec:	e02b      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002eee:	2308      	movs	r3, #8
 8002ef0:	e029      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002ef2:	2307      	movs	r3, #7
 8002ef4:	e027      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002ef6:	2306      	movs	r3, #6
 8002ef8:	e025      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002efa:	2305      	movs	r3, #5
 8002efc:	e023      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002efe:	2304      	movs	r3, #4
 8002f00:	e021      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002f02:	2303      	movs	r3, #3
 8002f04:	e01f      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002f06:	2302      	movs	r3, #2
 8002f08:	e01d      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e01b      	b.n	8002f46 <HAL_GPIO_Init+0x26a>
 8002f0e:	bf00      	nop
 8002f10:	58000080 	.word	0x58000080
 8002f14:	58024400 	.word	0x58024400
 8002f18:	58000400 	.word	0x58000400
 8002f1c:	58020000 	.word	0x58020000
 8002f20:	58020400 	.word	0x58020400
 8002f24:	58020800 	.word	0x58020800
 8002f28:	58020c00 	.word	0x58020c00
 8002f2c:	58021000 	.word	0x58021000
 8002f30:	58021400 	.word	0x58021400
 8002f34:	58021800 	.word	0x58021800
 8002f38:	58021c00 	.word	0x58021c00
 8002f3c:	58022000 	.word	0x58022000
 8002f40:	58022400 	.word	0x58022400
 8002f44:	2300      	movs	r3, #0
 8002f46:	69fa      	ldr	r2, [r7, #28]
 8002f48:	f002 0203 	and.w	r2, r2, #3
 8002f4c:	0092      	lsls	r2, r2, #2
 8002f4e:	4093      	lsls	r3, r2
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f56:	4938      	ldr	r1, [pc, #224]	@ (8003038 <HAL_GPIO_Init+0x35c>)
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	089b      	lsrs	r3, r3, #2
 8002f5c:	3302      	adds	r3, #2
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002f92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d003      	beq.n	8002fb8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002fb8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	3301      	adds	r3, #1
 8003018:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	f47f ae63 	bne.w	8002cf0 <HAL_GPIO_Init+0x14>
  }
}
 800302a:	bf00      	nop
 800302c:	bf00      	nop
 800302e:	3724      	adds	r7, #36	@ 0x24
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	58000400 	.word	0x58000400

0800303c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e10d      	b.n	800326a <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fd fcd4 	bl	8000a10 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b01      	cmp	r3, #1
 800307c:	d107      	bne.n	800308e <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0201 	bic.w	r2, r2, #1
 800308c:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2200      	movs	r2, #0
 8003094:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b04      	cmp	r3, #4
 800309c:	d008      	beq.n	80030b0 <HAL_I2S_Init+0x74>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b06      	cmp	r3, #6
 80030a4:	d004      	beq.n	80030b0 <HAL_I2S_Init+0x74>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b0a      	cmp	r3, #10
 80030ac:	f040 8087 	bne.w	80031be <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d05a      	beq.n	800316e <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d002      	beq.n	80030c6 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 80030c0:	2302      	movs	r3, #2
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	e001      	b.n	80030ca <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 80030c6:	2301      	movs	r3, #1
 80030c8:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2b30      	cmp	r3, #48	@ 0x30
 80030d0:	d003      	beq.n	80030da <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80030d6:	2bb0      	cmp	r3, #176	@ 0xb0
 80030d8:	d102      	bne.n	80030e0 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 80030da:	2301      	movs	r3, #1
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	e001      	b.n	80030e4 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 80030e4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80030e8:	f04f 0100 	mov.w	r1, #0
 80030ec:	f002 fadc 	bl	80056a8 <HAL_RCCEx_GetPeriphCLKFreq>
 80030f0:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030fa:	d113      	bne.n	8003124 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 80030fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	fa22 f303 	lsr.w	r3, r2, r3
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	fbb2 f2f3 	udiv	r2, r2, r3
 800310c:	4613      	mov	r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	4413      	add	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	461a      	mov	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	fbb2 f3f3 	udiv	r3, r2, r3
 800311e:	3305      	adds	r3, #5
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	e014      	b.n	800314e <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003124:	2220      	movs	r2, #32
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	fb02 f303 	mul.w	r3, r2, r3
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	fbb2 f2f3 	udiv	r2, r2, r3
 8003138:	4613      	mov	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	461a      	mov	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	3305      	adds	r3, #5
 800314c:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4a48      	ldr	r2, [pc, #288]	@ (8003274 <HAL_I2S_Init+0x238>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	08db      	lsrs	r3, r3, #3
 8003158:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	085b      	lsrs	r3, r3, #1
 800316a:	61fb      	str	r3, [r7, #28]
 800316c:	e003      	b.n	8003176 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 800316e:	2302      	movs	r3, #2
 8003170:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8003172:	2300      	movs	r3, #0
 8003174:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d102      	bne.n	8003182 <HAL_I2S_Init+0x146>
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d002      	beq.n	8003188 <HAL_I2S_Init+0x14c>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	2bff      	cmp	r3, #255	@ 0xff
 8003186:	d907      	bls.n	8003198 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800318c:	f043 0210 	orr.w	r2, r3, #16
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e068      	b.n	800326a <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 800319e:	2301      	movs	r3, #1
 80031a0:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80031a8:	4b33      	ldr	r3, [pc, #204]	@ (8003278 <HAL_I2S_Init+0x23c>)
 80031aa:	4013      	ands	r3, r2
 80031ac:	69fa      	ldr	r2, [r7, #28]
 80031ae:	0411      	lsls	r1, r2, #16
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	0612      	lsls	r2, r2, #24
 80031b4:	4311      	orrs	r1, r2
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	430b      	orrs	r3, r1
 80031bc:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80031c4:	4b2d      	ldr	r3, [pc, #180]	@ (800327c <HAL_I2S_Init+0x240>)
 80031c6:	4013      	ands	r3, r2
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6851      	ldr	r1, [r2, #4]
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	6892      	ldr	r2, [r2, #8]
 80031d0:	4311      	orrs	r1, r2
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	68d2      	ldr	r2, [r2, #12]
 80031d6:	4311      	orrs	r1, r2
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6992      	ldr	r2, [r2, #24]
 80031dc:	4311      	orrs	r1, r2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6a12      	ldr	r2, [r2, #32]
 80031e2:	4311      	orrs	r1, r2
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031e8:	4311      	orrs	r1, r2
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6912      	ldr	r2, [r2, #16]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	431a      	orrs	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8003204:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003214:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69da      	ldr	r2, [r3, #28]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b04      	cmp	r3, #4
 8003232:	d007      	beq.n	8003244 <HAL_I2S_Init+0x208>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b06      	cmp	r3, #6
 800323a:	d003      	beq.n	8003244 <HAL_I2S_Init+0x208>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b0a      	cmp	r3, #10
 8003242:	d10a      	bne.n	800325a <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3720      	adds	r7, #32
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	cccccccd 	.word	0xcccccccd
 8003278:	fe00ffff 	.word	0xfe00ffff
 800327c:	fdff9040 	.word	0xfdff9040

08003280 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003288:	4b19      	ldr	r3, [pc, #100]	@ (80032f0 <HAL_PWREx_ConfigSupply+0x70>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	f003 0304 	and.w	r3, r3, #4
 8003290:	2b04      	cmp	r3, #4
 8003292:	d00a      	beq.n	80032aa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003294:	4b16      	ldr	r3, [pc, #88]	@ (80032f0 <HAL_PWREx_ConfigSupply+0x70>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d001      	beq.n	80032a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e01f      	b.n	80032e6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e01d      	b.n	80032e6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80032aa:	4b11      	ldr	r3, [pc, #68]	@ (80032f0 <HAL_PWREx_ConfigSupply+0x70>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f023 0207 	bic.w	r2, r3, #7
 80032b2:	490f      	ldr	r1, [pc, #60]	@ (80032f0 <HAL_PWREx_ConfigSupply+0x70>)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80032ba:	f7fd fead 	bl	8001018 <HAL_GetTick>
 80032be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032c0:	e009      	b.n	80032d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80032c2:	f7fd fea9 	bl	8001018 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032d0:	d901      	bls.n	80032d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e007      	b.n	80032e6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032d6:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <HAL_PWREx_ConfigSupply+0x70>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032e2:	d1ee      	bne.n	80032c2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	58024800 	.word	0x58024800

080032f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08c      	sub	sp, #48	@ 0x30
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d102      	bne.n	8003308 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	f000 bc48 	b.w	8003b98 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 8088 	beq.w	8003426 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003316:	4b99      	ldr	r3, [pc, #612]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800331e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003320:	4b96      	ldr	r3, [pc, #600]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003324:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003328:	2b10      	cmp	r3, #16
 800332a:	d007      	beq.n	800333c <HAL_RCC_OscConfig+0x48>
 800332c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800332e:	2b18      	cmp	r3, #24
 8003330:	d111      	bne.n	8003356 <HAL_RCC_OscConfig+0x62>
 8003332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003334:	f003 0303 	and.w	r3, r3, #3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333c:	4b8f      	ldr	r3, [pc, #572]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d06d      	beq.n	8003424 <HAL_RCC_OscConfig+0x130>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d169      	bne.n	8003424 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	f000 bc21 	b.w	8003b98 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800335e:	d106      	bne.n	800336e <HAL_RCC_OscConfig+0x7a>
 8003360:	4b86      	ldr	r3, [pc, #536]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a85      	ldr	r2, [pc, #532]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003366:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800336a:	6013      	str	r3, [r2, #0]
 800336c:	e02e      	b.n	80033cc <HAL_RCC_OscConfig+0xd8>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10c      	bne.n	8003390 <HAL_RCC_OscConfig+0x9c>
 8003376:	4b81      	ldr	r3, [pc, #516]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a80      	ldr	r2, [pc, #512]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 800337c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	4b7e      	ldr	r3, [pc, #504]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a7d      	ldr	r2, [pc, #500]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003388:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	e01d      	b.n	80033cc <HAL_RCC_OscConfig+0xd8>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003398:	d10c      	bne.n	80033b4 <HAL_RCC_OscConfig+0xc0>
 800339a:	4b78      	ldr	r3, [pc, #480]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a77      	ldr	r2, [pc, #476]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	4b75      	ldr	r3, [pc, #468]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a74      	ldr	r2, [pc, #464]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	e00b      	b.n	80033cc <HAL_RCC_OscConfig+0xd8>
 80033b4:	4b71      	ldr	r3, [pc, #452]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a70      	ldr	r2, [pc, #448]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	4b6e      	ldr	r3, [pc, #440]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a6d      	ldr	r2, [pc, #436]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d013      	beq.n	80033fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fd fe20 	bl	8001018 <HAL_GetTick>
 80033d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033dc:	f7fd fe1c 	bl	8001018 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e3d4      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033ee:	4b63      	ldr	r3, [pc, #396]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0f0      	beq.n	80033dc <HAL_RCC_OscConfig+0xe8>
 80033fa:	e014      	b.n	8003426 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fd fe0c 	bl	8001018 <HAL_GetTick>
 8003400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003404:	f7fd fe08 	bl	8001018 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b64      	cmp	r3, #100	@ 0x64
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e3c0      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003416:	4b59      	ldr	r3, [pc, #356]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x110>
 8003422:	e000      	b.n	8003426 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003424:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 80ca 	beq.w	80035c8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003434:	4b51      	ldr	r3, [pc, #324]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800343c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800343e:	4b4f      	ldr	r3, [pc, #316]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003442:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d007      	beq.n	800345a <HAL_RCC_OscConfig+0x166>
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	2b18      	cmp	r3, #24
 800344e:	d156      	bne.n	80034fe <HAL_RCC_OscConfig+0x20a>
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d151      	bne.n	80034fe <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800345a:	4b48      	ldr	r3, [pc, #288]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	d005      	beq.n	8003472 <HAL_RCC_OscConfig+0x17e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e392      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003472:	4b42      	ldr	r3, [pc, #264]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 0219 	bic.w	r2, r3, #25
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	493f      	ldr	r1, [pc, #252]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003480:	4313      	orrs	r3, r2
 8003482:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003484:	f7fd fdc8 	bl	8001018 <HAL_GetTick>
 8003488:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800348c:	f7fd fdc4 	bl	8001018 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e37c      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800349e:	4b37      	ldr	r3, [pc, #220]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0304 	and.w	r3, r3, #4
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0f0      	beq.n	800348c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034aa:	f7fd fdc1 	bl	8001030 <HAL_GetREVID>
 80034ae:	4603      	mov	r3, r0
 80034b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d817      	bhi.n	80034e8 <HAL_RCC_OscConfig+0x1f4>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	2b40      	cmp	r3, #64	@ 0x40
 80034be:	d108      	bne.n	80034d2 <HAL_RCC_OscConfig+0x1de>
 80034c0:	4b2e      	ldr	r3, [pc, #184]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80034c8:	4a2c      	ldr	r2, [pc, #176]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ce:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034d0:	e07a      	b.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d2:	4b2a      	ldr	r3, [pc, #168]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	031b      	lsls	r3, r3, #12
 80034e0:	4926      	ldr	r1, [pc, #152]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034e6:	e06f      	b.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e8:	4b24      	ldr	r3, [pc, #144]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	061b      	lsls	r3, r3, #24
 80034f6:	4921      	ldr	r1, [pc, #132]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034fc:	e064      	b.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d047      	beq.n	8003596 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003506:	4b1d      	ldr	r3, [pc, #116]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 0219 	bic.w	r2, r3, #25
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	491a      	ldr	r1, [pc, #104]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003514:	4313      	orrs	r3, r2
 8003516:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003518:	f7fd fd7e 	bl	8001018 <HAL_GetTick>
 800351c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003520:	f7fd fd7a 	bl	8001018 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e332      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003532:	4b12      	ldr	r3, [pc, #72]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0f0      	beq.n	8003520 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353e:	f7fd fd77 	bl	8001030 <HAL_GetREVID>
 8003542:	4603      	mov	r3, r0
 8003544:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003548:	4293      	cmp	r3, r2
 800354a:	d819      	bhi.n	8003580 <HAL_RCC_OscConfig+0x28c>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	2b40      	cmp	r3, #64	@ 0x40
 8003552:	d108      	bne.n	8003566 <HAL_RCC_OscConfig+0x272>
 8003554:	4b09      	ldr	r3, [pc, #36]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800355c:	4a07      	ldr	r2, [pc, #28]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 800355e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003562:	6053      	str	r3, [r2, #4]
 8003564:	e030      	b.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
 8003566:	4b05      	ldr	r3, [pc, #20]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	031b      	lsls	r3, r3, #12
 8003574:	4901      	ldr	r1, [pc, #4]	@ (800357c <HAL_RCC_OscConfig+0x288>)
 8003576:	4313      	orrs	r3, r2
 8003578:	604b      	str	r3, [r1, #4]
 800357a:	e025      	b.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
 800357c:	58024400 	.word	0x58024400
 8003580:	4b9a      	ldr	r3, [pc, #616]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	061b      	lsls	r3, r3, #24
 800358e:	4997      	ldr	r1, [pc, #604]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003590:	4313      	orrs	r3, r2
 8003592:	604b      	str	r3, [r1, #4]
 8003594:	e018      	b.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003596:	4b95      	ldr	r3, [pc, #596]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a94      	ldr	r2, [pc, #592]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 800359c:	f023 0301 	bic.w	r3, r3, #1
 80035a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a2:	f7fd fd39 	bl	8001018 <HAL_GetTick>
 80035a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035aa:	f7fd fd35 	bl	8001018 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e2ed      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035bc:	4b8b      	ldr	r3, [pc, #556]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0304 	and.w	r3, r3, #4
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f0      	bne.n	80035aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0310 	and.w	r3, r3, #16
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 80a9 	beq.w	8003728 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d6:	4b85      	ldr	r3, [pc, #532]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035de:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035e0:	4b82      	ldr	r3, [pc, #520]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80035e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d007      	beq.n	80035fc <HAL_RCC_OscConfig+0x308>
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	2b18      	cmp	r3, #24
 80035f0:	d13a      	bne.n	8003668 <HAL_RCC_OscConfig+0x374>
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f003 0303 	and.w	r3, r3, #3
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d135      	bne.n	8003668 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035fc:	4b7b      	ldr	r3, [pc, #492]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003604:	2b00      	cmp	r3, #0
 8003606:	d005      	beq.n	8003614 <HAL_RCC_OscConfig+0x320>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	2b80      	cmp	r3, #128	@ 0x80
 800360e:	d001      	beq.n	8003614 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e2c1      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003614:	f7fd fd0c 	bl	8001030 <HAL_GetREVID>
 8003618:	4603      	mov	r3, r0
 800361a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800361e:	4293      	cmp	r3, r2
 8003620:	d817      	bhi.n	8003652 <HAL_RCC_OscConfig+0x35e>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	2b20      	cmp	r3, #32
 8003628:	d108      	bne.n	800363c <HAL_RCC_OscConfig+0x348>
 800362a:	4b70      	ldr	r3, [pc, #448]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003632:	4a6e      	ldr	r2, [pc, #440]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003638:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800363a:	e075      	b.n	8003728 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800363c:	4b6b      	ldr	r3, [pc, #428]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	069b      	lsls	r3, r3, #26
 800364a:	4968      	ldr	r1, [pc, #416]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 800364c:	4313      	orrs	r3, r2
 800364e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003650:	e06a      	b.n	8003728 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003652:	4b66      	ldr	r3, [pc, #408]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	061b      	lsls	r3, r3, #24
 8003660:	4962      	ldr	r1, [pc, #392]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003662:	4313      	orrs	r3, r2
 8003664:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003666:	e05f      	b.n	8003728 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d042      	beq.n	80036f6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003670:	4b5e      	ldr	r3, [pc, #376]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a5d      	ldr	r2, [pc, #372]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800367a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367c:	f7fd fccc 	bl	8001018 <HAL_GetTick>
 8003680:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003684:	f7fd fcc8 	bl	8001018 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e280      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003696:	4b55      	ldr	r3, [pc, #340]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80036a2:	f7fd fcc5 	bl	8001030 <HAL_GetREVID>
 80036a6:	4603      	mov	r3, r0
 80036a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d817      	bhi.n	80036e0 <HAL_RCC_OscConfig+0x3ec>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a1b      	ldr	r3, [r3, #32]
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	d108      	bne.n	80036ca <HAL_RCC_OscConfig+0x3d6>
 80036b8:	4b4c      	ldr	r3, [pc, #304]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80036c0:	4a4a      	ldr	r2, [pc, #296]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80036c6:	6053      	str	r3, [r2, #4]
 80036c8:	e02e      	b.n	8003728 <HAL_RCC_OscConfig+0x434>
 80036ca:	4b48      	ldr	r3, [pc, #288]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	069b      	lsls	r3, r3, #26
 80036d8:	4944      	ldr	r1, [pc, #272]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	604b      	str	r3, [r1, #4]
 80036de:	e023      	b.n	8003728 <HAL_RCC_OscConfig+0x434>
 80036e0:	4b42      	ldr	r3, [pc, #264]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	061b      	lsls	r3, r3, #24
 80036ee:	493f      	ldr	r1, [pc, #252]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60cb      	str	r3, [r1, #12]
 80036f4:	e018      	b.n	8003728 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80036f6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a3c      	ldr	r2, [pc, #240]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80036fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003702:	f7fd fc89 	bl	8001018 <HAL_GetTick>
 8003706:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800370a:	f7fd fc85 	bl	8001018 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e23d      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800371c:	4b33      	ldr	r3, [pc, #204]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1f0      	bne.n	800370a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0308 	and.w	r3, r3, #8
 8003730:	2b00      	cmp	r3, #0
 8003732:	d036      	beq.n	80037a2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d019      	beq.n	8003770 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800373c:	4b2b      	ldr	r3, [pc, #172]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 800373e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003740:	4a2a      	ldr	r2, [pc, #168]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003748:	f7fd fc66 	bl	8001018 <HAL_GetTick>
 800374c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003750:	f7fd fc62 	bl	8001018 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e21a      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003762:	4b22      	ldr	r3, [pc, #136]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCC_OscConfig+0x45c>
 800376e:	e018      	b.n	80037a2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003770:	4b1e      	ldr	r3, [pc, #120]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003772:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003774:	4a1d      	ldr	r2, [pc, #116]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003776:	f023 0301 	bic.w	r3, r3, #1
 800377a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800377c:	f7fd fc4c 	bl	8001018 <HAL_GetTick>
 8003780:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003784:	f7fd fc48 	bl	8001018 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e200      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003796:	4b15      	ldr	r3, [pc, #84]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 8003798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1f0      	bne.n	8003784 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d039      	beq.n	8003822 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d01c      	beq.n	80037f0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037b6:	4b0d      	ldr	r3, [pc, #52]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a0c      	ldr	r2, [pc, #48]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80037bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037c0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80037c2:	f7fd fc29 	bl	8001018 <HAL_GetTick>
 80037c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037ca:	f7fd fc25 	bl	8001018 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e1dd      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <HAL_RCC_OscConfig+0x4f8>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCC_OscConfig+0x4d6>
 80037e8:	e01b      	b.n	8003822 <HAL_RCC_OscConfig+0x52e>
 80037ea:	bf00      	nop
 80037ec:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037f0:	4b9b      	ldr	r3, [pc, #620]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a9a      	ldr	r2, [pc, #616]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80037f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80037fc:	f7fd fc0c 	bl	8001018 <HAL_GetTick>
 8003800:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003804:	f7fd fc08 	bl	8001018 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e1c0      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003816:	4b92      	ldr	r3, [pc, #584]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f0      	bne.n	8003804 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0304 	and.w	r3, r3, #4
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 8081 	beq.w	8003932 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003830:	4b8c      	ldr	r3, [pc, #560]	@ (8003a64 <HAL_RCC_OscConfig+0x770>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a8b      	ldr	r2, [pc, #556]	@ (8003a64 <HAL_RCC_OscConfig+0x770>)
 8003836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800383a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800383c:	f7fd fbec 	bl	8001018 <HAL_GetTick>
 8003840:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003844:	f7fd fbe8 	bl	8001018 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b64      	cmp	r3, #100	@ 0x64
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e1a0      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003856:	4b83      	ldr	r3, [pc, #524]	@ (8003a64 <HAL_RCC_OscConfig+0x770>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0f0      	beq.n	8003844 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d106      	bne.n	8003878 <HAL_RCC_OscConfig+0x584>
 800386a:	4b7d      	ldr	r3, [pc, #500]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 800386c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386e:	4a7c      	ldr	r2, [pc, #496]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	6713      	str	r3, [r2, #112]	@ 0x70
 8003876:	e02d      	b.n	80038d4 <HAL_RCC_OscConfig+0x5e0>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10c      	bne.n	800389a <HAL_RCC_OscConfig+0x5a6>
 8003880:	4b77      	ldr	r3, [pc, #476]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003884:	4a76      	ldr	r2, [pc, #472]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003886:	f023 0301 	bic.w	r3, r3, #1
 800388a:	6713      	str	r3, [r2, #112]	@ 0x70
 800388c:	4b74      	ldr	r3, [pc, #464]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 800388e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003890:	4a73      	ldr	r2, [pc, #460]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003892:	f023 0304 	bic.w	r3, r3, #4
 8003896:	6713      	str	r3, [r2, #112]	@ 0x70
 8003898:	e01c      	b.n	80038d4 <HAL_RCC_OscConfig+0x5e0>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	2b05      	cmp	r3, #5
 80038a0:	d10c      	bne.n	80038bc <HAL_RCC_OscConfig+0x5c8>
 80038a2:	4b6f      	ldr	r3, [pc, #444]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038a8:	f043 0304 	orr.w	r3, r3, #4
 80038ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ae:	4b6c      	ldr	r3, [pc, #432]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b2:	4a6b      	ldr	r2, [pc, #428]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ba:	e00b      	b.n	80038d4 <HAL_RCC_OscConfig+0x5e0>
 80038bc:	4b68      	ldr	r3, [pc, #416]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c0:	4a67      	ldr	r2, [pc, #412]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038c2:	f023 0301 	bic.w	r3, r3, #1
 80038c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80038c8:	4b65      	ldr	r3, [pc, #404]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038cc:	4a64      	ldr	r2, [pc, #400]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038ce:	f023 0304 	bic.w	r3, r3, #4
 80038d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d015      	beq.n	8003908 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038dc:	f7fd fb9c 	bl	8001018 <HAL_GetTick>
 80038e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038e2:	e00a      	b.n	80038fa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e4:	f7fd fb98 	bl	8001018 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e14e      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038fa:	4b59      	ldr	r3, [pc, #356]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80038fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fe:	f003 0302 	and.w	r3, r3, #2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0ee      	beq.n	80038e4 <HAL_RCC_OscConfig+0x5f0>
 8003906:	e014      	b.n	8003932 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7fd fb86 	bl	8001018 <HAL_GetTick>
 800390c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800390e:	e00a      	b.n	8003926 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003910:	f7fd fb82 	bl	8001018 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391e:	4293      	cmp	r3, r2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e138      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003926:	4b4e      	ldr	r3, [pc, #312]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1ee      	bne.n	8003910 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 812d 	beq.w	8003b96 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800393c:	4b48      	ldr	r3, [pc, #288]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003944:	2b18      	cmp	r3, #24
 8003946:	f000 80bd 	beq.w	8003ac4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394e:	2b02      	cmp	r3, #2
 8003950:	f040 809e 	bne.w	8003a90 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003954:	4b42      	ldr	r3, [pc, #264]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a41      	ldr	r2, [pc, #260]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 800395a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800395e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003960:	f7fd fb5a 	bl	8001018 <HAL_GetTick>
 8003964:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003968:	f7fd fb56 	bl	8001018 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e10e      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800397a:	4b39      	ldr	r3, [pc, #228]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1f0      	bne.n	8003968 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003986:	4b36      	ldr	r3, [pc, #216]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003988:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800398a:	4b37      	ldr	r3, [pc, #220]	@ (8003a68 <HAL_RCC_OscConfig+0x774>)
 800398c:	4013      	ands	r3, r2
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003996:	0112      	lsls	r2, r2, #4
 8003998:	430a      	orrs	r2, r1
 800399a:	4931      	ldr	r1, [pc, #196]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 800399c:	4313      	orrs	r3, r2
 800399e:	628b      	str	r3, [r1, #40]	@ 0x28
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a4:	3b01      	subs	r3, #1
 80039a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ae:	3b01      	subs	r3, #1
 80039b0:	025b      	lsls	r3, r3, #9
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	431a      	orrs	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ba:	3b01      	subs	r3, #1
 80039bc:	041b      	lsls	r3, r3, #16
 80039be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c8:	3b01      	subs	r3, #1
 80039ca:	061b      	lsls	r3, r3, #24
 80039cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80039d0:	4923      	ldr	r1, [pc, #140]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80039d6:	4b22      	ldr	r3, [pc, #136]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80039d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039da:	4a21      	ldr	r2, [pc, #132]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80039dc:	f023 0301 	bic.w	r3, r3, #1
 80039e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039e2:	4b1f      	ldr	r3, [pc, #124]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80039e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039e6:	4b21      	ldr	r3, [pc, #132]	@ (8003a6c <HAL_RCC_OscConfig+0x778>)
 80039e8:	4013      	ands	r3, r2
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039ee:	00d2      	lsls	r2, r2, #3
 80039f0:	491b      	ldr	r1, [pc, #108]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80039f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	f023 020c 	bic.w	r2, r3, #12
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	4917      	ldr	r1, [pc, #92]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003a08:	4b15      	ldr	r3, [pc, #84]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	f023 0202 	bic.w	r2, r3, #2
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a14:	4912      	ldr	r1, [pc, #72]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003a1a:	4b11      	ldr	r3, [pc, #68]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1e:	4a10      	ldr	r2, [pc, #64]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a26:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003a32:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a36:	4a0a      	ldr	r2, [pc, #40]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003a3e:	4b08      	ldr	r3, [pc, #32]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a42:	4a07      	ldr	r2, [pc, #28]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a44:	f043 0301 	orr.w	r3, r3, #1
 8003a48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a4a:	4b05      	ldr	r3, [pc, #20]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a04      	ldr	r2, [pc, #16]	@ (8003a60 <HAL_RCC_OscConfig+0x76c>)
 8003a50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a56:	f7fd fadf 	bl	8001018 <HAL_GetTick>
 8003a5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a5c:	e011      	b.n	8003a82 <HAL_RCC_OscConfig+0x78e>
 8003a5e:	bf00      	nop
 8003a60:	58024400 	.word	0x58024400
 8003a64:	58024800 	.word	0x58024800
 8003a68:	fffffc0c 	.word	0xfffffc0c
 8003a6c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fd fad2 	bl	8001018 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e08a      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a82:	4b47      	ldr	r3, [pc, #284]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0f0      	beq.n	8003a70 <HAL_RCC_OscConfig+0x77c>
 8003a8e:	e082      	b.n	8003b96 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a90:	4b43      	ldr	r3, [pc, #268]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a42      	ldr	r2, [pc, #264]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003a96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a9c:	f7fd fabc 	bl	8001018 <HAL_GetTick>
 8003aa0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa4:	f7fd fab8 	bl	8001018 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e070      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ab6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f0      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x7b0>
 8003ac2:	e068      	b.n	8003b96 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003ac4:	4b36      	ldr	r3, [pc, #216]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003aca:	4b35      	ldr	r3, [pc, #212]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ace:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d031      	beq.n	8003b3c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	f003 0203 	and.w	r2, r3, #3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d12a      	bne.n	8003b3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d122      	bne.n	8003b3c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b00:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d11a      	bne.n	8003b3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	0a5b      	lsrs	r3, r3, #9
 8003b0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b12:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d111      	bne.n	8003b3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	0c1b      	lsrs	r3, r3, #16
 8003b1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b24:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d108      	bne.n	8003b3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	0e1b      	lsrs	r3, r3, #24
 8003b2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b36:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d001      	beq.n	8003b40 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e02b      	b.n	8003b98 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003b40:	4b17      	ldr	r3, [pc, #92]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b44:	08db      	lsrs	r3, r3, #3
 8003b46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b4a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d01f      	beq.n	8003b96 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003b56:	4b12      	ldr	r3, [pc, #72]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5a:	4a11      	ldr	r2, [pc, #68]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b5c:	f023 0301 	bic.w	r3, r3, #1
 8003b60:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b62:	f7fd fa59 	bl	8001018 <HAL_GetTick>
 8003b66:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003b68:	bf00      	nop
 8003b6a:	f7fd fa55 	bl	8001018 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d0f9      	beq.n	8003b6a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba4 <HAL_RCC_OscConfig+0x8b0>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b82:	00d2      	lsls	r2, r2, #3
 8003b84:	4906      	ldr	r1, [pc, #24]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003b8a:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8e:	4a04      	ldr	r2, [pc, #16]	@ (8003ba0 <HAL_RCC_OscConfig+0x8ac>)
 8003b90:	f043 0301 	orr.w	r3, r3, #1
 8003b94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3730      	adds	r7, #48	@ 0x30
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	58024400 	.word	0x58024400
 8003ba4:	ffff0007 	.word	0xffff0007

08003ba8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e19c      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bbc:	4b8a      	ldr	r3, [pc, #552]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 030f 	and.w	r3, r3, #15
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d910      	bls.n	8003bec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bca:	4b87      	ldr	r3, [pc, #540]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f023 020f 	bic.w	r2, r3, #15
 8003bd2:	4985      	ldr	r1, [pc, #532]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b83      	ldr	r3, [pc, #524]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e184      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d010      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691a      	ldr	r2, [r3, #16]
 8003bfc:	4b7b      	ldr	r3, [pc, #492]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d908      	bls.n	8003c1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c08:	4b78      	ldr	r3, [pc, #480]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	4975      	ldr	r1, [pc, #468]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d010      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695a      	ldr	r2, [r3, #20]
 8003c2a:	4b70      	ldr	r3, [pc, #448]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d908      	bls.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c36:	4b6d      	ldr	r3, [pc, #436]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	496a      	ldr	r1, [pc, #424]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0310 	and.w	r3, r3, #16
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d010      	beq.n	8003c76 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699a      	ldr	r2, [r3, #24]
 8003c58:	4b64      	ldr	r3, [pc, #400]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d908      	bls.n	8003c76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c64:	4b61      	ldr	r3, [pc, #388]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	495e      	ldr	r1, [pc, #376]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0320 	and.w	r3, r3, #32
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d010      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69da      	ldr	r2, [r3, #28]
 8003c86:	4b59      	ldr	r3, [pc, #356]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d908      	bls.n	8003ca4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c92:	4b56      	ldr	r3, [pc, #344]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	4953      	ldr	r1, [pc, #332]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d010      	beq.n	8003cd2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	4b4d      	ldr	r3, [pc, #308]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d908      	bls.n	8003cd2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cc0:	4b4a      	ldr	r3, [pc, #296]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	f023 020f 	bic.w	r2, r3, #15
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	4947      	ldr	r1, [pc, #284]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d055      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003cde:	4b43      	ldr	r3, [pc, #268]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	4940      	ldr	r1, [pc, #256]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d107      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cf8:	4b3c      	ldr	r3, [pc, #240]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d121      	bne.n	8003d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0f6      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2b03      	cmp	r3, #3
 8003d0e:	d107      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d10:	4b36      	ldr	r3, [pc, #216]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d115      	bne.n	8003d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e0ea      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d107      	bne.n	8003d38 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d28:	4b30      	ldr	r3, [pc, #192]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d109      	bne.n	8003d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e0de      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d38:	4b2c      	ldr	r3, [pc, #176]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e0d6      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d48:	4b28      	ldr	r3, [pc, #160]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	f023 0207 	bic.w	r2, r3, #7
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	4925      	ldr	r1, [pc, #148]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d5a:	f7fd f95d 	bl	8001018 <HAL_GetTick>
 8003d5e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d60:	e00a      	b.n	8003d78 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d62:	f7fd f959 	bl	8001018 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e0be      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d78:	4b1c      	ldr	r3, [pc, #112]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d1eb      	bne.n	8003d62 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d010      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	4b14      	ldr	r3, [pc, #80]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	f003 030f 	and.w	r3, r3, #15
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d208      	bcs.n	8003db8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003da6:	4b11      	ldr	r3, [pc, #68]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	f023 020f 	bic.w	r2, r3, #15
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	490e      	ldr	r1, [pc, #56]	@ (8003dec <HAL_RCC_ClockConfig+0x244>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003db8:	4b0b      	ldr	r3, [pc, #44]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 030f 	and.w	r3, r3, #15
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d214      	bcs.n	8003df0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc6:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f023 020f 	bic.w	r2, r3, #15
 8003dce:	4906      	ldr	r1, [pc, #24]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd6:	4b04      	ldr	r3, [pc, #16]	@ (8003de8 <HAL_RCC_ClockConfig+0x240>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 030f 	and.w	r3, r3, #15
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e086      	b.n	8003ef6 <HAL_RCC_ClockConfig+0x34e>
 8003de8:	52002000 	.word	0x52002000
 8003dec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d010      	beq.n	8003e1e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	4b3f      	ldr	r3, [pc, #252]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d208      	bcs.n	8003e1e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003e0c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	4939      	ldr	r1, [pc, #228]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0308 	and.w	r3, r3, #8
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d010      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	695a      	ldr	r2, [r3, #20]
 8003e2e:	4b34      	ldr	r3, [pc, #208]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d208      	bcs.n	8003e4c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e3a:	4b31      	ldr	r3, [pc, #196]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e3c:	69db      	ldr	r3, [r3, #28]
 8003e3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	492e      	ldr	r1, [pc, #184]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d010      	beq.n	8003e7a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699a      	ldr	r2, [r3, #24]
 8003e5c:	4b28      	ldr	r3, [pc, #160]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d208      	bcs.n	8003e7a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e68:	4b25      	ldr	r3, [pc, #148]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	4922      	ldr	r1, [pc, #136]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0320 	and.w	r3, r3, #32
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d010      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	69da      	ldr	r2, [r3, #28]
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d208      	bcs.n	8003ea8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e96:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	4917      	ldr	r1, [pc, #92]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ea8:	f000 f834 	bl	8003f14 <HAL_RCC_GetSysClockFreq>
 8003eac:	4602      	mov	r2, r0
 8003eae:	4b14      	ldr	r3, [pc, #80]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	0a1b      	lsrs	r3, r3, #8
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	4912      	ldr	r1, [pc, #72]	@ (8003f04 <HAL_RCC_ClockConfig+0x35c>)
 8003eba:	5ccb      	ldrb	r3, [r1, r3]
 8003ebc:	f003 031f 	and.w	r3, r3, #31
 8003ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ec4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8003f00 <HAL_RCC_ClockConfig+0x358>)
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	4a0d      	ldr	r2, [pc, #52]	@ (8003f04 <HAL_RCC_ClockConfig+0x35c>)
 8003ed0:	5cd3      	ldrb	r3, [r2, r3]
 8003ed2:	f003 031f 	and.w	r3, r3, #31
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8003edc:	4a0a      	ldr	r2, [pc, #40]	@ (8003f08 <HAL_RCC_ClockConfig+0x360>)
 8003ede:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8003f0c <HAL_RCC_ClockConfig+0x364>)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8003f10 <HAL_RCC_ClockConfig+0x368>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fd f84a 	bl	8000f84 <HAL_InitTick>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3718      	adds	r7, #24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	58024400 	.word	0x58024400
 8003f04:	0800a090 	.word	0x0800a090
 8003f08:	24000004 	.word	0x24000004
 8003f0c:	24000000 	.word	0x24000000
 8003f10:	24000008 	.word	0x24000008

08003f14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b089      	sub	sp, #36	@ 0x24
 8003f18:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f1a:	4bb3      	ldr	r3, [pc, #716]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f22:	2b18      	cmp	r3, #24
 8003f24:	f200 8155 	bhi.w	80041d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003f28:	a201      	add	r2, pc, #4	@ (adr r2, 8003f30 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f2e:	bf00      	nop
 8003f30:	08003f95 	.word	0x08003f95
 8003f34:	080041d3 	.word	0x080041d3
 8003f38:	080041d3 	.word	0x080041d3
 8003f3c:	080041d3 	.word	0x080041d3
 8003f40:	080041d3 	.word	0x080041d3
 8003f44:	080041d3 	.word	0x080041d3
 8003f48:	080041d3 	.word	0x080041d3
 8003f4c:	080041d3 	.word	0x080041d3
 8003f50:	08003fbb 	.word	0x08003fbb
 8003f54:	080041d3 	.word	0x080041d3
 8003f58:	080041d3 	.word	0x080041d3
 8003f5c:	080041d3 	.word	0x080041d3
 8003f60:	080041d3 	.word	0x080041d3
 8003f64:	080041d3 	.word	0x080041d3
 8003f68:	080041d3 	.word	0x080041d3
 8003f6c:	080041d3 	.word	0x080041d3
 8003f70:	08003fc1 	.word	0x08003fc1
 8003f74:	080041d3 	.word	0x080041d3
 8003f78:	080041d3 	.word	0x080041d3
 8003f7c:	080041d3 	.word	0x080041d3
 8003f80:	080041d3 	.word	0x080041d3
 8003f84:	080041d3 	.word	0x080041d3
 8003f88:	080041d3 	.word	0x080041d3
 8003f8c:	080041d3 	.word	0x080041d3
 8003f90:	08003fc7 	.word	0x08003fc7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f94:	4b94      	ldr	r3, [pc, #592]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0320 	and.w	r3, r3, #32
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d009      	beq.n	8003fb4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003fa0:	4b91      	ldr	r3, [pc, #580]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	08db      	lsrs	r3, r3, #3
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	4a90      	ldr	r2, [pc, #576]	@ (80041ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003fac:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003fb2:	e111      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003fb4:	4b8d      	ldr	r3, [pc, #564]	@ (80041ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003fb6:	61bb      	str	r3, [r7, #24]
      break;
 8003fb8:	e10e      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003fba:	4b8d      	ldr	r3, [pc, #564]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003fbc:	61bb      	str	r3, [r7, #24]
      break;
 8003fbe:	e10b      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003fc0:	4b8c      	ldr	r3, [pc, #560]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003fc2:	61bb      	str	r3, [r7, #24]
      break;
 8003fc4:	e108      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003fc6:	4b88      	ldr	r3, [pc, #544]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003fd0:	4b85      	ldr	r3, [pc, #532]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd4:	091b      	lsrs	r3, r3, #4
 8003fd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fda:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003fdc:	4b82      	ldr	r3, [pc, #520]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003fe6:	4b80      	ldr	r3, [pc, #512]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fea:	08db      	lsrs	r3, r3, #3
 8003fec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	fb02 f303 	mul.w	r3, r2, r3
 8003ff6:	ee07 3a90 	vmov	s15, r3
 8003ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ffe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 80e1 	beq.w	80041cc <HAL_RCC_GetSysClockFreq+0x2b8>
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2b02      	cmp	r3, #2
 800400e:	f000 8083 	beq.w	8004118 <HAL_RCC_GetSysClockFreq+0x204>
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b02      	cmp	r3, #2
 8004016:	f200 80a1 	bhi.w	800415c <HAL_RCC_GetSysClockFreq+0x248>
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <HAL_RCC_GetSysClockFreq+0x114>
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d056      	beq.n	80040d4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004026:	e099      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004028:	4b6f      	ldr	r3, [pc, #444]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0320 	and.w	r3, r3, #32
 8004030:	2b00      	cmp	r3, #0
 8004032:	d02d      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004034:	4b6c      	ldr	r3, [pc, #432]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	08db      	lsrs	r3, r3, #3
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	4a6b      	ldr	r2, [pc, #428]	@ (80041ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004040:	fa22 f303 	lsr.w	r3, r2, r3
 8004044:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	ee07 3a90 	vmov	s15, r3
 800404c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800405e:	4b62      	ldr	r3, [pc, #392]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004066:	ee07 3a90 	vmov	s15, r3
 800406a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800406e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004072:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80041f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800407a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800407e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800408e:	e087      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	ee07 3a90 	vmov	s15, r3
 8004096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800409a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80041fc <HAL_RCC_GetSysClockFreq+0x2e8>
 800409e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040a2:	4b51      	ldr	r3, [pc, #324]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040aa:	ee07 3a90 	vmov	s15, r3
 80040ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80040b6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80041f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040d2:	e065      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	ee07 3a90 	vmov	s15, r3
 80040da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040de:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2ec>
 80040e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040e6:	4b40      	ldr	r3, [pc, #256]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ee:	ee07 3a90 	vmov	s15, r3
 80040f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80040fa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80041f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004106:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800410a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800410e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004112:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004116:	e043      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	ee07 3a90 	vmov	s15, r3
 800411e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004122:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004204 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412a:	4b2f      	ldr	r3, [pc, #188]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004132:	ee07 3a90 	vmov	s15, r3
 8004136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800413a:	ed97 6a02 	vldr	s12, [r7, #8]
 800413e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80041f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800414a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800414e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004156:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800415a:	e021      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	ee07 3a90 	vmov	s15, r3
 8004162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004166:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004200 <HAL_RCC_GetSysClockFreq+0x2ec>
 800416a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800416e:	4b1e      	ldr	r3, [pc, #120]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004176:	ee07 3a90 	vmov	s15, r3
 800417a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800417e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004182:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80041f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800418a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800418e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800419a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800419e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80041a0:	4b11      	ldr	r3, [pc, #68]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a4:	0a5b      	lsrs	r3, r3, #9
 80041a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041aa:	3301      	adds	r3, #1
 80041ac:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	ee07 3a90 	vmov	s15, r3
 80041b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80041bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041c4:	ee17 3a90 	vmov	r3, s15
 80041c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80041ca:	e005      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	61bb      	str	r3, [r7, #24]
      break;
 80041d0:	e002      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80041d2:	4b07      	ldr	r3, [pc, #28]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80041d4:	61bb      	str	r3, [r7, #24]
      break;
 80041d6:	bf00      	nop
  }

  return sysclockfreq;
 80041d8:	69bb      	ldr	r3, [r7, #24]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3724      	adds	r7, #36	@ 0x24
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	58024400 	.word	0x58024400
 80041ec:	03d09000 	.word	0x03d09000
 80041f0:	003d0900 	.word	0x003d0900
 80041f4:	017d7840 	.word	0x017d7840
 80041f8:	46000000 	.word	0x46000000
 80041fc:	4c742400 	.word	0x4c742400
 8004200:	4a742400 	.word	0x4a742400
 8004204:	4bbebc20 	.word	0x4bbebc20

08004208 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800420e:	f7ff fe81 	bl	8003f14 <HAL_RCC_GetSysClockFreq>
 8004212:	4602      	mov	r2, r0
 8004214:	4b10      	ldr	r3, [pc, #64]	@ (8004258 <HAL_RCC_GetHCLKFreq+0x50>)
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	0a1b      	lsrs	r3, r3, #8
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	490f      	ldr	r1, [pc, #60]	@ (800425c <HAL_RCC_GetHCLKFreq+0x54>)
 8004220:	5ccb      	ldrb	r3, [r1, r3]
 8004222:	f003 031f 	and.w	r3, r3, #31
 8004226:	fa22 f303 	lsr.w	r3, r2, r3
 800422a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800422c:	4b0a      	ldr	r3, [pc, #40]	@ (8004258 <HAL_RCC_GetHCLKFreq+0x50>)
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	4a09      	ldr	r2, [pc, #36]	@ (800425c <HAL_RCC_GetHCLKFreq+0x54>)
 8004236:	5cd3      	ldrb	r3, [r2, r3]
 8004238:	f003 031f 	and.w	r3, r3, #31
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	fa22 f303 	lsr.w	r3, r2, r3
 8004242:	4a07      	ldr	r2, [pc, #28]	@ (8004260 <HAL_RCC_GetHCLKFreq+0x58>)
 8004244:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004246:	4a07      	ldr	r2, [pc, #28]	@ (8004264 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800424c:	4b04      	ldr	r3, [pc, #16]	@ (8004260 <HAL_RCC_GetHCLKFreq+0x58>)
 800424e:	681b      	ldr	r3, [r3, #0]
}
 8004250:	4618      	mov	r0, r3
 8004252:	3708      	adds	r7, #8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	58024400 	.word	0x58024400
 800425c:	0800a090 	.word	0x0800a090
 8004260:	24000004 	.word	0x24000004
 8004264:	24000000 	.word	0x24000000

08004268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800426c:	f7ff ffcc 	bl	8004208 <HAL_RCC_GetHCLKFreq>
 8004270:	4602      	mov	r2, r0
 8004272:	4b06      	ldr	r3, [pc, #24]	@ (800428c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	091b      	lsrs	r3, r3, #4
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	4904      	ldr	r1, [pc, #16]	@ (8004290 <HAL_RCC_GetPCLK1Freq+0x28>)
 800427e:	5ccb      	ldrb	r3, [r1, r3]
 8004280:	f003 031f 	and.w	r3, r3, #31
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004288:	4618      	mov	r0, r3
 800428a:	bd80      	pop	{r7, pc}
 800428c:	58024400 	.word	0x58024400
 8004290:	0800a090 	.word	0x0800a090

08004294 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004294:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004298:	b0ca      	sub	sp, #296	@ 0x128
 800429a:	af00      	add	r7, sp, #0
 800429c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042a0:	2300      	movs	r3, #0
 80042a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042a6:	2300      	movs	r3, #0
 80042a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80042b8:	2500      	movs	r5, #0
 80042ba:	ea54 0305 	orrs.w	r3, r4, r5
 80042be:	d049      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80042c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042ca:	d02f      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80042cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042d0:	d828      	bhi.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80042d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042d6:	d01a      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80042d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042dc:	d822      	bhi.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x56>
 80042e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042e6:	d007      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042e8:	e01c      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042ea:	4bb8      	ldr	r3, [pc, #736]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ee:	4ab7      	ldr	r2, [pc, #732]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042f6:	e01a      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	3308      	adds	r3, #8
 80042fe:	2102      	movs	r1, #2
 8004300:	4618      	mov	r0, r3
 8004302:	f002 fb61 	bl	80069c8 <RCCEx_PLL2_Config>
 8004306:	4603      	mov	r3, r0
 8004308:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800430c:	e00f      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	3328      	adds	r3, #40	@ 0x28
 8004314:	2102      	movs	r1, #2
 8004316:	4618      	mov	r0, r3
 8004318:	f002 fc08 	bl	8006b2c <RCCEx_PLL3_Config>
 800431c:	4603      	mov	r3, r0
 800431e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004322:	e004      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800432a:	e000      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800432c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800432e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10a      	bne.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004336:	4ba5      	ldr	r3, [pc, #660]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004338:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800433e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004344:	4aa1      	ldr	r2, [pc, #644]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004346:	430b      	orrs	r3, r1
 8004348:	6513      	str	r3, [r2, #80]	@ 0x50
 800434a:	e003      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800434c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004350:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004360:	f04f 0900 	mov.w	r9, #0
 8004364:	ea58 0309 	orrs.w	r3, r8, r9
 8004368:	d047      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004370:	2b04      	cmp	r3, #4
 8004372:	d82a      	bhi.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004374:	a201      	add	r2, pc, #4	@ (adr r2, 800437c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437a:	bf00      	nop
 800437c:	08004391 	.word	0x08004391
 8004380:	0800439f 	.word	0x0800439f
 8004384:	080043b5 	.word	0x080043b5
 8004388:	080043d3 	.word	0x080043d3
 800438c:	080043d3 	.word	0x080043d3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004390:	4b8e      	ldr	r3, [pc, #568]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004394:	4a8d      	ldr	r2, [pc, #564]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800439a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800439c:	e01a      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800439e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a2:	3308      	adds	r3, #8
 80043a4:	2100      	movs	r1, #0
 80043a6:	4618      	mov	r0, r3
 80043a8:	f002 fb0e 	bl	80069c8 <RCCEx_PLL2_Config>
 80043ac:	4603      	mov	r3, r0
 80043ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043b2:	e00f      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b8:	3328      	adds	r3, #40	@ 0x28
 80043ba:	2100      	movs	r1, #0
 80043bc:	4618      	mov	r0, r3
 80043be:	f002 fbb5 	bl	8006b2c <RCCEx_PLL3_Config>
 80043c2:	4603      	mov	r3, r0
 80043c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043c8:	e004      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043d0:	e000      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80043d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10a      	bne.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043dc:	4b7b      	ldr	r3, [pc, #492]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043e0:	f023 0107 	bic.w	r1, r3, #7
 80043e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ea:	4a78      	ldr	r2, [pc, #480]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043ec:	430b      	orrs	r3, r1
 80043ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80043f0:	e003      	b.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004402:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004406:	f04f 0b00 	mov.w	fp, #0
 800440a:	ea5a 030b 	orrs.w	r3, sl, fp
 800440e:	d04c      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800441a:	d030      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800441c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004420:	d829      	bhi.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004422:	2bc0      	cmp	r3, #192	@ 0xc0
 8004424:	d02d      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004426:	2bc0      	cmp	r3, #192	@ 0xc0
 8004428:	d825      	bhi.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800442a:	2b80      	cmp	r3, #128	@ 0x80
 800442c:	d018      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800442e:	2b80      	cmp	r3, #128	@ 0x80
 8004430:	d821      	bhi.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004436:	2b40      	cmp	r3, #64	@ 0x40
 8004438:	d007      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800443a:	e01c      	b.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800443c:	4b63      	ldr	r3, [pc, #396]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800443e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004440:	4a62      	ldr	r2, [pc, #392]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004442:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004446:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004448:	e01c      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800444a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444e:	3308      	adds	r3, #8
 8004450:	2100      	movs	r1, #0
 8004452:	4618      	mov	r0, r3
 8004454:	f002 fab8 	bl	80069c8 <RCCEx_PLL2_Config>
 8004458:	4603      	mov	r3, r0
 800445a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800445e:	e011      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004464:	3328      	adds	r3, #40	@ 0x28
 8004466:	2100      	movs	r1, #0
 8004468:	4618      	mov	r0, r3
 800446a:	f002 fb5f 	bl	8006b2c <RCCEx_PLL3_Config>
 800446e:	4603      	mov	r3, r0
 8004470:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004474:	e006      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800447c:	e002      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800447e:	bf00      	nop
 8004480:	e000      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004482:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800448c:	4b4f      	ldr	r3, [pc, #316]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800448e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004490:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800449a:	4a4c      	ldr	r2, [pc, #304]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800449c:	430b      	orrs	r3, r1
 800449e:	6513      	str	r3, [r2, #80]	@ 0x50
 80044a0:	e003      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80044aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80044b6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80044ba:	2300      	movs	r3, #0
 80044bc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80044c0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80044c4:	460b      	mov	r3, r1
 80044c6:	4313      	orrs	r3, r2
 80044c8:	d053      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80044ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80044d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044d6:	d035      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80044d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044dc:	d82e      	bhi.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80044e2:	d031      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80044e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80044e8:	d828      	bhi.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ee:	d01a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80044f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044f4:	d822      	bhi.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d003      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80044fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044fe:	d007      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004500:	e01c      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004502:	4b32      	ldr	r3, [pc, #200]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004506:	4a31      	ldr	r2, [pc, #196]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800450c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800450e:	e01c      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004514:	3308      	adds	r3, #8
 8004516:	2100      	movs	r1, #0
 8004518:	4618      	mov	r0, r3
 800451a:	f002 fa55 	bl	80069c8 <RCCEx_PLL2_Config>
 800451e:	4603      	mov	r3, r0
 8004520:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004524:	e011      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452a:	3328      	adds	r3, #40	@ 0x28
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f002 fafc 	bl	8006b2c <RCCEx_PLL3_Config>
 8004534:	4603      	mov	r3, r0
 8004536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800453a:	e006      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004542:	e002      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004544:	bf00      	nop
 8004546:	e000      	b.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800454a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10b      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004552:	4b1e      	ldr	r3, [pc, #120]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004556:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800455a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004562:	4a1a      	ldr	r2, [pc, #104]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004564:	430b      	orrs	r3, r1
 8004566:	6593      	str	r3, [r2, #88]	@ 0x58
 8004568:	e003      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800457e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004582:	2300      	movs	r3, #0
 8004584:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004588:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800458c:	460b      	mov	r3, r1
 800458e:	4313      	orrs	r3, r2
 8004590:	d056      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004596:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800459a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800459e:	d038      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80045a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045a4:	d831      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045aa:	d034      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80045ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045b0:	d82b      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045b6:	d01d      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80045b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045bc:	d825      	bhi.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d006      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80045c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045c6:	d00a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80045c8:	e01f      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045ca:	bf00      	nop
 80045cc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045d0:	4ba2      	ldr	r3, [pc, #648]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d4:	4aa1      	ldr	r2, [pc, #644]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045dc:	e01c      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	3308      	adds	r3, #8
 80045e4:	2100      	movs	r1, #0
 80045e6:	4618      	mov	r0, r3
 80045e8:	f002 f9ee 	bl	80069c8 <RCCEx_PLL2_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045f2:	e011      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f8:	3328      	adds	r3, #40	@ 0x28
 80045fa:	2100      	movs	r1, #0
 80045fc:	4618      	mov	r0, r3
 80045fe:	f002 fa95 	bl	8006b2c <RCCEx_PLL3_Config>
 8004602:	4603      	mov	r3, r0
 8004604:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004608:	e006      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004610:	e002      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004612:	bf00      	nop
 8004614:	e000      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004616:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004618:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10b      	bne.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004620:	4b8e      	ldr	r3, [pc, #568]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004624:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004630:	4a8a      	ldr	r2, [pc, #552]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004632:	430b      	orrs	r3, r1
 8004634:	6593      	str	r3, [r2, #88]	@ 0x58
 8004636:	e003      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004638:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004648:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800464c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004650:	2300      	movs	r3, #0
 8004652:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004656:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800465a:	460b      	mov	r3, r1
 800465c:	4313      	orrs	r3, r2
 800465e:	d03a      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004666:	2b30      	cmp	r3, #48	@ 0x30
 8004668:	d01f      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x416>
 800466a:	2b30      	cmp	r3, #48	@ 0x30
 800466c:	d819      	bhi.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800466e:	2b20      	cmp	r3, #32
 8004670:	d00c      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004672:	2b20      	cmp	r3, #32
 8004674:	d815      	bhi.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004676:	2b00      	cmp	r3, #0
 8004678:	d019      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800467a:	2b10      	cmp	r3, #16
 800467c:	d111      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800467e:	4b77      	ldr	r3, [pc, #476]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004682:	4a76      	ldr	r2, [pc, #472]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004688:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800468a:	e011      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800468c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004690:	3308      	adds	r3, #8
 8004692:	2102      	movs	r1, #2
 8004694:	4618      	mov	r0, r3
 8004696:	f002 f997 	bl	80069c8 <RCCEx_PLL2_Config>
 800469a:	4603      	mov	r3, r0
 800469c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80046a0:	e006      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046a8:	e002      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80046aa:	bf00      	nop
 80046ac:	e000      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80046ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d10a      	bne.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80046b8:	4b68      	ldr	r3, [pc, #416]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046bc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80046c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c6:	4a65      	ldr	r2, [pc, #404]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046c8:	430b      	orrs	r3, r1
 80046ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046cc:	e003      	b.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80046d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046de:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80046e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80046e6:	2300      	movs	r3, #0
 80046e8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80046ec:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80046f0:	460b      	mov	r3, r1
 80046f2:	4313      	orrs	r3, r2
 80046f4:	d051      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80046f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004700:	d035      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004702:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004706:	d82e      	bhi.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004708:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800470c:	d031      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800470e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004712:	d828      	bhi.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004718:	d01a      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800471a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800471e:	d822      	bhi.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004724:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004728:	d007      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800472a:	e01c      	b.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800472c:	4b4b      	ldr	r3, [pc, #300]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800472e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004730:	4a4a      	ldr	r2, [pc, #296]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004732:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004736:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004738:	e01c      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800473a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473e:	3308      	adds	r3, #8
 8004740:	2100      	movs	r1, #0
 8004742:	4618      	mov	r0, r3
 8004744:	f002 f940 	bl	80069c8 <RCCEx_PLL2_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800474e:	e011      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004754:	3328      	adds	r3, #40	@ 0x28
 8004756:	2100      	movs	r1, #0
 8004758:	4618      	mov	r0, r3
 800475a:	f002 f9e7 	bl	8006b2c <RCCEx_PLL3_Config>
 800475e:	4603      	mov	r3, r0
 8004760:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004764:	e006      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800476c:	e002      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800476e:	bf00      	nop
 8004770:	e000      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004772:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10a      	bne.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800477c:	4b37      	ldr	r3, [pc, #220]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800477e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004780:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800478a:	4a34      	ldr	r2, [pc, #208]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800478c:	430b      	orrs	r3, r1
 800478e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004790:	e003      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004792:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004796:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800479a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80047a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047aa:	2300      	movs	r3, #0
 80047ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80047b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80047b4:	460b      	mov	r3, r1
 80047b6:	4313      	orrs	r3, r2
 80047b8:	d056      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047c4:	d033      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80047c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047ca:	d82c      	bhi.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047d0:	d02f      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80047d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047d6:	d826      	bhi.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047dc:	d02b      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80047de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047e2:	d820      	bhi.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047e8:	d012      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80047ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047ee:	d81a      	bhi.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d022      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80047f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047f8:	d115      	bne.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fe:	3308      	adds	r3, #8
 8004800:	2101      	movs	r1, #1
 8004802:	4618      	mov	r0, r3
 8004804:	f002 f8e0 	bl	80069c8 <RCCEx_PLL2_Config>
 8004808:	4603      	mov	r3, r0
 800480a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800480e:	e015      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004814:	3328      	adds	r3, #40	@ 0x28
 8004816:	2101      	movs	r1, #1
 8004818:	4618      	mov	r0, r3
 800481a:	f002 f987 	bl	8006b2c <RCCEx_PLL3_Config>
 800481e:	4603      	mov	r3, r0
 8004820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004824:	e00a      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800482c:	e006      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800482e:	bf00      	nop
 8004830:	e004      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004832:	bf00      	nop
 8004834:	e002      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004836:	bf00      	nop
 8004838:	e000      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800483a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800483c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10d      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004844:	4b05      	ldr	r3, [pc, #20]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004848:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800484c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004852:	4a02      	ldr	r2, [pc, #8]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004854:	430b      	orrs	r3, r1
 8004856:	6513      	str	r3, [r2, #80]	@ 0x50
 8004858:	e006      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800485a:	bf00      	nop
 800485c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004870:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004874:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004878:	2300      	movs	r3, #0
 800487a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800487e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004882:	460b      	mov	r3, r1
 8004884:	4313      	orrs	r3, r2
 8004886:	d055      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004890:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004894:	d033      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004896:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800489a:	d82c      	bhi.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800489c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a0:	d02f      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80048a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a6:	d826      	bhi.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80048a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048ac:	d02b      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80048ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048b2:	d820      	bhi.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80048b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048b8:	d012      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80048ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048be:	d81a      	bhi.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d022      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80048c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048c8:	d115      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	3308      	adds	r3, #8
 80048d0:	2101      	movs	r1, #1
 80048d2:	4618      	mov	r0, r3
 80048d4:	f002 f878 	bl	80069c8 <RCCEx_PLL2_Config>
 80048d8:	4603      	mov	r3, r0
 80048da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80048de:	e015      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e4:	3328      	adds	r3, #40	@ 0x28
 80048e6:	2101      	movs	r1, #1
 80048e8:	4618      	mov	r0, r3
 80048ea:	f002 f91f 	bl	8006b2c <RCCEx_PLL3_Config>
 80048ee:	4603      	mov	r3, r0
 80048f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80048f4:	e00a      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048fc:	e006      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048fe:	bf00      	nop
 8004900:	e004      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004902:	bf00      	nop
 8004904:	e002      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004906:	bf00      	nop
 8004908:	e000      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800490a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800490c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10b      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004914:	4ba3      	ldr	r3, [pc, #652]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004918:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800491c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004920:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004924:	4a9f      	ldr	r2, [pc, #636]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004926:	430b      	orrs	r3, r1
 8004928:	6593      	str	r3, [r2, #88]	@ 0x58
 800492a:	e003      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004930:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004940:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004944:	2300      	movs	r3, #0
 8004946:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800494a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800494e:	460b      	mov	r3, r1
 8004950:	4313      	orrs	r3, r2
 8004952:	d037      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800495a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800495e:	d00e      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004964:	d816      	bhi.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004966:	2b00      	cmp	r3, #0
 8004968:	d018      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800496a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800496e:	d111      	bne.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004970:	4b8c      	ldr	r3, [pc, #560]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004974:	4a8b      	ldr	r2, [pc, #556]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004976:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800497a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800497c:	e00f      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800497e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004982:	3308      	adds	r3, #8
 8004984:	2101      	movs	r1, #1
 8004986:	4618      	mov	r0, r3
 8004988:	f002 f81e 	bl	80069c8 <RCCEx_PLL2_Config>
 800498c:	4603      	mov	r3, r0
 800498e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004992:	e004      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800499a:	e000      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800499c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800499e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80049a6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049aa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80049ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b4:	4a7b      	ldr	r2, [pc, #492]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b6:	430b      	orrs	r3, r1
 80049b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80049ba:	e003      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80049c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049cc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80049d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049d4:	2300      	movs	r3, #0
 80049d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80049da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80049de:	460b      	mov	r3, r1
 80049e0:	4313      	orrs	r3, r2
 80049e2:	d039      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80049e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d81c      	bhi.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a31 	.word	0x08004a31
 80049f8:	08004a05 	.word	0x08004a05
 80049fc:	08004a13 	.word	0x08004a13
 8004a00:	08004a31 	.word	0x08004a31
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a04:	4b67      	ldr	r3, [pc, #412]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a08:	4a66      	ldr	r2, [pc, #408]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a10:	e00f      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a16:	3308      	adds	r3, #8
 8004a18:	2102      	movs	r1, #2
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f001 ffd4 	bl	80069c8 <RCCEx_PLL2_Config>
 8004a20:	4603      	mov	r3, r0
 8004a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a26:	e004      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a2e:	e000      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004a30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10a      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004a3a:	4b5a      	ldr	r3, [pc, #360]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a3e:	f023 0103 	bic.w	r1, r3, #3
 8004a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a48:	4a56      	ldr	r2, [pc, #344]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a4a:	430b      	orrs	r3, r1
 8004a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a4e:	e003      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004a64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a68:	2300      	movs	r3, #0
 8004a6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004a72:	460b      	mov	r3, r1
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f000 809f 	beq.w	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a7a:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a86:	f7fc fac7 	bl	8001018 <HAL_GetTick>
 8004a8a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a8e:	e00b      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a90:	f7fc fac2 	bl	8001018 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b64      	cmp	r3, #100	@ 0x64
 8004a9e:	d903      	bls.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aa6:	e005      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004aa8:	4b3f      	ldr	r3, [pc, #252]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0ed      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d179      	bne.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004abc:	4b39      	ldr	r3, [pc, #228]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004abe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ac8:	4053      	eors	r3, r2
 8004aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d015      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ad2:	4b34      	ldr	r3, [pc, #208]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ada:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ade:	4b31      	ldr	r3, [pc, #196]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae2:	4a30      	ldr	r2, [pc, #192]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004aea:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aee:	4a2d      	ldr	r2, [pc, #180]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004af4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004af6:	4a2b      	ldr	r2, [pc, #172]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004afc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b0a:	d118      	bne.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0c:	f7fc fa84 	bl	8001018 <HAL_GetTick>
 8004b10:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b14:	e00d      	b.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b16:	f7fc fa7f 	bl	8001018 <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b20:	1ad2      	subs	r2, r2, r3
 8004b22:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d903      	bls.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004b30:	e005      	b.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b32:	4b1c      	ldr	r3, [pc, #112]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d0eb      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d129      	bne.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b56:	d10e      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004b58:	4b12      	ldr	r3, [pc, #72]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b68:	091a      	lsrs	r2, r3, #4
 8004b6a:	4b10      	ldr	r3, [pc, #64]	@ (8004bac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b70:	430b      	orrs	r3, r1
 8004b72:	6113      	str	r3, [r2, #16]
 8004b74:	e005      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004b76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b80:	6113      	str	r3, [r2, #16]
 8004b82:	4b08      	ldr	r3, [pc, #32]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b84:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b92:	4a04      	ldr	r2, [pc, #16]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b94:	430b      	orrs	r3, r1
 8004b96:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b98:	e00e      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004ba2:	e009      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004ba4:	58024400 	.word	0x58024400
 8004ba8:	58024800 	.word	0x58024800
 8004bac:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc0:	f002 0301 	and.w	r3, r2, #1
 8004bc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004bce:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f000 8089 	beq.w	8004cec <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004be0:	2b28      	cmp	r3, #40	@ 0x28
 8004be2:	d86b      	bhi.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004be4:	a201      	add	r2, pc, #4	@ (adr r2, 8004bec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bea:	bf00      	nop
 8004bec:	08004cc5 	.word	0x08004cc5
 8004bf0:	08004cbd 	.word	0x08004cbd
 8004bf4:	08004cbd 	.word	0x08004cbd
 8004bf8:	08004cbd 	.word	0x08004cbd
 8004bfc:	08004cbd 	.word	0x08004cbd
 8004c00:	08004cbd 	.word	0x08004cbd
 8004c04:	08004cbd 	.word	0x08004cbd
 8004c08:	08004cbd 	.word	0x08004cbd
 8004c0c:	08004c91 	.word	0x08004c91
 8004c10:	08004cbd 	.word	0x08004cbd
 8004c14:	08004cbd 	.word	0x08004cbd
 8004c18:	08004cbd 	.word	0x08004cbd
 8004c1c:	08004cbd 	.word	0x08004cbd
 8004c20:	08004cbd 	.word	0x08004cbd
 8004c24:	08004cbd 	.word	0x08004cbd
 8004c28:	08004cbd 	.word	0x08004cbd
 8004c2c:	08004ca7 	.word	0x08004ca7
 8004c30:	08004cbd 	.word	0x08004cbd
 8004c34:	08004cbd 	.word	0x08004cbd
 8004c38:	08004cbd 	.word	0x08004cbd
 8004c3c:	08004cbd 	.word	0x08004cbd
 8004c40:	08004cbd 	.word	0x08004cbd
 8004c44:	08004cbd 	.word	0x08004cbd
 8004c48:	08004cbd 	.word	0x08004cbd
 8004c4c:	08004cc5 	.word	0x08004cc5
 8004c50:	08004cbd 	.word	0x08004cbd
 8004c54:	08004cbd 	.word	0x08004cbd
 8004c58:	08004cbd 	.word	0x08004cbd
 8004c5c:	08004cbd 	.word	0x08004cbd
 8004c60:	08004cbd 	.word	0x08004cbd
 8004c64:	08004cbd 	.word	0x08004cbd
 8004c68:	08004cbd 	.word	0x08004cbd
 8004c6c:	08004cc5 	.word	0x08004cc5
 8004c70:	08004cbd 	.word	0x08004cbd
 8004c74:	08004cbd 	.word	0x08004cbd
 8004c78:	08004cbd 	.word	0x08004cbd
 8004c7c:	08004cbd 	.word	0x08004cbd
 8004c80:	08004cbd 	.word	0x08004cbd
 8004c84:	08004cbd 	.word	0x08004cbd
 8004c88:	08004cbd 	.word	0x08004cbd
 8004c8c:	08004cc5 	.word	0x08004cc5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	3308      	adds	r3, #8
 8004c96:	2101      	movs	r1, #1
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f001 fe95 	bl	80069c8 <RCCEx_PLL2_Config>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004ca4:	e00f      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004caa:	3328      	adds	r3, #40	@ 0x28
 8004cac:	2101      	movs	r1, #1
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f001 ff3c 	bl	8006b2c <RCCEx_PLL3_Config>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004cba:	e004      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cc2:	e000      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004cc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10a      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004cce:	4bbf      	ldr	r3, [pc, #764]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cdc:	4abb      	ldr	r2, [pc, #748]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cde:	430b      	orrs	r3, r1
 8004ce0:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ce2:	e003      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf4:	f002 0302 	and.w	r3, r2, #2
 8004cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004d02:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004d06:	460b      	mov	r3, r1
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	d041      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d12:	2b05      	cmp	r3, #5
 8004d14:	d824      	bhi.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004d16:	a201      	add	r2, pc, #4	@ (adr r2, 8004d1c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1c:	08004d69 	.word	0x08004d69
 8004d20:	08004d35 	.word	0x08004d35
 8004d24:	08004d4b 	.word	0x08004d4b
 8004d28:	08004d69 	.word	0x08004d69
 8004d2c:	08004d69 	.word	0x08004d69
 8004d30:	08004d69 	.word	0x08004d69
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d38:	3308      	adds	r3, #8
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f001 fe43 	bl	80069c8 <RCCEx_PLL2_Config>
 8004d42:	4603      	mov	r3, r0
 8004d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d48:	e00f      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4e:	3328      	adds	r3, #40	@ 0x28
 8004d50:	2101      	movs	r1, #1
 8004d52:	4618      	mov	r0, r3
 8004d54:	f001 feea 	bl	8006b2c <RCCEx_PLL3_Config>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d5e:	e004      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d66:	e000      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10a      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004d72:	4b96      	ldr	r3, [pc, #600]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d76:	f023 0107 	bic.w	r1, r3, #7
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d80:	4a92      	ldr	r2, [pc, #584]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d82:	430b      	orrs	r3, r1
 8004d84:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d86:	e003      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d98:	f002 0304 	and.w	r3, r2, #4
 8004d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004da0:	2300      	movs	r3, #0
 8004da2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004da6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004daa:	460b      	mov	r3, r1
 8004dac:	4313      	orrs	r3, r2
 8004dae:	d044      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004db8:	2b05      	cmp	r3, #5
 8004dba:	d825      	bhi.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc2:	bf00      	nop
 8004dc4:	08004e11 	.word	0x08004e11
 8004dc8:	08004ddd 	.word	0x08004ddd
 8004dcc:	08004df3 	.word	0x08004df3
 8004dd0:	08004e11 	.word	0x08004e11
 8004dd4:	08004e11 	.word	0x08004e11
 8004dd8:	08004e11 	.word	0x08004e11
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de0:	3308      	adds	r3, #8
 8004de2:	2101      	movs	r1, #1
 8004de4:	4618      	mov	r0, r3
 8004de6:	f001 fdef 	bl	80069c8 <RCCEx_PLL2_Config>
 8004dea:	4603      	mov	r3, r0
 8004dec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004df0:	e00f      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	3328      	adds	r3, #40	@ 0x28
 8004df8:	2101      	movs	r1, #1
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f001 fe96 	bl	8006b2c <RCCEx_PLL3_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e06:	e004      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e0e:	e000      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004e10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10b      	bne.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e1a:	4b6c      	ldr	r3, [pc, #432]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1e:	f023 0107 	bic.w	r1, r3, #7
 8004e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e2a:	4a68      	ldr	r2, [pc, #416]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e2c:	430b      	orrs	r3, r1
 8004e2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e30:	e003      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e42:	f002 0320 	and.w	r3, r2, #32
 8004e46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e54:	460b      	mov	r3, r1
 8004e56:	4313      	orrs	r3, r2
 8004e58:	d055      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e66:	d033      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004e68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e6c:	d82c      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e72:	d02f      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e78:	d826      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e7e:	d02b      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004e80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e84:	d820      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e8a:	d012      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004e8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e90:	d81a      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d022      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004e96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e9a:	d115      	bne.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea0:	3308      	adds	r3, #8
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f001 fd8f 	bl	80069c8 <RCCEx_PLL2_Config>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004eb0:	e015      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	3328      	adds	r3, #40	@ 0x28
 8004eb8:	2102      	movs	r1, #2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f001 fe36 	bl	8006b2c <RCCEx_PLL3_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004ec6:	e00a      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ece:	e006      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ed0:	bf00      	nop
 8004ed2:	e004      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ed4:	bf00      	nop
 8004ed6:	e002      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ed8:	bf00      	nop
 8004eda:	e000      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10b      	bne.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ee6:	4b39      	ldr	r3, [pc, #228]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef6:	4a35      	ldr	r2, [pc, #212]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ef8:	430b      	orrs	r3, r1
 8004efa:	6553      	str	r3, [r2, #84]	@ 0x54
 8004efc:	e003      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004f12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f16:	2300      	movs	r3, #0
 8004f18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f1c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004f20:	460b      	mov	r3, r1
 8004f22:	4313      	orrs	r3, r2
 8004f24:	d058      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f2e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004f32:	d033      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004f34:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004f38:	d82c      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f3e:	d02f      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004f40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f44:	d826      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f4a:	d02b      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004f4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f50:	d820      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f56:	d012      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004f58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f5c:	d81a      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d022      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004f62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f66:	d115      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	2100      	movs	r1, #0
 8004f70:	4618      	mov	r0, r3
 8004f72:	f001 fd29 	bl	80069c8 <RCCEx_PLL2_Config>
 8004f76:	4603      	mov	r3, r0
 8004f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f7c:	e015      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f82:	3328      	adds	r3, #40	@ 0x28
 8004f84:	2102      	movs	r1, #2
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 fdd0 	bl	8006b2c <RCCEx_PLL3_Config>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f92:	e00a      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f9a:	e006      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f9c:	bf00      	nop
 8004f9e:	e004      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004fa0:	bf00      	nop
 8004fa2:	e002      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004fa4:	bf00      	nop
 8004fa6:	e000      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10e      	bne.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fb2:	4b06      	ldr	r3, [pc, #24]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fc2:	4a02      	ldr	r2, [pc, #8]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fc4:	430b      	orrs	r3, r1
 8004fc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fc8:	e006      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004fca:	bf00      	nop
 8004fcc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004fe4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	d055      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ffc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005000:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005004:	d033      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005006:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800500a:	d82c      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800500c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005010:	d02f      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005012:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005016:	d826      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005018:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800501c:	d02b      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800501e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005022:	d820      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005024:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005028:	d012      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800502a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800502e:	d81a      	bhi.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005030:	2b00      	cmp	r3, #0
 8005032:	d022      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005034:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005038:	d115      	bne.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800503a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503e:	3308      	adds	r3, #8
 8005040:	2100      	movs	r1, #0
 8005042:	4618      	mov	r0, r3
 8005044:	f001 fcc0 	bl	80069c8 <RCCEx_PLL2_Config>
 8005048:	4603      	mov	r3, r0
 800504a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800504e:	e015      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005054:	3328      	adds	r3, #40	@ 0x28
 8005056:	2102      	movs	r1, #2
 8005058:	4618      	mov	r0, r3
 800505a:	f001 fd67 	bl	8006b2c <RCCEx_PLL3_Config>
 800505e:	4603      	mov	r3, r0
 8005060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005064:	e00a      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800506c:	e006      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800506e:	bf00      	nop
 8005070:	e004      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005072:	bf00      	nop
 8005074:	e002      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005076:	bf00      	nop
 8005078:	e000      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800507a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800507c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10b      	bne.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005084:	4ba1      	ldr	r3, [pc, #644]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005088:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800508c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005090:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005094:	4a9d      	ldr	r2, [pc, #628]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005096:	430b      	orrs	r3, r1
 8005098:	6593      	str	r3, [r2, #88]	@ 0x58
 800509a:	e003      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800509c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80050a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	f002 0308 	and.w	r3, r2, #8
 80050b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050b4:	2300      	movs	r3, #0
 80050b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050ba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80050be:	460b      	mov	r3, r1
 80050c0:	4313      	orrs	r3, r2
 80050c2:	d01e      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80050c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d0:	d10c      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80050d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d6:	3328      	adds	r3, #40	@ 0x28
 80050d8:	2102      	movs	r1, #2
 80050da:	4618      	mov	r0, r3
 80050dc:	f001 fd26 	bl	8006b2c <RCCEx_PLL3_Config>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d002      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80050ec:	4b87      	ldr	r3, [pc, #540]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050fc:	4a83      	ldr	r2, [pc, #524]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050fe:	430b      	orrs	r3, r1
 8005100:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510a:	f002 0310 	and.w	r3, r2, #16
 800510e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005112:	2300      	movs	r3, #0
 8005114:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005118:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800511c:	460b      	mov	r3, r1
 800511e:	4313      	orrs	r3, r2
 8005120:	d01e      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005126:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800512a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800512e:	d10c      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005134:	3328      	adds	r3, #40	@ 0x28
 8005136:	2102      	movs	r1, #2
 8005138:	4618      	mov	r0, r3
 800513a:	f001 fcf7 	bl	8006b2c <RCCEx_PLL3_Config>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d002      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800514a:	4b70      	ldr	r3, [pc, #448]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800514c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005156:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800515a:	4a6c      	ldr	r2, [pc, #432]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800515c:	430b      	orrs	r3, r1
 800515e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005168:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800516c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005170:	2300      	movs	r3, #0
 8005172:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005176:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800517a:	460b      	mov	r3, r1
 800517c:	4313      	orrs	r3, r2
 800517e:	d03e      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005184:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005188:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800518c:	d022      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800518e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005192:	d81b      	bhi.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800519c:	d00b      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800519e:	e015      	b.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a4:	3308      	adds	r3, #8
 80051a6:	2100      	movs	r1, #0
 80051a8:	4618      	mov	r0, r3
 80051aa:	f001 fc0d 	bl	80069c8 <RCCEx_PLL2_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80051b4:	e00f      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ba:	3328      	adds	r3, #40	@ 0x28
 80051bc:	2102      	movs	r1, #2
 80051be:	4618      	mov	r0, r3
 80051c0:	f001 fcb4 	bl	8006b2c <RCCEx_PLL3_Config>
 80051c4:	4603      	mov	r3, r0
 80051c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80051ca:	e004      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051d2:	e000      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80051d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10b      	bne.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051de:	4b4b      	ldr	r3, [pc, #300]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80051e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051ee:	4a47      	ldr	r2, [pc, #284]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051f0:	430b      	orrs	r3, r1
 80051f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80051f4:	e003      	b.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80051fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005206:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800520a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800520c:	2300      	movs	r3, #0
 800520e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005210:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005214:	460b      	mov	r3, r1
 8005216:	4313      	orrs	r3, r2
 8005218:	d03b      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005222:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005226:	d01f      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005228:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800522c:	d818      	bhi.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800522e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005232:	d003      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005234:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005238:	d007      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800523a:	e011      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800523c:	4b33      	ldr	r3, [pc, #204]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800523e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005240:	4a32      	ldr	r2, [pc, #200]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005246:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005248:	e00f      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800524a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524e:	3328      	adds	r3, #40	@ 0x28
 8005250:	2101      	movs	r1, #1
 8005252:	4618      	mov	r0, r3
 8005254:	f001 fc6a 	bl	8006b2c <RCCEx_PLL3_Config>
 8005258:	4603      	mov	r3, r0
 800525a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800525e:	e004      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005266:	e000      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800526a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10b      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005272:	4b26      	ldr	r3, [pc, #152]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005276:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800527a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005282:	4a22      	ldr	r2, [pc, #136]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005284:	430b      	orrs	r3, r1
 8005286:	6553      	str	r3, [r2, #84]	@ 0x54
 8005288:	e003      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800528a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800529e:	673b      	str	r3, [r7, #112]	@ 0x70
 80052a0:	2300      	movs	r3, #0
 80052a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80052a4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80052a8:	460b      	mov	r3, r1
 80052aa:	4313      	orrs	r3, r2
 80052ac:	d034      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80052ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d003      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80052b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052bc:	d007      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80052be:	e011      	b.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052c0:	4b12      	ldr	r3, [pc, #72]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c4:	4a11      	ldr	r2, [pc, #68]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80052cc:	e00e      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d2:	3308      	adds	r3, #8
 80052d4:	2102      	movs	r1, #2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f001 fb76 	bl	80069c8 <RCCEx_PLL2_Config>
 80052dc:	4603      	mov	r3, r0
 80052de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80052e2:	e003      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d10d      	bne.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80052f4:	4b05      	ldr	r3, [pc, #20]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005302:	4a02      	ldr	r2, [pc, #8]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005304:	430b      	orrs	r3, r1
 8005306:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005308:	e006      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800530a:	bf00      	nop
 800530c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005314:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005324:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005326:	2300      	movs	r3, #0
 8005328:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800532a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800532e:	460b      	mov	r3, r1
 8005330:	4313      	orrs	r3, r2
 8005332:	d00c      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005338:	3328      	adds	r3, #40	@ 0x28
 800533a:	2102      	movs	r1, #2
 800533c:	4618      	mov	r0, r3
 800533e:	f001 fbf5 	bl	8006b2c <RCCEx_PLL3_Config>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800534e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005356:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800535a:	663b      	str	r3, [r7, #96]	@ 0x60
 800535c:	2300      	movs	r3, #0
 800535e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005360:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005364:	460b      	mov	r3, r1
 8005366:	4313      	orrs	r3, r2
 8005368:	d038      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800536a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005372:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005376:	d018      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005378:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800537c:	d811      	bhi.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800537e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005382:	d014      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005384:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005388:	d80b      	bhi.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800538a:	2b00      	cmp	r3, #0
 800538c:	d011      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800538e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005392:	d106      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005394:	4bc3      	ldr	r3, [pc, #780]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005398:	4ac2      	ldr	r2, [pc, #776]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800539a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800539e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80053a0:	e008      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a8:	e004      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80053aa:	bf00      	nop
 80053ac:	e002      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80053ae:	bf00      	nop
 80053b0:	e000      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80053b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10b      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053bc:	4bb9      	ldr	r3, [pc, #740]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053cc:	4ab5      	ldr	r2, [pc, #724]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053ce:	430b      	orrs	r3, r1
 80053d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80053d2:	e003      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80053dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80053e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053ea:	2300      	movs	r3, #0
 80053ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053ee:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80053f2:	460b      	mov	r3, r1
 80053f4:	4313      	orrs	r3, r2
 80053f6:	d009      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80053f8:	4baa      	ldr	r3, [pc, #680]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053fc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005404:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005406:	4aa7      	ldr	r2, [pc, #668]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005408:	430b      	orrs	r3, r1
 800540a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800540c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005418:	653b      	str	r3, [r7, #80]	@ 0x50
 800541a:	2300      	movs	r3, #0
 800541c:	657b      	str	r3, [r7, #84]	@ 0x54
 800541e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005422:	460b      	mov	r3, r1
 8005424:	4313      	orrs	r3, r2
 8005426:	d00a      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005428:	4b9e      	ldr	r3, [pc, #632]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005434:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005438:	4a9a      	ldr	r2, [pc, #616]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800543a:	430b      	orrs	r3, r1
 800543c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800543e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005446:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800544a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800544c:	2300      	movs	r3, #0
 800544e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005450:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005454:	460b      	mov	r3, r1
 8005456:	4313      	orrs	r3, r2
 8005458:	d009      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800545a:	4b92      	ldr	r3, [pc, #584]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800545c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800545e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005468:	4a8e      	ldr	r2, [pc, #568]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800546a:	430b      	orrs	r3, r1
 800546c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005476:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800547a:	643b      	str	r3, [r7, #64]	@ 0x40
 800547c:	2300      	movs	r3, #0
 800547e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005480:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005484:	460b      	mov	r3, r1
 8005486:	4313      	orrs	r3, r2
 8005488:	d00e      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800548a:	4b86      	ldr	r3, [pc, #536]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	4a85      	ldr	r2, [pc, #532]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005490:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005494:	6113      	str	r3, [r2, #16]
 8005496:	4b83      	ldr	r3, [pc, #524]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005498:	6919      	ldr	r1, [r3, #16]
 800549a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800549e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80054a2:	4a80      	ldr	r2, [pc, #512]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054a4:	430b      	orrs	r3, r1
 80054a6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80054a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80054b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054b6:	2300      	movs	r3, #0
 80054b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054ba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80054be:	460b      	mov	r3, r1
 80054c0:	4313      	orrs	r3, r2
 80054c2:	d009      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80054c4:	4b77      	ldr	r3, [pc, #476]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80054cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d2:	4a74      	ldr	r2, [pc, #464]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054d4:	430b      	orrs	r3, r1
 80054d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80054e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80054e6:	2300      	movs	r3, #0
 80054e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054ea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80054ee:	460b      	mov	r3, r1
 80054f0:	4313      	orrs	r3, r2
 80054f2:	d00a      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054f4:	4b6b      	ldr	r3, [pc, #428]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80054fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005504:	4a67      	ldr	r2, [pc, #412]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005506:	430b      	orrs	r3, r1
 8005508:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800550a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005512:	2100      	movs	r1, #0
 8005514:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800551c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005520:	460b      	mov	r3, r1
 8005522:	4313      	orrs	r3, r2
 8005524:	d011      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552a:	3308      	adds	r3, #8
 800552c:	2100      	movs	r1, #0
 800552e:	4618      	mov	r0, r3
 8005530:	f001 fa4a 	bl	80069c8 <RCCEx_PLL2_Config>
 8005534:	4603      	mov	r3, r0
 8005536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800553a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005546:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	2100      	movs	r1, #0
 8005554:	6239      	str	r1, [r7, #32]
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	627b      	str	r3, [r7, #36]	@ 0x24
 800555c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005560:	460b      	mov	r3, r1
 8005562:	4313      	orrs	r3, r2
 8005564:	d011      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556a:	3308      	adds	r3, #8
 800556c:	2101      	movs	r1, #1
 800556e:	4618      	mov	r0, r3
 8005570:	f001 fa2a 	bl	80069c8 <RCCEx_PLL2_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800557a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005586:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800558a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	2100      	movs	r1, #0
 8005594:	61b9      	str	r1, [r7, #24]
 8005596:	f003 0304 	and.w	r3, r3, #4
 800559a:	61fb      	str	r3, [r7, #28]
 800559c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80055a0:	460b      	mov	r3, r1
 80055a2:	4313      	orrs	r3, r2
 80055a4:	d011      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055aa:	3308      	adds	r3, #8
 80055ac:	2102      	movs	r1, #2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f001 fa0a 	bl	80069c8 <RCCEx_PLL2_Config>
 80055b4:	4603      	mov	r3, r0
 80055b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80055ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d2:	2100      	movs	r1, #0
 80055d4:	6139      	str	r1, [r7, #16]
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	617b      	str	r3, [r7, #20]
 80055dc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80055e0:	460b      	mov	r3, r1
 80055e2:	4313      	orrs	r3, r2
 80055e4:	d011      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ea:	3328      	adds	r3, #40	@ 0x28
 80055ec:	2100      	movs	r1, #0
 80055ee:	4618      	mov	r0, r3
 80055f0:	f001 fa9c 	bl	8006b2c <RCCEx_PLL3_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80055fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d003      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005606:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800560a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800560e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005612:	2100      	movs	r1, #0
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	f003 0310 	and.w	r3, r3, #16
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005620:	460b      	mov	r3, r1
 8005622:	4313      	orrs	r3, r2
 8005624:	d011      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800562a:	3328      	adds	r3, #40	@ 0x28
 800562c:	2101      	movs	r1, #1
 800562e:	4618      	mov	r0, r3
 8005630:	f001 fa7c 	bl	8006b2c <RCCEx_PLL3_Config>
 8005634:	4603      	mov	r3, r0
 8005636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800563a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800563e:	2b00      	cmp	r3, #0
 8005640:	d003      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005646:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800564a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	2100      	movs	r1, #0
 8005654:	6039      	str	r1, [r7, #0]
 8005656:	f003 0320 	and.w	r3, r3, #32
 800565a:	607b      	str	r3, [r7, #4]
 800565c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005660:	460b      	mov	r3, r1
 8005662:	4313      	orrs	r3, r2
 8005664:	d011      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	3328      	adds	r3, #40	@ 0x28
 800566c:	2102      	movs	r1, #2
 800566e:	4618      	mov	r0, r3
 8005670:	f001 fa5c 	bl	8006b2c <RCCEx_PLL3_Config>
 8005674:	4603      	mov	r3, r0
 8005676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800567a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800568a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	e000      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
}
 8005698:	4618      	mov	r0, r3
 800569a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800569e:	46bd      	mov	sp, r7
 80056a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056a4:	58024400 	.word	0x58024400

080056a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b090      	sub	sp, #64	@ 0x40
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80056b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056b6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80056ba:	430b      	orrs	r3, r1
 80056bc:	f040 8094 	bne.w	80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80056c0:	4b9e      	ldr	r3, [pc, #632]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c4:	f003 0307 	and.w	r3, r3, #7
 80056c8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80056ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056cc:	2b04      	cmp	r3, #4
 80056ce:	f200 8087 	bhi.w	80057e0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80056d2:	a201      	add	r2, pc, #4	@ (adr r2, 80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80056d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d8:	080056ed 	.word	0x080056ed
 80056dc:	08005715 	.word	0x08005715
 80056e0:	0800573d 	.word	0x0800573d
 80056e4:	080057d9 	.word	0x080057d9
 80056e8:	08005765 	.word	0x08005765
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80056ec:	4b93      	ldr	r3, [pc, #588]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056f8:	d108      	bne.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80056fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056fe:	4618      	mov	r0, r3
 8005700:	f001 f810 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005708:	f000 bd45 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800570c:	2300      	movs	r3, #0
 800570e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005710:	f000 bd41 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005714:	4b89      	ldr	r3, [pc, #548]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800571c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005720:	d108      	bne.n	8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005722:	f107 0318 	add.w	r3, r7, #24
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fd54 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005730:	f000 bd31 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005734:	2300      	movs	r3, #0
 8005736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005738:	f000 bd2d 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800573c:	4b7f      	ldr	r3, [pc, #508]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005744:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005748:	d108      	bne.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800574a:	f107 030c 	add.w	r3, r7, #12
 800574e:	4618      	mov	r0, r3
 8005750:	f000 fe94 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005758:	f000 bd1d 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800575c:	2300      	movs	r3, #0
 800575e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005760:	f000 bd19 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005764:	4b75      	ldr	r3, [pc, #468]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005768:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800576c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800576e:	4b73      	ldr	r3, [pc, #460]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0304 	and.w	r3, r3, #4
 8005776:	2b04      	cmp	r3, #4
 8005778:	d10c      	bne.n	8005794 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800577a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800577c:	2b00      	cmp	r3, #0
 800577e:	d109      	bne.n	8005794 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005780:	4b6e      	ldr	r3, [pc, #440]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	08db      	lsrs	r3, r3, #3
 8005786:	f003 0303 	and.w	r3, r3, #3
 800578a:	4a6d      	ldr	r2, [pc, #436]	@ (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800578c:	fa22 f303 	lsr.w	r3, r2, r3
 8005790:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005792:	e01f      	b.n	80057d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005794:	4b69      	ldr	r3, [pc, #420]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800579c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057a0:	d106      	bne.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80057a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057a8:	d102      	bne.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80057aa:	4b66      	ldr	r3, [pc, #408]	@ (8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80057ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ae:	e011      	b.n	80057d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80057b0:	4b62      	ldr	r3, [pc, #392]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057bc:	d106      	bne.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80057be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057c4:	d102      	bne.n	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80057c6:	4b60      	ldr	r3, [pc, #384]	@ (8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80057c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ca:	e003      	b.n	80057d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80057d0:	f000 bce1 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80057d4:	f000 bcdf 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80057d8:	4b5c      	ldr	r3, [pc, #368]	@ (800594c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80057da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057dc:	f000 bcdb 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80057e0:	2300      	movs	r3, #0
 80057e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057e4:	f000 bcd7 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80057e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057ec:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80057f0:	430b      	orrs	r3, r1
 80057f2:	f040 80ad 	bne.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80057f6:	4b51      	ldr	r3, [pc, #324]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057fa:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80057fe:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005806:	d056      	beq.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800580e:	f200 8090 	bhi.w	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005814:	2bc0      	cmp	r3, #192	@ 0xc0
 8005816:	f000 8088 	beq.w	800592a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581c:	2bc0      	cmp	r3, #192	@ 0xc0
 800581e:	f200 8088 	bhi.w	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005824:	2b80      	cmp	r3, #128	@ 0x80
 8005826:	d032      	beq.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	2b80      	cmp	r3, #128	@ 0x80
 800582c:	f200 8081 	bhi.w	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005838:	2b40      	cmp	r3, #64	@ 0x40
 800583a:	d014      	beq.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800583c:	e079      	b.n	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800583e:	4b3f      	ldr	r3, [pc, #252]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005846:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800584a:	d108      	bne.n	800585e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800584c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005850:	4618      	mov	r0, r3
 8005852:	f000 ff67 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800585a:	f000 bc9c 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800585e:	2300      	movs	r3, #0
 8005860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005862:	f000 bc98 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005866:	4b35      	ldr	r3, [pc, #212]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800586e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005872:	d108      	bne.n	8005886 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005874:	f107 0318 	add.w	r3, r7, #24
 8005878:	4618      	mov	r0, r3
 800587a:	f000 fcab 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005882:	f000 bc88 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005886:	2300      	movs	r3, #0
 8005888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800588a:	f000 bc84 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800588e:	4b2b      	ldr	r3, [pc, #172]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800589a:	d108      	bne.n	80058ae <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800589c:	f107 030c 	add.w	r3, r7, #12
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 fdeb 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058aa:	f000 bc74 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80058ae:	2300      	movs	r3, #0
 80058b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058b2:	f000 bc70 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80058b6:	4b21      	ldr	r3, [pc, #132]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80058be:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80058c0:	4b1e      	ldr	r3, [pc, #120]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b04      	cmp	r3, #4
 80058ca:	d10c      	bne.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80058cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d109      	bne.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80058d2:	4b1a      	ldr	r3, [pc, #104]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	08db      	lsrs	r3, r3, #3
 80058d8:	f003 0303 	and.w	r3, r3, #3
 80058dc:	4a18      	ldr	r2, [pc, #96]	@ (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80058de:	fa22 f303 	lsr.w	r3, r2, r3
 80058e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058e4:	e01f      	b.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80058e6:	4b15      	ldr	r3, [pc, #84]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058f2:	d106      	bne.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80058f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058fa:	d102      	bne.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80058fc:	4b11      	ldr	r3, [pc, #68]	@ (8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80058fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005900:	e011      	b.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005902:	4b0e      	ldr	r3, [pc, #56]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800590a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800590e:	d106      	bne.n	800591e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8005910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005912:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005916:	d102      	bne.n	800591e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005918:	4b0b      	ldr	r3, [pc, #44]	@ (8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800591a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800591c:	e003      	b.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800591e:	2300      	movs	r3, #0
 8005920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005922:	f000 bc38 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005926:	f000 bc36 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800592a:	4b08      	ldr	r3, [pc, #32]	@ (800594c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800592c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800592e:	f000 bc32 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005932:	2300      	movs	r3, #0
 8005934:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005936:	f000 bc2e 	b.w	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800593a:	bf00      	nop
 800593c:	58024400 	.word	0x58024400
 8005940:	03d09000 	.word	0x03d09000
 8005944:	003d0900 	.word	0x003d0900
 8005948:	017d7840 	.word	0x017d7840
 800594c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005954:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005958:	430b      	orrs	r3, r1
 800595a:	f040 809c 	bne.w	8005a96 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800595e:	4b9e      	ldr	r3, [pc, #632]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005962:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005966:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800596e:	d054      	beq.n	8005a1a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8005970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005972:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005976:	f200 808b 	bhi.w	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005980:	f000 8083 	beq.w	8005a8a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005986:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800598a:	f200 8081 	bhi.w	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005990:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005994:	d02f      	beq.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8005996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005998:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800599c:	d878      	bhi.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d004      	beq.n	80059ae <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80059a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059aa:	d012      	beq.n	80059d2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80059ac:	e070      	b.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80059ae:	4b8a      	ldr	r3, [pc, #552]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059ba:	d107      	bne.n	80059cc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80059bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 feaf 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80059c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059ca:	e3e4      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059cc:	2300      	movs	r3, #0
 80059ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059d0:	e3e1      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80059d2:	4b81      	ldr	r3, [pc, #516]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059de:	d107      	bne.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059e0:	f107 0318 	add.w	r3, r7, #24
 80059e4:	4618      	mov	r0, r3
 80059e6:	f000 fbf5 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059ee:	e3d2      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059f4:	e3cf      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80059f6:	4b78      	ldr	r3, [pc, #480]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a02:	d107      	bne.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a04:	f107 030c 	add.w	r3, r7, #12
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f000 fd37 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a12:	e3c0      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a14:	2300      	movs	r3, #0
 8005a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a18:	e3bd      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a1a:	4b6f      	ldr	r3, [pc, #444]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a24:	4b6c      	ldr	r3, [pc, #432]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0304 	and.w	r3, r3, #4
 8005a2c:	2b04      	cmp	r3, #4
 8005a2e:	d10c      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8005a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d109      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a36:	4b68      	ldr	r3, [pc, #416]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	08db      	lsrs	r3, r3, #3
 8005a3c:	f003 0303 	and.w	r3, r3, #3
 8005a40:	4a66      	ldr	r2, [pc, #408]	@ (8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005a42:	fa22 f303 	lsr.w	r3, r2, r3
 8005a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a48:	e01e      	b.n	8005a88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005a4a:	4b63      	ldr	r3, [pc, #396]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a56:	d106      	bne.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a5e:	d102      	bne.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005a60:	4b5f      	ldr	r3, [pc, #380]	@ (8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a64:	e010      	b.n	8005a88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005a66:	4b5c      	ldr	r3, [pc, #368]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a72:	d106      	bne.n	8005a82 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8005a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a7a:	d102      	bne.n	8005a82 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005a7c:	4b59      	ldr	r3, [pc, #356]	@ (8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a80:	e002      	b.n	8005a88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005a82:	2300      	movs	r3, #0
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005a86:	e386      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a88:	e385      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005a8a:	4b57      	ldr	r3, [pc, #348]	@ (8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a8e:	e382      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005a90:	2300      	movs	r3, #0
 8005a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a94:	e37f      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a9a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005a9e:	430b      	orrs	r3, r1
 8005aa0:	f040 80a7 	bne.w	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005aa4:	4b4c      	ldr	r3, [pc, #304]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005aac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ab4:	d055      	beq.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005abc:	f200 8096 	bhi.w	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ac6:	f000 8084 	beq.w	8005bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005acc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ad0:	f200 808c 	bhi.w	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ada:	d030      	beq.n	8005b3e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8005adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ade:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ae2:	f200 8083 	bhi.w	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d004      	beq.n	8005af6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8005aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005af2:	d012      	beq.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8005af4:	e07a      	b.n	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005af6:	4b38      	ldr	r3, [pc, #224]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005afe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b02:	d107      	bne.n	8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f000 fe0b 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b12:	e340      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b14:	2300      	movs	r3, #0
 8005b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b18:	e33d      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b26:	d107      	bne.n	8005b38 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b28:	f107 0318 	add.w	r3, r7, #24
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f000 fb51 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b36:	e32e      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b3c:	e32b      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005b3e:	4b26      	ldr	r3, [pc, #152]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b4a:	d107      	bne.n	8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b4c:	f107 030c 	add.w	r3, r7, #12
 8005b50:	4618      	mov	r0, r3
 8005b52:	f000 fc93 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b5a:	e31c      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b60:	e319      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005b62:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b6a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b04      	cmp	r3, #4
 8005b76:	d10c      	bne.n	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d109      	bne.n	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b7e:	4b16      	ldr	r3, [pc, #88]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	08db      	lsrs	r3, r3, #3
 8005b84:	f003 0303 	and.w	r3, r3, #3
 8005b88:	4a14      	ldr	r2, [pc, #80]	@ (8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b90:	e01e      	b.n	8005bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b92:	4b11      	ldr	r3, [pc, #68]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b9e:	d106      	bne.n	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8005ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ba6:	d102      	bne.n	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bac:	e010      	b.n	8005bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005bae:	4b0a      	ldr	r3, [pc, #40]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bba:	d106      	bne.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bc2:	d102      	bne.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005bc4:	4b07      	ldr	r3, [pc, #28]	@ (8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc8:	e002      	b.n	8005bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005bce:	e2e2      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005bd0:	e2e1      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005bd2:	4b05      	ldr	r3, [pc, #20]	@ (8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bd6:	e2de      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005bd8:	58024400 	.word	0x58024400
 8005bdc:	03d09000 	.word	0x03d09000
 8005be0:	003d0900 	.word	0x003d0900
 8005be4:	017d7840 	.word	0x017d7840
 8005be8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005bec:	2300      	movs	r3, #0
 8005bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bf0:	e2d1      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005bf2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bf6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005bfa:	430b      	orrs	r3, r1
 8005bfc:	f040 809c 	bne.w	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005c00:	4b93      	ldr	r3, [pc, #588]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c04:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005c08:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c10:	d054      	beq.n	8005cbc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c18:	f200 808b 	bhi.w	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c22:	f000 8083 	beq.w	8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c2c:	f200 8081 	bhi.w	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c36:	d02f      	beq.n	8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c3e:	d878      	bhi.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d004      	beq.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c4c:	d012      	beq.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005c4e:	e070      	b.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005c50:	4b7f      	ldr	r3, [pc, #508]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c5c:	d107      	bne.n	8005c6e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005c5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 fd5e 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c6c:	e293      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c72:	e290      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c74:	4b76      	ldr	r3, [pc, #472]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c80:	d107      	bne.n	8005c92 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c82:	f107 0318 	add.w	r3, r7, #24
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 faa4 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c90:	e281      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c92:	2300      	movs	r3, #0
 8005c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c96:	e27e      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c98:	4b6d      	ldr	r3, [pc, #436]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ca4:	d107      	bne.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ca6:	f107 030c 	add.w	r3, r7, #12
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fbe6 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cb4:	e26f      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cba:	e26c      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005cbc:	4b64      	ldr	r3, [pc, #400]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005cc4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005cc6:	4b62      	ldr	r3, [pc, #392]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0304 	and.w	r3, r3, #4
 8005cce:	2b04      	cmp	r3, #4
 8005cd0:	d10c      	bne.n	8005cec <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d109      	bne.n	8005cec <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cd8:	4b5d      	ldr	r3, [pc, #372]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	08db      	lsrs	r3, r3, #3
 8005cde:	f003 0303 	and.w	r3, r3, #3
 8005ce2:	4a5c      	ldr	r2, [pc, #368]	@ (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cea:	e01e      	b.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005cec:	4b58      	ldr	r3, [pc, #352]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cf8:	d106      	bne.n	8005d08 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d00:	d102      	bne.n	8005d08 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005d02:	4b55      	ldr	r3, [pc, #340]	@ (8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d06:	e010      	b.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d08:	4b51      	ldr	r3, [pc, #324]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d14:	d106      	bne.n	8005d24 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d1c:	d102      	bne.n	8005d24 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005d1e:	4b4f      	ldr	r3, [pc, #316]	@ (8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d22:	e002      	b.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005d24:	2300      	movs	r3, #0
 8005d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005d28:	e235      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005d2a:	e234      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005d2c:	4b4c      	ldr	r3, [pc, #304]	@ (8005e60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d30:	e231      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005d32:	2300      	movs	r3, #0
 8005d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d36:	e22e      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005d38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d3c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005d40:	430b      	orrs	r3, r1
 8005d42:	f040 808f 	bne.w	8005e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005d46:	4b42      	ldr	r3, [pc, #264]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d4a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d56:	d06b      	beq.n	8005e30 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d5e:	d874      	bhi.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d66:	d056      	beq.n	8005e16 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d6e:	d86c      	bhi.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d72:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d76:	d03b      	beq.n	8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d7e:	d864      	bhi.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d86:	d021      	beq.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d8e:	d85c      	bhi.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d004      	beq.n	8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d9c:	d004      	beq.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005d9e:	e054      	b.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005da0:	f7fe fa62 	bl	8004268 <HAL_RCC_GetPCLK1Freq>
 8005da4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005da6:	e1f6      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005da8:	4b29      	ldr	r3, [pc, #164]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005db0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005db4:	d107      	bne.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005db6:	f107 0318 	add.w	r3, r7, #24
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fa0a 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005dc4:	e1e7      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dca:	e1e4      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005dcc:	4b20      	ldr	r3, [pc, #128]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dd8:	d107      	bne.n	8005dea <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005dda:	f107 030c 	add.w	r3, r7, #12
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fb4c 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005de8:	e1d5      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005dea:	2300      	movs	r3, #0
 8005dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dee:	e1d2      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005df0:	4b17      	ldr	r3, [pc, #92]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d109      	bne.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dfc:	4b14      	ldr	r3, [pc, #80]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	08db      	lsrs	r3, r3, #3
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	4a13      	ldr	r2, [pc, #76]	@ (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005e08:	fa22 f303 	lsr.w	r3, r2, r3
 8005e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e0e:	e1c2      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e10:	2300      	movs	r3, #0
 8005e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e14:	e1bf      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005e16:	4b0e      	ldr	r3, [pc, #56]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e22:	d102      	bne.n	8005e2a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005e24:	4b0c      	ldr	r3, [pc, #48]	@ (8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e28:	e1b5      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e2e:	e1b2      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005e30:	4b07      	ldr	r3, [pc, #28]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e3c:	d102      	bne.n	8005e44 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005e3e:	4b07      	ldr	r3, [pc, #28]	@ (8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e42:	e1a8      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e44:	2300      	movs	r3, #0
 8005e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e48:	e1a5      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e4e:	e1a2      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005e50:	58024400 	.word	0x58024400
 8005e54:	03d09000 	.word	0x03d09000
 8005e58:	003d0900 	.word	0x003d0900
 8005e5c:	017d7840 	.word	0x017d7840
 8005e60:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e68:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005e6c:	430b      	orrs	r3, r1
 8005e6e:	d173      	bne.n	8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005e70:	4b9c      	ldr	r3, [pc, #624]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e78:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e80:	d02f      	beq.n	8005ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e88:	d863      	bhi.n	8005f52 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e96:	d012      	beq.n	8005ebe <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005e98:	e05b      	b.n	8005f52 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e9a:	4b92      	ldr	r3, [pc, #584]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ea2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ea6:	d107      	bne.n	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ea8:	f107 0318 	add.w	r3, r7, #24
 8005eac:	4618      	mov	r0, r3
 8005eae:	f000 f991 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005eb6:	e16e      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ebc:	e16b      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ebe:	4b89      	ldr	r3, [pc, #548]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eca:	d107      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ecc:	f107 030c 	add.w	r3, r7, #12
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f000 fad3 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005eda:	e15c      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005edc:	2300      	movs	r3, #0
 8005ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ee0:	e159      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005ee2:	4b80      	ldr	r3, [pc, #512]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005eea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005eec:	4b7d      	ldr	r3, [pc, #500]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	d10c      	bne.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d109      	bne.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005efe:	4b79      	ldr	r3, [pc, #484]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	08db      	lsrs	r3, r3, #3
 8005f04:	f003 0303 	and.w	r3, r3, #3
 8005f08:	4a77      	ldr	r2, [pc, #476]	@ (80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f10:	e01e      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f12:	4b74      	ldr	r3, [pc, #464]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f1e:	d106      	bne.n	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f26:	d102      	bne.n	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f28:	4b70      	ldr	r3, [pc, #448]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f2c:	e010      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f2e:	4b6d      	ldr	r3, [pc, #436]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f3a:	d106      	bne.n	8005f4a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f42:	d102      	bne.n	8005f4a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f44:	4b6a      	ldr	r3, [pc, #424]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f48:	e002      	b.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f4e:	e122      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f50:	e121      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005f52:	2300      	movs	r3, #0
 8005f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f56:	e11e      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f5c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005f60:	430b      	orrs	r3, r1
 8005f62:	d133      	bne.n	8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005f64:	4b5f      	ldr	r3, [pc, #380]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f6c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d004      	beq.n	8005f7e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f7a:	d012      	beq.n	8005fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005f7c:	e023      	b.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f7e:	4b59      	ldr	r3, [pc, #356]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f8a:	d107      	bne.n	8005f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f90:	4618      	mov	r0, r3
 8005f92:	f000 fbc7 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f9a:	e0fc      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fa0:	e0f9      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fa2:	4b50      	ldr	r3, [pc, #320]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005faa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fae:	d107      	bne.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fb0:	f107 0318 	add.w	r3, r7, #24
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f000 f90d 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005fba:	6a3b      	ldr	r3, [r7, #32]
 8005fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fbe:	e0ea      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fc4:	e0e7      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fca:	e0e4      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005fcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	f040 808d 	bne.w	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005fda:	4b42      	ldr	r3, [pc, #264]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fde:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005fe2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fea:	d06b      	beq.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ff2:	d874      	bhi.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ffa:	d056      	beq.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006002:	d86c      	bhi.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006006:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800600a:	d03b      	beq.n	8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800600c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800600e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006012:	d864      	bhi.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006016:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800601a:	d021      	beq.n	8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800601c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800601e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006022:	d85c      	bhi.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006026:	2b00      	cmp	r3, #0
 8006028:	d004      	beq.n	8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800602a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006030:	d004      	beq.n	800603c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006032:	e054      	b.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006034:	f000 f8b8 	bl	80061a8 <HAL_RCCEx_GetD3PCLK1Freq>
 8006038:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800603a:	e0ac      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800603c:	4b29      	ldr	r3, [pc, #164]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006044:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006048:	d107      	bne.n	800605a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800604a:	f107 0318 	add.w	r3, r7, #24
 800604e:	4618      	mov	r0, r3
 8006050:	f000 f8c0 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006058:	e09d      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800605a:	2300      	movs	r3, #0
 800605c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800605e:	e09a      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006060:	4b20      	ldr	r3, [pc, #128]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006068:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800606c:	d107      	bne.n	800607e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800606e:	f107 030c 	add.w	r3, r7, #12
 8006072:	4618      	mov	r0, r3
 8006074:	f000 fa02 	bl	800647c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800607c:	e08b      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800607e:	2300      	movs	r3, #0
 8006080:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006082:	e088      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006084:	4b17      	ldr	r3, [pc, #92]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b04      	cmp	r3, #4
 800608e:	d109      	bne.n	80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006090:	4b14      	ldr	r3, [pc, #80]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	08db      	lsrs	r3, r3, #3
 8006096:	f003 0303 	and.w	r3, r3, #3
 800609a:	4a13      	ldr	r2, [pc, #76]	@ (80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800609c:	fa22 f303 	lsr.w	r3, r2, r3
 80060a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060a2:	e078      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060a4:	2300      	movs	r3, #0
 80060a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060a8:	e075      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80060aa:	4b0e      	ldr	r3, [pc, #56]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060b6:	d102      	bne.n	80060be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80060b8:	4b0c      	ldr	r3, [pc, #48]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80060ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060bc:	e06b      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060be:	2300      	movs	r3, #0
 80060c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060c2:	e068      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80060c4:	4b07      	ldr	r3, [pc, #28]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060d0:	d102      	bne.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80060d2:	4b07      	ldr	r3, [pc, #28]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80060d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060d6:	e05e      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060d8:	2300      	movs	r3, #0
 80060da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060dc:	e05b      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80060de:	2300      	movs	r3, #0
 80060e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060e2:	e058      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80060e4:	58024400 	.word	0x58024400
 80060e8:	03d09000 	.word	0x03d09000
 80060ec:	003d0900 	.word	0x003d0900
 80060f0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80060f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060f8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80060fc:	430b      	orrs	r3, r1
 80060fe:	d148      	bne.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006100:	4b27      	ldr	r3, [pc, #156]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006102:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006104:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006108:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800610a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800610c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006110:	d02a      	beq.n	8006168 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006114:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006118:	d838      	bhi.n	800618c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800611a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611c:	2b00      	cmp	r3, #0
 800611e:	d004      	beq.n	800612a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006122:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006126:	d00d      	beq.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006128:	e030      	b.n	800618c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800612a:	4b1d      	ldr	r3, [pc, #116]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006132:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006136:	d102      	bne.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006138:	4b1a      	ldr	r3, [pc, #104]	@ (80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800613a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800613c:	e02b      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800613e:	2300      	movs	r3, #0
 8006140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006142:	e028      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006144:	4b16      	ldr	r3, [pc, #88]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800614c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006150:	d107      	bne.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006152:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006156:	4618      	mov	r0, r3
 8006158:	f000 fae4 	bl	8006724 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800615c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006160:	e019      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006162:	2300      	movs	r3, #0
 8006164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006166:	e016      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006168:	4b0d      	ldr	r3, [pc, #52]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006170:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006174:	d107      	bne.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006176:	f107 0318 	add.w	r3, r7, #24
 800617a:	4618      	mov	r0, r3
 800617c:	f000 f82a 	bl	80061d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006184:	e007      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006186:	2300      	movs	r3, #0
 8006188:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800618a:	e004      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800618c:	2300      	movs	r3, #0
 800618e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006190:	e001      	b.n	8006196 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006198:	4618      	mov	r0, r3
 800619a:	3740      	adds	r7, #64	@ 0x40
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	58024400 	.word	0x58024400
 80061a4:	017d7840 	.word	0x017d7840

080061a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80061ac:	f7fe f82c 	bl	8004208 <HAL_RCC_GetHCLKFreq>
 80061b0:	4602      	mov	r2, r0
 80061b2:	4b06      	ldr	r3, [pc, #24]	@ (80061cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	091b      	lsrs	r3, r3, #4
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	4904      	ldr	r1, [pc, #16]	@ (80061d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80061be:	5ccb      	ldrb	r3, [r1, r3]
 80061c0:	f003 031f 	and.w	r3, r3, #31
 80061c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	58024400 	.word	0x58024400
 80061d0:	0800a090 	.word	0x0800a090

080061d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b089      	sub	sp, #36	@ 0x24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061dc:	4ba1      	ldr	r3, [pc, #644]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e0:	f003 0303 	and.w	r3, r3, #3
 80061e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80061e6:	4b9f      	ldr	r3, [pc, #636]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ea:	0b1b      	lsrs	r3, r3, #12
 80061ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80061f2:	4b9c      	ldr	r3, [pc, #624]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f6:	091b      	lsrs	r3, r3, #4
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80061fe:	4b99      	ldr	r3, [pc, #612]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006202:	08db      	lsrs	r3, r3, #3
 8006204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	ee07 3a90 	vmov	s15, r3
 8006212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006216:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 8111 	beq.w	8006444 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	2b02      	cmp	r3, #2
 8006226:	f000 8083 	beq.w	8006330 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	2b02      	cmp	r3, #2
 800622e:	f200 80a1 	bhi.w	8006374 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d056      	beq.n	80062ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800623e:	e099      	b.n	8006374 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006240:	4b88      	ldr	r3, [pc, #544]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d02d      	beq.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800624c:	4b85      	ldr	r3, [pc, #532]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	08db      	lsrs	r3, r3, #3
 8006252:	f003 0303 	and.w	r3, r3, #3
 8006256:	4a84      	ldr	r2, [pc, #528]	@ (8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006258:	fa22 f303 	lsr.w	r3, r2, r3
 800625c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	ee07 3a90 	vmov	s15, r3
 8006264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	ee07 3a90 	vmov	s15, r3
 800626e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006276:	4b7b      	ldr	r3, [pc, #492]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006286:	ed97 6a03 	vldr	s12, [r7, #12]
 800628a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800628e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800629a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800629e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80062a6:	e087      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	ee07 3a90 	vmov	s15, r3
 80062ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006470 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80062b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c2:	ee07 3a90 	vmov	s15, r3
 80062c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80062ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062ea:	e065      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	ee07 3a90 	vmov	s15, r3
 80062f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80062fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062fe:	4b59      	ldr	r3, [pc, #356]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006306:	ee07 3a90 	vmov	s15, r3
 800630a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800630e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006312:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800631a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800631e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800632a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800632e:	e043      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	ee07 3a90 	vmov	s15, r3
 8006336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800633a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006478 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800633e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006342:	4b48      	ldr	r3, [pc, #288]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800634a:	ee07 3a90 	vmov	s15, r3
 800634e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006352:	ed97 6a03 	vldr	s12, [r7, #12]
 8006356:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800635a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800635e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800636a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006372:	e021      	b.n	80063b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	ee07 3a90 	vmov	s15, r3
 800637a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800637e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006386:	4b37      	ldr	r3, [pc, #220]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800638e:	ee07 3a90 	vmov	s15, r3
 8006392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006396:	ed97 6a03 	vldr	s12, [r7, #12]
 800639a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800639e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80063b8:	4b2a      	ldr	r3, [pc, #168]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063bc:	0a5b      	lsrs	r3, r3, #9
 80063be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063c2:	ee07 3a90 	vmov	s15, r3
 80063c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80063d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063de:	ee17 2a90 	vmov	r2, s15
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80063e6:	4b1f      	ldr	r3, [pc, #124]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ea:	0c1b      	lsrs	r3, r3, #16
 80063ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063f0:	ee07 3a90 	vmov	s15, r3
 80063f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006400:	edd7 6a07 	vldr	s13, [r7, #28]
 8006404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800640c:	ee17 2a90 	vmov	r2, s15
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006414:	4b13      	ldr	r3, [pc, #76]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006418:	0e1b      	lsrs	r3, r3, #24
 800641a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800641e:	ee07 3a90 	vmov	s15, r3
 8006422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800642a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800642e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800643a:	ee17 2a90 	vmov	r2, s15
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006442:	e008      	b.n	8006456 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	609a      	str	r2, [r3, #8]
}
 8006456:	bf00      	nop
 8006458:	3724      	adds	r7, #36	@ 0x24
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	58024400 	.word	0x58024400
 8006468:	03d09000 	.word	0x03d09000
 800646c:	46000000 	.word	0x46000000
 8006470:	4c742400 	.word	0x4c742400
 8006474:	4a742400 	.word	0x4a742400
 8006478:	4bbebc20 	.word	0x4bbebc20

0800647c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800647c:	b480      	push	{r7}
 800647e:	b089      	sub	sp, #36	@ 0x24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006484:	4ba1      	ldr	r3, [pc, #644]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	f003 0303 	and.w	r3, r3, #3
 800648c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800648e:	4b9f      	ldr	r3, [pc, #636]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	0d1b      	lsrs	r3, r3, #20
 8006494:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006498:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800649a:	4b9c      	ldr	r3, [pc, #624]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800649c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649e:	0a1b      	lsrs	r3, r3, #8
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80064a6:	4b99      	ldr	r3, [pc, #612]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064aa:	08db      	lsrs	r3, r3, #3
 80064ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	fb02 f303 	mul.w	r3, r2, r3
 80064b6:	ee07 3a90 	vmov	s15, r3
 80064ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 8111 	beq.w	80066ec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	f000 8083 	beq.w	80065d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	f200 80a1 	bhi.w	800661c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d003      	beq.n	80064e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d056      	beq.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80064e6:	e099      	b.n	800661c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064e8:	4b88      	ldr	r3, [pc, #544]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d02d      	beq.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064f4:	4b85      	ldr	r3, [pc, #532]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	08db      	lsrs	r3, r3, #3
 80064fa:	f003 0303 	and.w	r3, r3, #3
 80064fe:	4a84      	ldr	r2, [pc, #528]	@ (8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006500:	fa22 f303 	lsr.w	r3, r2, r3
 8006504:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	ee07 3a90 	vmov	s15, r3
 800650c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	ee07 3a90 	vmov	s15, r3
 8006516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800651a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651e:	4b7b      	ldr	r3, [pc, #492]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006532:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800654e:	e087      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	ee07 3a90 	vmov	s15, r3
 8006556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800655a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006718 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800655e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006562:	4b6a      	ldr	r3, [pc, #424]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800656a:	ee07 3a90 	vmov	s15, r3
 800656e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006572:	ed97 6a03 	vldr	s12, [r7, #12]
 8006576:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800657a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800657e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800658a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800658e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006592:	e065      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	ee07 3a90 	vmov	s15, r3
 800659a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800659e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800671c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80065a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065a6:	4b59      	ldr	r3, [pc, #356]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ae:	ee07 3a90 	vmov	s15, r3
 80065b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80065ba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065d6:	e043      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006720 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80065e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ea:	4b48      	ldr	r3, [pc, #288]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065f2:	ee07 3a90 	vmov	s15, r3
 80065f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80065fe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800660a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800660e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006616:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800661a:	e021      	b.n	8006660 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	ee07 3a90 	vmov	s15, r3
 8006622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006626:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800671c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800662a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800662e:	4b37      	ldr	r3, [pc, #220]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006636:	ee07 3a90 	vmov	s15, r3
 800663a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800663e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006642:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800664a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800664e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800665a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800665e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006660:	4b2a      	ldr	r3, [pc, #168]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006664:	0a5b      	lsrs	r3, r3, #9
 8006666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800666a:	ee07 3a90 	vmov	s15, r3
 800666e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006672:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006676:	ee37 7a87 	vadd.f32	s14, s15, s14
 800667a:	edd7 6a07 	vldr	s13, [r7, #28]
 800667e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006686:	ee17 2a90 	vmov	r2, s15
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800668e:	4b1f      	ldr	r3, [pc, #124]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006692:	0c1b      	lsrs	r3, r3, #16
 8006694:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006698:	ee07 3a90 	vmov	s15, r3
 800669c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80066ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066b4:	ee17 2a90 	vmov	r2, s15
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80066bc:	4b13      	ldr	r3, [pc, #76]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c0:	0e1b      	lsrs	r3, r3, #24
 80066c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066c6:	ee07 3a90 	vmov	s15, r3
 80066ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80066da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066e2:	ee17 2a90 	vmov	r2, s15
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80066ea:	e008      	b.n	80066fe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	609a      	str	r2, [r3, #8]
}
 80066fe:	bf00      	nop
 8006700:	3724      	adds	r7, #36	@ 0x24
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	58024400 	.word	0x58024400
 8006710:	03d09000 	.word	0x03d09000
 8006714:	46000000 	.word	0x46000000
 8006718:	4c742400 	.word	0x4c742400
 800671c:	4a742400 	.word	0x4a742400
 8006720:	4bbebc20 	.word	0x4bbebc20

08006724 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006724:	b480      	push	{r7}
 8006726:	b089      	sub	sp, #36	@ 0x24
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800672c:	4ba0      	ldr	r3, [pc, #640]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800672e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006730:	f003 0303 	and.w	r3, r3, #3
 8006734:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006736:	4b9e      	ldr	r3, [pc, #632]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673a:	091b      	lsrs	r3, r3, #4
 800673c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006740:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006742:	4b9b      	ldr	r3, [pc, #620]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800674c:	4b98      	ldr	r3, [pc, #608]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800674e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006750:	08db      	lsrs	r3, r3, #3
 8006752:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	fb02 f303 	mul.w	r3, r2, r3
 800675c:	ee07 3a90 	vmov	s15, r3
 8006760:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006764:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b00      	cmp	r3, #0
 800676c:	f000 8111 	beq.w	8006992 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	2b02      	cmp	r3, #2
 8006774:	f000 8083 	beq.w	800687e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	2b02      	cmp	r3, #2
 800677c:	f200 80a1 	bhi.w	80068c2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d056      	beq.n	800683a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800678c:	e099      	b.n	80068c2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800678e:	4b88      	ldr	r3, [pc, #544]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0320 	and.w	r3, r3, #32
 8006796:	2b00      	cmp	r3, #0
 8006798:	d02d      	beq.n	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800679a:	4b85      	ldr	r3, [pc, #532]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	08db      	lsrs	r3, r3, #3
 80067a0:	f003 0303 	and.w	r3, r3, #3
 80067a4:	4a83      	ldr	r2, [pc, #524]	@ (80069b4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80067a6:	fa22 f303 	lsr.w	r3, r2, r3
 80067aa:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	ee07 3a90 	vmov	s15, r3
 80067b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	ee07 3a90 	vmov	s15, r3
 80067bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c4:	4b7a      	ldr	r3, [pc, #488]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067f0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80067f4:	e087      	b.n	8006906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	ee07 3a90 	vmov	s15, r3
 80067fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006800:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80069bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006804:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006808:	4b69      	ldr	r3, [pc, #420]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800680a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006818:	ed97 6a03 	vldr	s12, [r7, #12]
 800681c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006828:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800682c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006834:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006838:	e065      	b.n	8006906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	ee07 3a90 	vmov	s15, r3
 8006840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006844:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80069c0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006848:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800684c:	4b58      	ldr	r3, [pc, #352]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800684e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006854:	ee07 3a90 	vmov	s15, r3
 8006858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800685c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006860:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800686c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006878:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800687c:	e043      	b.n	8006906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	ee07 3a90 	vmov	s15, r3
 8006884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006888:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80069c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800688c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006890:	4b47      	ldr	r3, [pc, #284]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006898:	ee07 3a90 	vmov	s15, r3
 800689c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80068a4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80068a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068c0:	e021      	b.n	8006906 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	ee07 3a90 	vmov	s15, r3
 80068c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068cc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80069bc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80068d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068d4:	4b36      	ldr	r3, [pc, #216]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80068d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068dc:	ee07 3a90 	vmov	s15, r3
 80068e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80068e8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80068ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006900:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006904:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006906:	4b2a      	ldr	r3, [pc, #168]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800690a:	0a5b      	lsrs	r3, r3, #9
 800690c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006910:	ee07 3a90 	vmov	s15, r3
 8006914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006918:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800691c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006920:	edd7 6a07 	vldr	s13, [r7, #28]
 8006924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800692c:	ee17 2a90 	vmov	r2, s15
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006934:	4b1e      	ldr	r3, [pc, #120]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006938:	0c1b      	lsrs	r3, r3, #16
 800693a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800693e:	ee07 3a90 	vmov	s15, r3
 8006942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006946:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800694a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800694e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800695a:	ee17 2a90 	vmov	r2, s15
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006962:	4b13      	ldr	r3, [pc, #76]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006966:	0e1b      	lsrs	r3, r3, #24
 8006968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800696c:	ee07 3a90 	vmov	s15, r3
 8006970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006974:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006978:	ee37 7a87 	vadd.f32	s14, s15, s14
 800697c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006988:	ee17 2a90 	vmov	r2, s15
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006990:	e008      	b.n	80069a4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	609a      	str	r2, [r3, #8]
}
 80069a4:	bf00      	nop
 80069a6:	3724      	adds	r7, #36	@ 0x24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	58024400 	.word	0x58024400
 80069b4:	03d09000 	.word	0x03d09000
 80069b8:	46000000 	.word	0x46000000
 80069bc:	4c742400 	.word	0x4c742400
 80069c0:	4a742400 	.word	0x4a742400
 80069c4:	4bbebc20 	.word	0x4bbebc20

080069c8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069d2:	2300      	movs	r3, #0
 80069d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069d6:	4b53      	ldr	r3, [pc, #332]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 80069d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	2b03      	cmp	r3, #3
 80069e0:	d101      	bne.n	80069e6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e099      	b.n	8006b1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80069e6:	4b4f      	ldr	r3, [pc, #316]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a4e      	ldr	r2, [pc, #312]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 80069ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069f2:	f7fa fb11 	bl	8001018 <HAL_GetTick>
 80069f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80069f8:	e008      	b.n	8006a0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069fa:	f7fa fb0d 	bl	8001018 <HAL_GetTick>
 80069fe:	4602      	mov	r2, r0
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	2b02      	cmp	r3, #2
 8006a06:	d901      	bls.n	8006a0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006a08:	2303      	movs	r3, #3
 8006a0a:	e086      	b.n	8006b1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006a0c:	4b45      	ldr	r3, [pc, #276]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d1f0      	bne.n	80069fa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006a18:	4b42      	ldr	r3, [pc, #264]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	031b      	lsls	r3, r3, #12
 8006a26:	493f      	ldr	r1, [pc, #252]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	3b01      	subs	r3, #1
 8006a32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	025b      	lsls	r3, r3, #9
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	431a      	orrs	r2, r3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	041b      	lsls	r3, r3, #16
 8006a4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	061b      	lsls	r3, r3, #24
 8006a58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a5c:	4931      	ldr	r1, [pc, #196]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006a62:	4b30      	ldr	r3, [pc, #192]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	492d      	ldr	r1, [pc, #180]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a70:	4313      	orrs	r3, r2
 8006a72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006a74:	4b2b      	ldr	r3, [pc, #172]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a78:	f023 0220 	bic.w	r2, r3, #32
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	4928      	ldr	r1, [pc, #160]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006a86:	4b27      	ldr	r3, [pc, #156]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8a:	4a26      	ldr	r2, [pc, #152]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a8c:	f023 0310 	bic.w	r3, r3, #16
 8006a90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006a92:	4b24      	ldr	r3, [pc, #144]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a96:	4b24      	ldr	r3, [pc, #144]	@ (8006b28 <RCCEx_PLL2_Config+0x160>)
 8006a98:	4013      	ands	r3, r2
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	69d2      	ldr	r2, [r2, #28]
 8006a9e:	00d2      	lsls	r2, r2, #3
 8006aa0:	4920      	ldr	r1, [pc, #128]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006aac:	f043 0310 	orr.w	r3, r3, #16
 8006ab0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d106      	bne.n	8006ac6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006abc:	4a19      	ldr	r2, [pc, #100]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006abe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ac2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ac4:	e00f      	b.n	8006ae6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d106      	bne.n	8006ada <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006acc:	4b15      	ldr	r3, [pc, #84]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad0:	4a14      	ldr	r2, [pc, #80]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ad6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ad8:	e005      	b.n	8006ae6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006ada:	4b12      	ldr	r3, [pc, #72]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ade:	4a11      	ldr	r2, [pc, #68]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006ae0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ae4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a0e      	ldr	r2, [pc, #56]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006aec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006af0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006af2:	f7fa fa91 	bl	8001018 <HAL_GetTick>
 8006af6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006af8:	e008      	b.n	8006b0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006afa:	f7fa fa8d 	bl	8001018 <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d901      	bls.n	8006b0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e006      	b.n	8006b1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006b0c:	4b05      	ldr	r3, [pc, #20]	@ (8006b24 <RCCEx_PLL2_Config+0x15c>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d0f0      	beq.n	8006afa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	58024400 	.word	0x58024400
 8006b28:	ffff0007 	.word	0xffff0007

08006b2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b3a:	4b53      	ldr	r3, [pc, #332]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3e:	f003 0303 	and.w	r3, r3, #3
 8006b42:	2b03      	cmp	r3, #3
 8006b44:	d101      	bne.n	8006b4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e099      	b.n	8006c7e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006b50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b56:	f7fa fa5f 	bl	8001018 <HAL_GetTick>
 8006b5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b5c:	e008      	b.n	8006b70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b5e:	f7fa fa5b 	bl	8001018 <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d901      	bls.n	8006b70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	e086      	b.n	8006c7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b70:	4b45      	ldr	r3, [pc, #276]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1f0      	bne.n	8006b5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006b7c:	4b42      	ldr	r3, [pc, #264]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	051b      	lsls	r3, r3, #20
 8006b8a:	493f      	ldr	r1, [pc, #252]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	3b01      	subs	r3, #1
 8006b96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	025b      	lsls	r3, r3, #9
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	431a      	orrs	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	3b01      	subs	r3, #1
 8006bac:	041b      	lsls	r3, r3, #16
 8006bae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	061b      	lsls	r3, r3, #24
 8006bbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006bc0:	4931      	ldr	r1, [pc, #196]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006bc6:	4b30      	ldr	r3, [pc, #192]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	492d      	ldr	r1, [pc, #180]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bdc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	699b      	ldr	r3, [r3, #24]
 8006be4:	4928      	ldr	r1, [pc, #160]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006bea:	4b27      	ldr	r3, [pc, #156]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bee:	4a26      	ldr	r2, [pc, #152]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006bf6:	4b24      	ldr	r3, [pc, #144]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006bf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bfa:	4b24      	ldr	r3, [pc, #144]	@ (8006c8c <RCCEx_PLL3_Config+0x160>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	69d2      	ldr	r2, [r2, #28]
 8006c02:	00d2      	lsls	r2, r2, #3
 8006c04:	4920      	ldr	r1, [pc, #128]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d106      	bne.n	8006c2a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c20:	4a19      	ldr	r2, [pc, #100]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006c26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c28:	e00f      	b.n	8006c4a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d106      	bne.n	8006c3e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006c30:	4b15      	ldr	r3, [pc, #84]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c34:	4a14      	ldr	r2, [pc, #80]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c3c:	e005      	b.n	8006c4a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006c3e:	4b12      	ldr	r3, [pc, #72]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c42:	4a11      	ldr	r2, [pc, #68]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a0e      	ldr	r2, [pc, #56]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c56:	f7fa f9df 	bl	8001018 <HAL_GetTick>
 8006c5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c5c:	e008      	b.n	8006c70 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006c5e:	f7fa f9db 	bl	8001018 <HAL_GetTick>
 8006c62:	4602      	mov	r2, r0
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	1ad3      	subs	r3, r2, r3
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d901      	bls.n	8006c70 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	e006      	b.n	8006c7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c70:	4b05      	ldr	r3, [pc, #20]	@ (8006c88 <RCCEx_PLL3_Config+0x15c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0f0      	beq.n	8006c5e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3710      	adds	r7, #16
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	58024400 	.word	0x58024400
 8006c8c:	ffff0007 	.word	0xffff0007

08006c90 <_scanf_float>:
 8006c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c94:	b087      	sub	sp, #28
 8006c96:	4617      	mov	r7, r2
 8006c98:	9303      	str	r3, [sp, #12]
 8006c9a:	688b      	ldr	r3, [r1, #8]
 8006c9c:	1e5a      	subs	r2, r3, #1
 8006c9e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006ca2:	bf81      	itttt	hi
 8006ca4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006ca8:	eb03 0b05 	addhi.w	fp, r3, r5
 8006cac:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006cb0:	608b      	strhi	r3, [r1, #8]
 8006cb2:	680b      	ldr	r3, [r1, #0]
 8006cb4:	460a      	mov	r2, r1
 8006cb6:	f04f 0500 	mov.w	r5, #0
 8006cba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006cbe:	f842 3b1c 	str.w	r3, [r2], #28
 8006cc2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006cc6:	4680      	mov	r8, r0
 8006cc8:	460c      	mov	r4, r1
 8006cca:	bf98      	it	ls
 8006ccc:	f04f 0b00 	movls.w	fp, #0
 8006cd0:	9201      	str	r2, [sp, #4]
 8006cd2:	4616      	mov	r6, r2
 8006cd4:	46aa      	mov	sl, r5
 8006cd6:	46a9      	mov	r9, r5
 8006cd8:	9502      	str	r5, [sp, #8]
 8006cda:	68a2      	ldr	r2, [r4, #8]
 8006cdc:	b152      	cbz	r2, 8006cf4 <_scanf_float+0x64>
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	2b4e      	cmp	r3, #78	@ 0x4e
 8006ce4:	d864      	bhi.n	8006db0 <_scanf_float+0x120>
 8006ce6:	2b40      	cmp	r3, #64	@ 0x40
 8006ce8:	d83c      	bhi.n	8006d64 <_scanf_float+0xd4>
 8006cea:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006cee:	b2c8      	uxtb	r0, r1
 8006cf0:	280e      	cmp	r0, #14
 8006cf2:	d93a      	bls.n	8006d6a <_scanf_float+0xda>
 8006cf4:	f1b9 0f00 	cmp.w	r9, #0
 8006cf8:	d003      	beq.n	8006d02 <_scanf_float+0x72>
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d06:	f1ba 0f01 	cmp.w	sl, #1
 8006d0a:	f200 8117 	bhi.w	8006f3c <_scanf_float+0x2ac>
 8006d0e:	9b01      	ldr	r3, [sp, #4]
 8006d10:	429e      	cmp	r6, r3
 8006d12:	f200 8108 	bhi.w	8006f26 <_scanf_float+0x296>
 8006d16:	2001      	movs	r0, #1
 8006d18:	b007      	add	sp, #28
 8006d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d1e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006d22:	2a0d      	cmp	r2, #13
 8006d24:	d8e6      	bhi.n	8006cf4 <_scanf_float+0x64>
 8006d26:	a101      	add	r1, pc, #4	@ (adr r1, 8006d2c <_scanf_float+0x9c>)
 8006d28:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d2c:	08006e73 	.word	0x08006e73
 8006d30:	08006cf5 	.word	0x08006cf5
 8006d34:	08006cf5 	.word	0x08006cf5
 8006d38:	08006cf5 	.word	0x08006cf5
 8006d3c:	08006ed3 	.word	0x08006ed3
 8006d40:	08006eab 	.word	0x08006eab
 8006d44:	08006cf5 	.word	0x08006cf5
 8006d48:	08006cf5 	.word	0x08006cf5
 8006d4c:	08006e81 	.word	0x08006e81
 8006d50:	08006cf5 	.word	0x08006cf5
 8006d54:	08006cf5 	.word	0x08006cf5
 8006d58:	08006cf5 	.word	0x08006cf5
 8006d5c:	08006cf5 	.word	0x08006cf5
 8006d60:	08006e39 	.word	0x08006e39
 8006d64:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006d68:	e7db      	b.n	8006d22 <_scanf_float+0x92>
 8006d6a:	290e      	cmp	r1, #14
 8006d6c:	d8c2      	bhi.n	8006cf4 <_scanf_float+0x64>
 8006d6e:	a001      	add	r0, pc, #4	@ (adr r0, 8006d74 <_scanf_float+0xe4>)
 8006d70:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d74:	08006e29 	.word	0x08006e29
 8006d78:	08006cf5 	.word	0x08006cf5
 8006d7c:	08006e29 	.word	0x08006e29
 8006d80:	08006ebf 	.word	0x08006ebf
 8006d84:	08006cf5 	.word	0x08006cf5
 8006d88:	08006dd1 	.word	0x08006dd1
 8006d8c:	08006e0f 	.word	0x08006e0f
 8006d90:	08006e0f 	.word	0x08006e0f
 8006d94:	08006e0f 	.word	0x08006e0f
 8006d98:	08006e0f 	.word	0x08006e0f
 8006d9c:	08006e0f 	.word	0x08006e0f
 8006da0:	08006e0f 	.word	0x08006e0f
 8006da4:	08006e0f 	.word	0x08006e0f
 8006da8:	08006e0f 	.word	0x08006e0f
 8006dac:	08006e0f 	.word	0x08006e0f
 8006db0:	2b6e      	cmp	r3, #110	@ 0x6e
 8006db2:	d809      	bhi.n	8006dc8 <_scanf_float+0x138>
 8006db4:	2b60      	cmp	r3, #96	@ 0x60
 8006db6:	d8b2      	bhi.n	8006d1e <_scanf_float+0x8e>
 8006db8:	2b54      	cmp	r3, #84	@ 0x54
 8006dba:	d07b      	beq.n	8006eb4 <_scanf_float+0x224>
 8006dbc:	2b59      	cmp	r3, #89	@ 0x59
 8006dbe:	d199      	bne.n	8006cf4 <_scanf_float+0x64>
 8006dc0:	2d07      	cmp	r5, #7
 8006dc2:	d197      	bne.n	8006cf4 <_scanf_float+0x64>
 8006dc4:	2508      	movs	r5, #8
 8006dc6:	e02c      	b.n	8006e22 <_scanf_float+0x192>
 8006dc8:	2b74      	cmp	r3, #116	@ 0x74
 8006dca:	d073      	beq.n	8006eb4 <_scanf_float+0x224>
 8006dcc:	2b79      	cmp	r3, #121	@ 0x79
 8006dce:	e7f6      	b.n	8006dbe <_scanf_float+0x12e>
 8006dd0:	6821      	ldr	r1, [r4, #0]
 8006dd2:	05c8      	lsls	r0, r1, #23
 8006dd4:	d51b      	bpl.n	8006e0e <_scanf_float+0x17e>
 8006dd6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006dda:	6021      	str	r1, [r4, #0]
 8006ddc:	f109 0901 	add.w	r9, r9, #1
 8006de0:	f1bb 0f00 	cmp.w	fp, #0
 8006de4:	d003      	beq.n	8006dee <_scanf_float+0x15e>
 8006de6:	3201      	adds	r2, #1
 8006de8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006dec:	60a2      	str	r2, [r4, #8]
 8006dee:	68a3      	ldr	r3, [r4, #8]
 8006df0:	3b01      	subs	r3, #1
 8006df2:	60a3      	str	r3, [r4, #8]
 8006df4:	6923      	ldr	r3, [r4, #16]
 8006df6:	3301      	adds	r3, #1
 8006df8:	6123      	str	r3, [r4, #16]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	607b      	str	r3, [r7, #4]
 8006e02:	f340 8087 	ble.w	8006f14 <_scanf_float+0x284>
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	603b      	str	r3, [r7, #0]
 8006e0c:	e765      	b.n	8006cda <_scanf_float+0x4a>
 8006e0e:	eb1a 0105 	adds.w	r1, sl, r5
 8006e12:	f47f af6f 	bne.w	8006cf4 <_scanf_float+0x64>
 8006e16:	6822      	ldr	r2, [r4, #0]
 8006e18:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006e1c:	6022      	str	r2, [r4, #0]
 8006e1e:	460d      	mov	r5, r1
 8006e20:	468a      	mov	sl, r1
 8006e22:	f806 3b01 	strb.w	r3, [r6], #1
 8006e26:	e7e2      	b.n	8006dee <_scanf_float+0x15e>
 8006e28:	6822      	ldr	r2, [r4, #0]
 8006e2a:	0610      	lsls	r0, r2, #24
 8006e2c:	f57f af62 	bpl.w	8006cf4 <_scanf_float+0x64>
 8006e30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e34:	6022      	str	r2, [r4, #0]
 8006e36:	e7f4      	b.n	8006e22 <_scanf_float+0x192>
 8006e38:	f1ba 0f00 	cmp.w	sl, #0
 8006e3c:	d10e      	bne.n	8006e5c <_scanf_float+0x1cc>
 8006e3e:	f1b9 0f00 	cmp.w	r9, #0
 8006e42:	d10e      	bne.n	8006e62 <_scanf_float+0x1d2>
 8006e44:	6822      	ldr	r2, [r4, #0]
 8006e46:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006e4a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006e4e:	d108      	bne.n	8006e62 <_scanf_float+0x1d2>
 8006e50:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006e54:	6022      	str	r2, [r4, #0]
 8006e56:	f04f 0a01 	mov.w	sl, #1
 8006e5a:	e7e2      	b.n	8006e22 <_scanf_float+0x192>
 8006e5c:	f1ba 0f02 	cmp.w	sl, #2
 8006e60:	d055      	beq.n	8006f0e <_scanf_float+0x27e>
 8006e62:	2d01      	cmp	r5, #1
 8006e64:	d002      	beq.n	8006e6c <_scanf_float+0x1dc>
 8006e66:	2d04      	cmp	r5, #4
 8006e68:	f47f af44 	bne.w	8006cf4 <_scanf_float+0x64>
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	b2ed      	uxtb	r5, r5
 8006e70:	e7d7      	b.n	8006e22 <_scanf_float+0x192>
 8006e72:	f1ba 0f01 	cmp.w	sl, #1
 8006e76:	f47f af3d 	bne.w	8006cf4 <_scanf_float+0x64>
 8006e7a:	f04f 0a02 	mov.w	sl, #2
 8006e7e:	e7d0      	b.n	8006e22 <_scanf_float+0x192>
 8006e80:	b97d      	cbnz	r5, 8006ea2 <_scanf_float+0x212>
 8006e82:	f1b9 0f00 	cmp.w	r9, #0
 8006e86:	f47f af38 	bne.w	8006cfa <_scanf_float+0x6a>
 8006e8a:	6822      	ldr	r2, [r4, #0]
 8006e8c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006e90:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006e94:	f040 8101 	bne.w	800709a <_scanf_float+0x40a>
 8006e98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006e9c:	6022      	str	r2, [r4, #0]
 8006e9e:	2501      	movs	r5, #1
 8006ea0:	e7bf      	b.n	8006e22 <_scanf_float+0x192>
 8006ea2:	2d03      	cmp	r5, #3
 8006ea4:	d0e2      	beq.n	8006e6c <_scanf_float+0x1dc>
 8006ea6:	2d05      	cmp	r5, #5
 8006ea8:	e7de      	b.n	8006e68 <_scanf_float+0x1d8>
 8006eaa:	2d02      	cmp	r5, #2
 8006eac:	f47f af22 	bne.w	8006cf4 <_scanf_float+0x64>
 8006eb0:	2503      	movs	r5, #3
 8006eb2:	e7b6      	b.n	8006e22 <_scanf_float+0x192>
 8006eb4:	2d06      	cmp	r5, #6
 8006eb6:	f47f af1d 	bne.w	8006cf4 <_scanf_float+0x64>
 8006eba:	2507      	movs	r5, #7
 8006ebc:	e7b1      	b.n	8006e22 <_scanf_float+0x192>
 8006ebe:	6822      	ldr	r2, [r4, #0]
 8006ec0:	0591      	lsls	r1, r2, #22
 8006ec2:	f57f af17 	bpl.w	8006cf4 <_scanf_float+0x64>
 8006ec6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006eca:	6022      	str	r2, [r4, #0]
 8006ecc:	f8cd 9008 	str.w	r9, [sp, #8]
 8006ed0:	e7a7      	b.n	8006e22 <_scanf_float+0x192>
 8006ed2:	6822      	ldr	r2, [r4, #0]
 8006ed4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006ed8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006edc:	d006      	beq.n	8006eec <_scanf_float+0x25c>
 8006ede:	0550      	lsls	r0, r2, #21
 8006ee0:	f57f af08 	bpl.w	8006cf4 <_scanf_float+0x64>
 8006ee4:	f1b9 0f00 	cmp.w	r9, #0
 8006ee8:	f000 80d7 	beq.w	800709a <_scanf_float+0x40a>
 8006eec:	0591      	lsls	r1, r2, #22
 8006eee:	bf58      	it	pl
 8006ef0:	9902      	ldrpl	r1, [sp, #8]
 8006ef2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ef6:	bf58      	it	pl
 8006ef8:	eba9 0101 	subpl.w	r1, r9, r1
 8006efc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006f00:	bf58      	it	pl
 8006f02:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f06:	6022      	str	r2, [r4, #0]
 8006f08:	f04f 0900 	mov.w	r9, #0
 8006f0c:	e789      	b.n	8006e22 <_scanf_float+0x192>
 8006f0e:	f04f 0a03 	mov.w	sl, #3
 8006f12:	e786      	b.n	8006e22 <_scanf_float+0x192>
 8006f14:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006f18:	4639      	mov	r1, r7
 8006f1a:	4640      	mov	r0, r8
 8006f1c:	4798      	blx	r3
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	f43f aedb 	beq.w	8006cda <_scanf_float+0x4a>
 8006f24:	e6e6      	b.n	8006cf4 <_scanf_float+0x64>
 8006f26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f2e:	463a      	mov	r2, r7
 8006f30:	4640      	mov	r0, r8
 8006f32:	4798      	blx	r3
 8006f34:	6923      	ldr	r3, [r4, #16]
 8006f36:	3b01      	subs	r3, #1
 8006f38:	6123      	str	r3, [r4, #16]
 8006f3a:	e6e8      	b.n	8006d0e <_scanf_float+0x7e>
 8006f3c:	1e6b      	subs	r3, r5, #1
 8006f3e:	2b06      	cmp	r3, #6
 8006f40:	d824      	bhi.n	8006f8c <_scanf_float+0x2fc>
 8006f42:	2d02      	cmp	r5, #2
 8006f44:	d836      	bhi.n	8006fb4 <_scanf_float+0x324>
 8006f46:	9b01      	ldr	r3, [sp, #4]
 8006f48:	429e      	cmp	r6, r3
 8006f4a:	f67f aee4 	bls.w	8006d16 <_scanf_float+0x86>
 8006f4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f56:	463a      	mov	r2, r7
 8006f58:	4640      	mov	r0, r8
 8006f5a:	4798      	blx	r3
 8006f5c:	6923      	ldr	r3, [r4, #16]
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	6123      	str	r3, [r4, #16]
 8006f62:	e7f0      	b.n	8006f46 <_scanf_float+0x2b6>
 8006f64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f68:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006f6c:	463a      	mov	r2, r7
 8006f6e:	4640      	mov	r0, r8
 8006f70:	4798      	blx	r3
 8006f72:	6923      	ldr	r3, [r4, #16]
 8006f74:	3b01      	subs	r3, #1
 8006f76:	6123      	str	r3, [r4, #16]
 8006f78:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f7c:	fa5f fa8a 	uxtb.w	sl, sl
 8006f80:	f1ba 0f02 	cmp.w	sl, #2
 8006f84:	d1ee      	bne.n	8006f64 <_scanf_float+0x2d4>
 8006f86:	3d03      	subs	r5, #3
 8006f88:	b2ed      	uxtb	r5, r5
 8006f8a:	1b76      	subs	r6, r6, r5
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	05da      	lsls	r2, r3, #23
 8006f90:	d530      	bpl.n	8006ff4 <_scanf_float+0x364>
 8006f92:	055b      	lsls	r3, r3, #21
 8006f94:	d511      	bpl.n	8006fba <_scanf_float+0x32a>
 8006f96:	9b01      	ldr	r3, [sp, #4]
 8006f98:	429e      	cmp	r6, r3
 8006f9a:	f67f aebc 	bls.w	8006d16 <_scanf_float+0x86>
 8006f9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fa2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fa6:	463a      	mov	r2, r7
 8006fa8:	4640      	mov	r0, r8
 8006faa:	4798      	blx	r3
 8006fac:	6923      	ldr	r3, [r4, #16]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	6123      	str	r3, [r4, #16]
 8006fb2:	e7f0      	b.n	8006f96 <_scanf_float+0x306>
 8006fb4:	46aa      	mov	sl, r5
 8006fb6:	46b3      	mov	fp, r6
 8006fb8:	e7de      	b.n	8006f78 <_scanf_float+0x2e8>
 8006fba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006fbe:	6923      	ldr	r3, [r4, #16]
 8006fc0:	2965      	cmp	r1, #101	@ 0x65
 8006fc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fc6:	f106 35ff 	add.w	r5, r6, #4294967295
 8006fca:	6123      	str	r3, [r4, #16]
 8006fcc:	d00c      	beq.n	8006fe8 <_scanf_float+0x358>
 8006fce:	2945      	cmp	r1, #69	@ 0x45
 8006fd0:	d00a      	beq.n	8006fe8 <_scanf_float+0x358>
 8006fd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fd6:	463a      	mov	r2, r7
 8006fd8:	4640      	mov	r0, r8
 8006fda:	4798      	blx	r3
 8006fdc:	6923      	ldr	r3, [r4, #16]
 8006fde:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	1eb5      	subs	r5, r6, #2
 8006fe6:	6123      	str	r3, [r4, #16]
 8006fe8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fec:	463a      	mov	r2, r7
 8006fee:	4640      	mov	r0, r8
 8006ff0:	4798      	blx	r3
 8006ff2:	462e      	mov	r6, r5
 8006ff4:	6822      	ldr	r2, [r4, #0]
 8006ff6:	f012 0210 	ands.w	r2, r2, #16
 8006ffa:	d001      	beq.n	8007000 <_scanf_float+0x370>
 8006ffc:	2000      	movs	r0, #0
 8006ffe:	e68b      	b.n	8006d18 <_scanf_float+0x88>
 8007000:	7032      	strb	r2, [r6, #0]
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800700c:	d11a      	bne.n	8007044 <_scanf_float+0x3b4>
 800700e:	9b02      	ldr	r3, [sp, #8]
 8007010:	454b      	cmp	r3, r9
 8007012:	eba3 0209 	sub.w	r2, r3, r9
 8007016:	d121      	bne.n	800705c <_scanf_float+0x3cc>
 8007018:	9901      	ldr	r1, [sp, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	4640      	mov	r0, r8
 800701e:	f001 f895 	bl	800814c <_strtod_r>
 8007022:	9b03      	ldr	r3, [sp, #12]
 8007024:	6821      	ldr	r1, [r4, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f011 0f02 	tst.w	r1, #2
 800702c:	f103 0204 	add.w	r2, r3, #4
 8007030:	d01f      	beq.n	8007072 <_scanf_float+0x3e2>
 8007032:	9903      	ldr	r1, [sp, #12]
 8007034:	600a      	str	r2, [r1, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	ed83 0b00 	vstr	d0, [r3]
 800703c:	68e3      	ldr	r3, [r4, #12]
 800703e:	3301      	adds	r3, #1
 8007040:	60e3      	str	r3, [r4, #12]
 8007042:	e7db      	b.n	8006ffc <_scanf_float+0x36c>
 8007044:	9b04      	ldr	r3, [sp, #16]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0e6      	beq.n	8007018 <_scanf_float+0x388>
 800704a:	9905      	ldr	r1, [sp, #20]
 800704c:	230a      	movs	r3, #10
 800704e:	3101      	adds	r1, #1
 8007050:	4640      	mov	r0, r8
 8007052:	f001 f8fb 	bl	800824c <_strtol_r>
 8007056:	9b04      	ldr	r3, [sp, #16]
 8007058:	9e05      	ldr	r6, [sp, #20]
 800705a:	1ac2      	subs	r2, r0, r3
 800705c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007060:	429e      	cmp	r6, r3
 8007062:	bf28      	it	cs
 8007064:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007068:	490d      	ldr	r1, [pc, #52]	@ (80070a0 <_scanf_float+0x410>)
 800706a:	4630      	mov	r0, r6
 800706c:	f000 f8de 	bl	800722c <siprintf>
 8007070:	e7d2      	b.n	8007018 <_scanf_float+0x388>
 8007072:	f011 0f04 	tst.w	r1, #4
 8007076:	9903      	ldr	r1, [sp, #12]
 8007078:	600a      	str	r2, [r1, #0]
 800707a:	d1dc      	bne.n	8007036 <_scanf_float+0x3a6>
 800707c:	eeb4 0b40 	vcmp.f64	d0, d0
 8007080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007084:	681d      	ldr	r5, [r3, #0]
 8007086:	d705      	bvc.n	8007094 <_scanf_float+0x404>
 8007088:	4806      	ldr	r0, [pc, #24]	@ (80070a4 <_scanf_float+0x414>)
 800708a:	f000 f9af 	bl	80073ec <nanf>
 800708e:	ed85 0a00 	vstr	s0, [r5]
 8007092:	e7d3      	b.n	800703c <_scanf_float+0x3ac>
 8007094:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007098:	e7f9      	b.n	800708e <_scanf_float+0x3fe>
 800709a:	f04f 0900 	mov.w	r9, #0
 800709e:	e630      	b.n	8006d02 <_scanf_float+0x72>
 80070a0:	0800a0a8 	.word	0x0800a0a8
 80070a4:	0800a46b 	.word	0x0800a46b

080070a8 <std>:
 80070a8:	2300      	movs	r3, #0
 80070aa:	b510      	push	{r4, lr}
 80070ac:	4604      	mov	r4, r0
 80070ae:	e9c0 3300 	strd	r3, r3, [r0]
 80070b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070b6:	6083      	str	r3, [r0, #8]
 80070b8:	8181      	strh	r1, [r0, #12]
 80070ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80070bc:	81c2      	strh	r2, [r0, #14]
 80070be:	6183      	str	r3, [r0, #24]
 80070c0:	4619      	mov	r1, r3
 80070c2:	2208      	movs	r2, #8
 80070c4:	305c      	adds	r0, #92	@ 0x5c
 80070c6:	f000 f914 	bl	80072f2 <memset>
 80070ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007100 <std+0x58>)
 80070cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80070ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007104 <std+0x5c>)
 80070d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007108 <std+0x60>)
 80070d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070d6:	4b0d      	ldr	r3, [pc, #52]	@ (800710c <std+0x64>)
 80070d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80070da:	4b0d      	ldr	r3, [pc, #52]	@ (8007110 <std+0x68>)
 80070dc:	6224      	str	r4, [r4, #32]
 80070de:	429c      	cmp	r4, r3
 80070e0:	d006      	beq.n	80070f0 <std+0x48>
 80070e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070e6:	4294      	cmp	r4, r2
 80070e8:	d002      	beq.n	80070f0 <std+0x48>
 80070ea:	33d0      	adds	r3, #208	@ 0xd0
 80070ec:	429c      	cmp	r4, r3
 80070ee:	d105      	bne.n	80070fc <std+0x54>
 80070f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f8:	f000 b974 	b.w	80073e4 <__retarget_lock_init_recursive>
 80070fc:	bd10      	pop	{r4, pc}
 80070fe:	bf00      	nop
 8007100:	0800726d 	.word	0x0800726d
 8007104:	0800728f 	.word	0x0800728f
 8007108:	080072c7 	.word	0x080072c7
 800710c:	080072eb 	.word	0x080072eb
 8007110:	240002c8 	.word	0x240002c8

08007114 <stdio_exit_handler>:
 8007114:	4a02      	ldr	r2, [pc, #8]	@ (8007120 <stdio_exit_handler+0xc>)
 8007116:	4903      	ldr	r1, [pc, #12]	@ (8007124 <stdio_exit_handler+0x10>)
 8007118:	4803      	ldr	r0, [pc, #12]	@ (8007128 <stdio_exit_handler+0x14>)
 800711a:	f000 b869 	b.w	80071f0 <_fwalk_sglue>
 800711e:	bf00      	nop
 8007120:	24000010 	.word	0x24000010
 8007124:	08008925 	.word	0x08008925
 8007128:	24000020 	.word	0x24000020

0800712c <cleanup_stdio>:
 800712c:	6841      	ldr	r1, [r0, #4]
 800712e:	4b0c      	ldr	r3, [pc, #48]	@ (8007160 <cleanup_stdio+0x34>)
 8007130:	4299      	cmp	r1, r3
 8007132:	b510      	push	{r4, lr}
 8007134:	4604      	mov	r4, r0
 8007136:	d001      	beq.n	800713c <cleanup_stdio+0x10>
 8007138:	f001 fbf4 	bl	8008924 <_fflush_r>
 800713c:	68a1      	ldr	r1, [r4, #8]
 800713e:	4b09      	ldr	r3, [pc, #36]	@ (8007164 <cleanup_stdio+0x38>)
 8007140:	4299      	cmp	r1, r3
 8007142:	d002      	beq.n	800714a <cleanup_stdio+0x1e>
 8007144:	4620      	mov	r0, r4
 8007146:	f001 fbed 	bl	8008924 <_fflush_r>
 800714a:	68e1      	ldr	r1, [r4, #12]
 800714c:	4b06      	ldr	r3, [pc, #24]	@ (8007168 <cleanup_stdio+0x3c>)
 800714e:	4299      	cmp	r1, r3
 8007150:	d004      	beq.n	800715c <cleanup_stdio+0x30>
 8007152:	4620      	mov	r0, r4
 8007154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007158:	f001 bbe4 	b.w	8008924 <_fflush_r>
 800715c:	bd10      	pop	{r4, pc}
 800715e:	bf00      	nop
 8007160:	240002c8 	.word	0x240002c8
 8007164:	24000330 	.word	0x24000330
 8007168:	24000398 	.word	0x24000398

0800716c <global_stdio_init.part.0>:
 800716c:	b510      	push	{r4, lr}
 800716e:	4b0b      	ldr	r3, [pc, #44]	@ (800719c <global_stdio_init.part.0+0x30>)
 8007170:	4c0b      	ldr	r4, [pc, #44]	@ (80071a0 <global_stdio_init.part.0+0x34>)
 8007172:	4a0c      	ldr	r2, [pc, #48]	@ (80071a4 <global_stdio_init.part.0+0x38>)
 8007174:	601a      	str	r2, [r3, #0]
 8007176:	4620      	mov	r0, r4
 8007178:	2200      	movs	r2, #0
 800717a:	2104      	movs	r1, #4
 800717c:	f7ff ff94 	bl	80070a8 <std>
 8007180:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007184:	2201      	movs	r2, #1
 8007186:	2109      	movs	r1, #9
 8007188:	f7ff ff8e 	bl	80070a8 <std>
 800718c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007190:	2202      	movs	r2, #2
 8007192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007196:	2112      	movs	r1, #18
 8007198:	f7ff bf86 	b.w	80070a8 <std>
 800719c:	24000400 	.word	0x24000400
 80071a0:	240002c8 	.word	0x240002c8
 80071a4:	08007115 	.word	0x08007115

080071a8 <__sfp_lock_acquire>:
 80071a8:	4801      	ldr	r0, [pc, #4]	@ (80071b0 <__sfp_lock_acquire+0x8>)
 80071aa:	f000 b91c 	b.w	80073e6 <__retarget_lock_acquire_recursive>
 80071ae:	bf00      	nop
 80071b0:	24000409 	.word	0x24000409

080071b4 <__sfp_lock_release>:
 80071b4:	4801      	ldr	r0, [pc, #4]	@ (80071bc <__sfp_lock_release+0x8>)
 80071b6:	f000 b917 	b.w	80073e8 <__retarget_lock_release_recursive>
 80071ba:	bf00      	nop
 80071bc:	24000409 	.word	0x24000409

080071c0 <__sinit>:
 80071c0:	b510      	push	{r4, lr}
 80071c2:	4604      	mov	r4, r0
 80071c4:	f7ff fff0 	bl	80071a8 <__sfp_lock_acquire>
 80071c8:	6a23      	ldr	r3, [r4, #32]
 80071ca:	b11b      	cbz	r3, 80071d4 <__sinit+0x14>
 80071cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071d0:	f7ff bff0 	b.w	80071b4 <__sfp_lock_release>
 80071d4:	4b04      	ldr	r3, [pc, #16]	@ (80071e8 <__sinit+0x28>)
 80071d6:	6223      	str	r3, [r4, #32]
 80071d8:	4b04      	ldr	r3, [pc, #16]	@ (80071ec <__sinit+0x2c>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1f5      	bne.n	80071cc <__sinit+0xc>
 80071e0:	f7ff ffc4 	bl	800716c <global_stdio_init.part.0>
 80071e4:	e7f2      	b.n	80071cc <__sinit+0xc>
 80071e6:	bf00      	nop
 80071e8:	0800712d 	.word	0x0800712d
 80071ec:	24000400 	.word	0x24000400

080071f0 <_fwalk_sglue>:
 80071f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071f4:	4607      	mov	r7, r0
 80071f6:	4688      	mov	r8, r1
 80071f8:	4614      	mov	r4, r2
 80071fa:	2600      	movs	r6, #0
 80071fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007200:	f1b9 0901 	subs.w	r9, r9, #1
 8007204:	d505      	bpl.n	8007212 <_fwalk_sglue+0x22>
 8007206:	6824      	ldr	r4, [r4, #0]
 8007208:	2c00      	cmp	r4, #0
 800720a:	d1f7      	bne.n	80071fc <_fwalk_sglue+0xc>
 800720c:	4630      	mov	r0, r6
 800720e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007212:	89ab      	ldrh	r3, [r5, #12]
 8007214:	2b01      	cmp	r3, #1
 8007216:	d907      	bls.n	8007228 <_fwalk_sglue+0x38>
 8007218:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800721c:	3301      	adds	r3, #1
 800721e:	d003      	beq.n	8007228 <_fwalk_sglue+0x38>
 8007220:	4629      	mov	r1, r5
 8007222:	4638      	mov	r0, r7
 8007224:	47c0      	blx	r8
 8007226:	4306      	orrs	r6, r0
 8007228:	3568      	adds	r5, #104	@ 0x68
 800722a:	e7e9      	b.n	8007200 <_fwalk_sglue+0x10>

0800722c <siprintf>:
 800722c:	b40e      	push	{r1, r2, r3}
 800722e:	b500      	push	{lr}
 8007230:	b09c      	sub	sp, #112	@ 0x70
 8007232:	ab1d      	add	r3, sp, #116	@ 0x74
 8007234:	9002      	str	r0, [sp, #8]
 8007236:	9006      	str	r0, [sp, #24]
 8007238:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800723c:	4809      	ldr	r0, [pc, #36]	@ (8007264 <siprintf+0x38>)
 800723e:	9107      	str	r1, [sp, #28]
 8007240:	9104      	str	r1, [sp, #16]
 8007242:	4909      	ldr	r1, [pc, #36]	@ (8007268 <siprintf+0x3c>)
 8007244:	f853 2b04 	ldr.w	r2, [r3], #4
 8007248:	9105      	str	r1, [sp, #20]
 800724a:	6800      	ldr	r0, [r0, #0]
 800724c:	9301      	str	r3, [sp, #4]
 800724e:	a902      	add	r1, sp, #8
 8007250:	f001 f85a 	bl	8008308 <_svfiprintf_r>
 8007254:	9b02      	ldr	r3, [sp, #8]
 8007256:	2200      	movs	r2, #0
 8007258:	701a      	strb	r2, [r3, #0]
 800725a:	b01c      	add	sp, #112	@ 0x70
 800725c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007260:	b003      	add	sp, #12
 8007262:	4770      	bx	lr
 8007264:	2400001c 	.word	0x2400001c
 8007268:	ffff0208 	.word	0xffff0208

0800726c <__sread>:
 800726c:	b510      	push	{r4, lr}
 800726e:	460c      	mov	r4, r1
 8007270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007274:	f000 f868 	bl	8007348 <_read_r>
 8007278:	2800      	cmp	r0, #0
 800727a:	bfab      	itete	ge
 800727c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800727e:	89a3      	ldrhlt	r3, [r4, #12]
 8007280:	181b      	addge	r3, r3, r0
 8007282:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007286:	bfac      	ite	ge
 8007288:	6563      	strge	r3, [r4, #84]	@ 0x54
 800728a:	81a3      	strhlt	r3, [r4, #12]
 800728c:	bd10      	pop	{r4, pc}

0800728e <__swrite>:
 800728e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007292:	461f      	mov	r7, r3
 8007294:	898b      	ldrh	r3, [r1, #12]
 8007296:	05db      	lsls	r3, r3, #23
 8007298:	4605      	mov	r5, r0
 800729a:	460c      	mov	r4, r1
 800729c:	4616      	mov	r6, r2
 800729e:	d505      	bpl.n	80072ac <__swrite+0x1e>
 80072a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a4:	2302      	movs	r3, #2
 80072a6:	2200      	movs	r2, #0
 80072a8:	f000 f83c 	bl	8007324 <_lseek_r>
 80072ac:	89a3      	ldrh	r3, [r4, #12]
 80072ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072b6:	81a3      	strh	r3, [r4, #12]
 80072b8:	4632      	mov	r2, r6
 80072ba:	463b      	mov	r3, r7
 80072bc:	4628      	mov	r0, r5
 80072be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072c2:	f000 b853 	b.w	800736c <_write_r>

080072c6 <__sseek>:
 80072c6:	b510      	push	{r4, lr}
 80072c8:	460c      	mov	r4, r1
 80072ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ce:	f000 f829 	bl	8007324 <_lseek_r>
 80072d2:	1c43      	adds	r3, r0, #1
 80072d4:	89a3      	ldrh	r3, [r4, #12]
 80072d6:	bf15      	itete	ne
 80072d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072e2:	81a3      	strheq	r3, [r4, #12]
 80072e4:	bf18      	it	ne
 80072e6:	81a3      	strhne	r3, [r4, #12]
 80072e8:	bd10      	pop	{r4, pc}

080072ea <__sclose>:
 80072ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ee:	f000 b809 	b.w	8007304 <_close_r>

080072f2 <memset>:
 80072f2:	4402      	add	r2, r0
 80072f4:	4603      	mov	r3, r0
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d100      	bne.n	80072fc <memset+0xa>
 80072fa:	4770      	bx	lr
 80072fc:	f803 1b01 	strb.w	r1, [r3], #1
 8007300:	e7f9      	b.n	80072f6 <memset+0x4>
	...

08007304 <_close_r>:
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	4d06      	ldr	r5, [pc, #24]	@ (8007320 <_close_r+0x1c>)
 8007308:	2300      	movs	r3, #0
 800730a:	4604      	mov	r4, r0
 800730c:	4608      	mov	r0, r1
 800730e:	602b      	str	r3, [r5, #0]
 8007310:	f7f9 fcae 	bl	8000c70 <_close>
 8007314:	1c43      	adds	r3, r0, #1
 8007316:	d102      	bne.n	800731e <_close_r+0x1a>
 8007318:	682b      	ldr	r3, [r5, #0]
 800731a:	b103      	cbz	r3, 800731e <_close_r+0x1a>
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	bd38      	pop	{r3, r4, r5, pc}
 8007320:	24000404 	.word	0x24000404

08007324 <_lseek_r>:
 8007324:	b538      	push	{r3, r4, r5, lr}
 8007326:	4d07      	ldr	r5, [pc, #28]	@ (8007344 <_lseek_r+0x20>)
 8007328:	4604      	mov	r4, r0
 800732a:	4608      	mov	r0, r1
 800732c:	4611      	mov	r1, r2
 800732e:	2200      	movs	r2, #0
 8007330:	602a      	str	r2, [r5, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	f7f9 fcc3 	bl	8000cbe <_lseek>
 8007338:	1c43      	adds	r3, r0, #1
 800733a:	d102      	bne.n	8007342 <_lseek_r+0x1e>
 800733c:	682b      	ldr	r3, [r5, #0]
 800733e:	b103      	cbz	r3, 8007342 <_lseek_r+0x1e>
 8007340:	6023      	str	r3, [r4, #0]
 8007342:	bd38      	pop	{r3, r4, r5, pc}
 8007344:	24000404 	.word	0x24000404

08007348 <_read_r>:
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	4d07      	ldr	r5, [pc, #28]	@ (8007368 <_read_r+0x20>)
 800734c:	4604      	mov	r4, r0
 800734e:	4608      	mov	r0, r1
 8007350:	4611      	mov	r1, r2
 8007352:	2200      	movs	r2, #0
 8007354:	602a      	str	r2, [r5, #0]
 8007356:	461a      	mov	r2, r3
 8007358:	f7f9 fc51 	bl	8000bfe <_read>
 800735c:	1c43      	adds	r3, r0, #1
 800735e:	d102      	bne.n	8007366 <_read_r+0x1e>
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	b103      	cbz	r3, 8007366 <_read_r+0x1e>
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	bd38      	pop	{r3, r4, r5, pc}
 8007368:	24000404 	.word	0x24000404

0800736c <_write_r>:
 800736c:	b538      	push	{r3, r4, r5, lr}
 800736e:	4d07      	ldr	r5, [pc, #28]	@ (800738c <_write_r+0x20>)
 8007370:	4604      	mov	r4, r0
 8007372:	4608      	mov	r0, r1
 8007374:	4611      	mov	r1, r2
 8007376:	2200      	movs	r2, #0
 8007378:	602a      	str	r2, [r5, #0]
 800737a:	461a      	mov	r2, r3
 800737c:	f7f9 fc5c 	bl	8000c38 <_write>
 8007380:	1c43      	adds	r3, r0, #1
 8007382:	d102      	bne.n	800738a <_write_r+0x1e>
 8007384:	682b      	ldr	r3, [r5, #0]
 8007386:	b103      	cbz	r3, 800738a <_write_r+0x1e>
 8007388:	6023      	str	r3, [r4, #0]
 800738a:	bd38      	pop	{r3, r4, r5, pc}
 800738c:	24000404 	.word	0x24000404

08007390 <__errno>:
 8007390:	4b01      	ldr	r3, [pc, #4]	@ (8007398 <__errno+0x8>)
 8007392:	6818      	ldr	r0, [r3, #0]
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	2400001c 	.word	0x2400001c

0800739c <__libc_init_array>:
 800739c:	b570      	push	{r4, r5, r6, lr}
 800739e:	4d0d      	ldr	r5, [pc, #52]	@ (80073d4 <__libc_init_array+0x38>)
 80073a0:	4c0d      	ldr	r4, [pc, #52]	@ (80073d8 <__libc_init_array+0x3c>)
 80073a2:	1b64      	subs	r4, r4, r5
 80073a4:	10a4      	asrs	r4, r4, #2
 80073a6:	2600      	movs	r6, #0
 80073a8:	42a6      	cmp	r6, r4
 80073aa:	d109      	bne.n	80073c0 <__libc_init_array+0x24>
 80073ac:	4d0b      	ldr	r5, [pc, #44]	@ (80073dc <__libc_init_array+0x40>)
 80073ae:	4c0c      	ldr	r4, [pc, #48]	@ (80073e0 <__libc_init_array+0x44>)
 80073b0:	f002 fe60 	bl	800a074 <_init>
 80073b4:	1b64      	subs	r4, r4, r5
 80073b6:	10a4      	asrs	r4, r4, #2
 80073b8:	2600      	movs	r6, #0
 80073ba:	42a6      	cmp	r6, r4
 80073bc:	d105      	bne.n	80073ca <__libc_init_array+0x2e>
 80073be:	bd70      	pop	{r4, r5, r6, pc}
 80073c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80073c4:	4798      	blx	r3
 80073c6:	3601      	adds	r6, #1
 80073c8:	e7ee      	b.n	80073a8 <__libc_init_array+0xc>
 80073ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ce:	4798      	blx	r3
 80073d0:	3601      	adds	r6, #1
 80073d2:	e7f2      	b.n	80073ba <__libc_init_array+0x1e>
 80073d4:	0800a474 	.word	0x0800a474
 80073d8:	0800a474 	.word	0x0800a474
 80073dc:	0800a474 	.word	0x0800a474
 80073e0:	0800a478 	.word	0x0800a478

080073e4 <__retarget_lock_init_recursive>:
 80073e4:	4770      	bx	lr

080073e6 <__retarget_lock_acquire_recursive>:
 80073e6:	4770      	bx	lr

080073e8 <__retarget_lock_release_recursive>:
 80073e8:	4770      	bx	lr
	...

080073ec <nanf>:
 80073ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80073f4 <nanf+0x8>
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	7fc00000 	.word	0x7fc00000

080073f8 <_free_r>:
 80073f8:	b538      	push	{r3, r4, r5, lr}
 80073fa:	4605      	mov	r5, r0
 80073fc:	2900      	cmp	r1, #0
 80073fe:	d041      	beq.n	8007484 <_free_r+0x8c>
 8007400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007404:	1f0c      	subs	r4, r1, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	bfb8      	it	lt
 800740a:	18e4      	addlt	r4, r4, r3
 800740c:	f000 f8e0 	bl	80075d0 <__malloc_lock>
 8007410:	4a1d      	ldr	r2, [pc, #116]	@ (8007488 <_free_r+0x90>)
 8007412:	6813      	ldr	r3, [r2, #0]
 8007414:	b933      	cbnz	r3, 8007424 <_free_r+0x2c>
 8007416:	6063      	str	r3, [r4, #4]
 8007418:	6014      	str	r4, [r2, #0]
 800741a:	4628      	mov	r0, r5
 800741c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007420:	f000 b8dc 	b.w	80075dc <__malloc_unlock>
 8007424:	42a3      	cmp	r3, r4
 8007426:	d908      	bls.n	800743a <_free_r+0x42>
 8007428:	6820      	ldr	r0, [r4, #0]
 800742a:	1821      	adds	r1, r4, r0
 800742c:	428b      	cmp	r3, r1
 800742e:	bf01      	itttt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	1809      	addeq	r1, r1, r0
 8007436:	6021      	streq	r1, [r4, #0]
 8007438:	e7ed      	b.n	8007416 <_free_r+0x1e>
 800743a:	461a      	mov	r2, r3
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	b10b      	cbz	r3, 8007444 <_free_r+0x4c>
 8007440:	42a3      	cmp	r3, r4
 8007442:	d9fa      	bls.n	800743a <_free_r+0x42>
 8007444:	6811      	ldr	r1, [r2, #0]
 8007446:	1850      	adds	r0, r2, r1
 8007448:	42a0      	cmp	r0, r4
 800744a:	d10b      	bne.n	8007464 <_free_r+0x6c>
 800744c:	6820      	ldr	r0, [r4, #0]
 800744e:	4401      	add	r1, r0
 8007450:	1850      	adds	r0, r2, r1
 8007452:	4283      	cmp	r3, r0
 8007454:	6011      	str	r1, [r2, #0]
 8007456:	d1e0      	bne.n	800741a <_free_r+0x22>
 8007458:	6818      	ldr	r0, [r3, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	6053      	str	r3, [r2, #4]
 800745e:	4408      	add	r0, r1
 8007460:	6010      	str	r0, [r2, #0]
 8007462:	e7da      	b.n	800741a <_free_r+0x22>
 8007464:	d902      	bls.n	800746c <_free_r+0x74>
 8007466:	230c      	movs	r3, #12
 8007468:	602b      	str	r3, [r5, #0]
 800746a:	e7d6      	b.n	800741a <_free_r+0x22>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	1821      	adds	r1, r4, r0
 8007470:	428b      	cmp	r3, r1
 8007472:	bf04      	itt	eq
 8007474:	6819      	ldreq	r1, [r3, #0]
 8007476:	685b      	ldreq	r3, [r3, #4]
 8007478:	6063      	str	r3, [r4, #4]
 800747a:	bf04      	itt	eq
 800747c:	1809      	addeq	r1, r1, r0
 800747e:	6021      	streq	r1, [r4, #0]
 8007480:	6054      	str	r4, [r2, #4]
 8007482:	e7ca      	b.n	800741a <_free_r+0x22>
 8007484:	bd38      	pop	{r3, r4, r5, pc}
 8007486:	bf00      	nop
 8007488:	24000410 	.word	0x24000410

0800748c <sbrk_aligned>:
 800748c:	b570      	push	{r4, r5, r6, lr}
 800748e:	4e0f      	ldr	r6, [pc, #60]	@ (80074cc <sbrk_aligned+0x40>)
 8007490:	460c      	mov	r4, r1
 8007492:	6831      	ldr	r1, [r6, #0]
 8007494:	4605      	mov	r5, r0
 8007496:	b911      	cbnz	r1, 800749e <sbrk_aligned+0x12>
 8007498:	f001 fa98 	bl	80089cc <_sbrk_r>
 800749c:	6030      	str	r0, [r6, #0]
 800749e:	4621      	mov	r1, r4
 80074a0:	4628      	mov	r0, r5
 80074a2:	f001 fa93 	bl	80089cc <_sbrk_r>
 80074a6:	1c43      	adds	r3, r0, #1
 80074a8:	d103      	bne.n	80074b2 <sbrk_aligned+0x26>
 80074aa:	f04f 34ff 	mov.w	r4, #4294967295
 80074ae:	4620      	mov	r0, r4
 80074b0:	bd70      	pop	{r4, r5, r6, pc}
 80074b2:	1cc4      	adds	r4, r0, #3
 80074b4:	f024 0403 	bic.w	r4, r4, #3
 80074b8:	42a0      	cmp	r0, r4
 80074ba:	d0f8      	beq.n	80074ae <sbrk_aligned+0x22>
 80074bc:	1a21      	subs	r1, r4, r0
 80074be:	4628      	mov	r0, r5
 80074c0:	f001 fa84 	bl	80089cc <_sbrk_r>
 80074c4:	3001      	adds	r0, #1
 80074c6:	d1f2      	bne.n	80074ae <sbrk_aligned+0x22>
 80074c8:	e7ef      	b.n	80074aa <sbrk_aligned+0x1e>
 80074ca:	bf00      	nop
 80074cc:	2400040c 	.word	0x2400040c

080074d0 <_malloc_r>:
 80074d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074d4:	1ccd      	adds	r5, r1, #3
 80074d6:	f025 0503 	bic.w	r5, r5, #3
 80074da:	3508      	adds	r5, #8
 80074dc:	2d0c      	cmp	r5, #12
 80074de:	bf38      	it	cc
 80074e0:	250c      	movcc	r5, #12
 80074e2:	2d00      	cmp	r5, #0
 80074e4:	4606      	mov	r6, r0
 80074e6:	db01      	blt.n	80074ec <_malloc_r+0x1c>
 80074e8:	42a9      	cmp	r1, r5
 80074ea:	d904      	bls.n	80074f6 <_malloc_r+0x26>
 80074ec:	230c      	movs	r3, #12
 80074ee:	6033      	str	r3, [r6, #0]
 80074f0:	2000      	movs	r0, #0
 80074f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075cc <_malloc_r+0xfc>
 80074fa:	f000 f869 	bl	80075d0 <__malloc_lock>
 80074fe:	f8d8 3000 	ldr.w	r3, [r8]
 8007502:	461c      	mov	r4, r3
 8007504:	bb44      	cbnz	r4, 8007558 <_malloc_r+0x88>
 8007506:	4629      	mov	r1, r5
 8007508:	4630      	mov	r0, r6
 800750a:	f7ff ffbf 	bl	800748c <sbrk_aligned>
 800750e:	1c43      	adds	r3, r0, #1
 8007510:	4604      	mov	r4, r0
 8007512:	d158      	bne.n	80075c6 <_malloc_r+0xf6>
 8007514:	f8d8 4000 	ldr.w	r4, [r8]
 8007518:	4627      	mov	r7, r4
 800751a:	2f00      	cmp	r7, #0
 800751c:	d143      	bne.n	80075a6 <_malloc_r+0xd6>
 800751e:	2c00      	cmp	r4, #0
 8007520:	d04b      	beq.n	80075ba <_malloc_r+0xea>
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	4639      	mov	r1, r7
 8007526:	4630      	mov	r0, r6
 8007528:	eb04 0903 	add.w	r9, r4, r3
 800752c:	f001 fa4e 	bl	80089cc <_sbrk_r>
 8007530:	4581      	cmp	r9, r0
 8007532:	d142      	bne.n	80075ba <_malloc_r+0xea>
 8007534:	6821      	ldr	r1, [r4, #0]
 8007536:	1a6d      	subs	r5, r5, r1
 8007538:	4629      	mov	r1, r5
 800753a:	4630      	mov	r0, r6
 800753c:	f7ff ffa6 	bl	800748c <sbrk_aligned>
 8007540:	3001      	adds	r0, #1
 8007542:	d03a      	beq.n	80075ba <_malloc_r+0xea>
 8007544:	6823      	ldr	r3, [r4, #0]
 8007546:	442b      	add	r3, r5
 8007548:	6023      	str	r3, [r4, #0]
 800754a:	f8d8 3000 	ldr.w	r3, [r8]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	bb62      	cbnz	r2, 80075ac <_malloc_r+0xdc>
 8007552:	f8c8 7000 	str.w	r7, [r8]
 8007556:	e00f      	b.n	8007578 <_malloc_r+0xa8>
 8007558:	6822      	ldr	r2, [r4, #0]
 800755a:	1b52      	subs	r2, r2, r5
 800755c:	d420      	bmi.n	80075a0 <_malloc_r+0xd0>
 800755e:	2a0b      	cmp	r2, #11
 8007560:	d917      	bls.n	8007592 <_malloc_r+0xc2>
 8007562:	1961      	adds	r1, r4, r5
 8007564:	42a3      	cmp	r3, r4
 8007566:	6025      	str	r5, [r4, #0]
 8007568:	bf18      	it	ne
 800756a:	6059      	strne	r1, [r3, #4]
 800756c:	6863      	ldr	r3, [r4, #4]
 800756e:	bf08      	it	eq
 8007570:	f8c8 1000 	streq.w	r1, [r8]
 8007574:	5162      	str	r2, [r4, r5]
 8007576:	604b      	str	r3, [r1, #4]
 8007578:	4630      	mov	r0, r6
 800757a:	f000 f82f 	bl	80075dc <__malloc_unlock>
 800757e:	f104 000b 	add.w	r0, r4, #11
 8007582:	1d23      	adds	r3, r4, #4
 8007584:	f020 0007 	bic.w	r0, r0, #7
 8007588:	1ac2      	subs	r2, r0, r3
 800758a:	bf1c      	itt	ne
 800758c:	1a1b      	subne	r3, r3, r0
 800758e:	50a3      	strne	r3, [r4, r2]
 8007590:	e7af      	b.n	80074f2 <_malloc_r+0x22>
 8007592:	6862      	ldr	r2, [r4, #4]
 8007594:	42a3      	cmp	r3, r4
 8007596:	bf0c      	ite	eq
 8007598:	f8c8 2000 	streq.w	r2, [r8]
 800759c:	605a      	strne	r2, [r3, #4]
 800759e:	e7eb      	b.n	8007578 <_malloc_r+0xa8>
 80075a0:	4623      	mov	r3, r4
 80075a2:	6864      	ldr	r4, [r4, #4]
 80075a4:	e7ae      	b.n	8007504 <_malloc_r+0x34>
 80075a6:	463c      	mov	r4, r7
 80075a8:	687f      	ldr	r7, [r7, #4]
 80075aa:	e7b6      	b.n	800751a <_malloc_r+0x4a>
 80075ac:	461a      	mov	r2, r3
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	d1fb      	bne.n	80075ac <_malloc_r+0xdc>
 80075b4:	2300      	movs	r3, #0
 80075b6:	6053      	str	r3, [r2, #4]
 80075b8:	e7de      	b.n	8007578 <_malloc_r+0xa8>
 80075ba:	230c      	movs	r3, #12
 80075bc:	6033      	str	r3, [r6, #0]
 80075be:	4630      	mov	r0, r6
 80075c0:	f000 f80c 	bl	80075dc <__malloc_unlock>
 80075c4:	e794      	b.n	80074f0 <_malloc_r+0x20>
 80075c6:	6005      	str	r5, [r0, #0]
 80075c8:	e7d6      	b.n	8007578 <_malloc_r+0xa8>
 80075ca:	bf00      	nop
 80075cc:	24000410 	.word	0x24000410

080075d0 <__malloc_lock>:
 80075d0:	4801      	ldr	r0, [pc, #4]	@ (80075d8 <__malloc_lock+0x8>)
 80075d2:	f7ff bf08 	b.w	80073e6 <__retarget_lock_acquire_recursive>
 80075d6:	bf00      	nop
 80075d8:	24000408 	.word	0x24000408

080075dc <__malloc_unlock>:
 80075dc:	4801      	ldr	r0, [pc, #4]	@ (80075e4 <__malloc_unlock+0x8>)
 80075de:	f7ff bf03 	b.w	80073e8 <__retarget_lock_release_recursive>
 80075e2:	bf00      	nop
 80075e4:	24000408 	.word	0x24000408

080075e8 <sulp>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	4604      	mov	r4, r0
 80075ec:	460d      	mov	r5, r1
 80075ee:	4616      	mov	r6, r2
 80075f0:	ec45 4b10 	vmov	d0, r4, r5
 80075f4:	f002 f8d0 	bl	8009798 <__ulp>
 80075f8:	b17e      	cbz	r6, 800761a <sulp+0x32>
 80075fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80075fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007602:	2b00      	cmp	r3, #0
 8007604:	dd09      	ble.n	800761a <sulp+0x32>
 8007606:	051b      	lsls	r3, r3, #20
 8007608:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800760c:	2000      	movs	r0, #0
 800760e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8007612:	ec41 0b17 	vmov	d7, r0, r1
 8007616:	ee20 0b07 	vmul.f64	d0, d0, d7
 800761a:	bd70      	pop	{r4, r5, r6, pc}
 800761c:	0000      	movs	r0, r0
	...

08007620 <_strtod_l>:
 8007620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	ed2d 8b0a 	vpush	{d8-d12}
 8007628:	b097      	sub	sp, #92	@ 0x5c
 800762a:	4688      	mov	r8, r1
 800762c:	920e      	str	r2, [sp, #56]	@ 0x38
 800762e:	2200      	movs	r2, #0
 8007630:	9212      	str	r2, [sp, #72]	@ 0x48
 8007632:	9005      	str	r0, [sp, #20]
 8007634:	f04f 0a00 	mov.w	sl, #0
 8007638:	f04f 0b00 	mov.w	fp, #0
 800763c:	460a      	mov	r2, r1
 800763e:	9211      	str	r2, [sp, #68]	@ 0x44
 8007640:	7811      	ldrb	r1, [r2, #0]
 8007642:	292b      	cmp	r1, #43	@ 0x2b
 8007644:	d04c      	beq.n	80076e0 <_strtod_l+0xc0>
 8007646:	d839      	bhi.n	80076bc <_strtod_l+0x9c>
 8007648:	290d      	cmp	r1, #13
 800764a:	d833      	bhi.n	80076b4 <_strtod_l+0x94>
 800764c:	2908      	cmp	r1, #8
 800764e:	d833      	bhi.n	80076b8 <_strtod_l+0x98>
 8007650:	2900      	cmp	r1, #0
 8007652:	d03c      	beq.n	80076ce <_strtod_l+0xae>
 8007654:	2200      	movs	r2, #0
 8007656:	9208      	str	r2, [sp, #32]
 8007658:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800765a:	782a      	ldrb	r2, [r5, #0]
 800765c:	2a30      	cmp	r2, #48	@ 0x30
 800765e:	f040 80b5 	bne.w	80077cc <_strtod_l+0x1ac>
 8007662:	786a      	ldrb	r2, [r5, #1]
 8007664:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007668:	2a58      	cmp	r2, #88	@ 0x58
 800766a:	d170      	bne.n	800774e <_strtod_l+0x12e>
 800766c:	9302      	str	r3, [sp, #8]
 800766e:	9b08      	ldr	r3, [sp, #32]
 8007670:	9301      	str	r3, [sp, #4]
 8007672:	ab12      	add	r3, sp, #72	@ 0x48
 8007674:	9300      	str	r3, [sp, #0]
 8007676:	4a8b      	ldr	r2, [pc, #556]	@ (80078a4 <_strtod_l+0x284>)
 8007678:	9805      	ldr	r0, [sp, #20]
 800767a:	ab13      	add	r3, sp, #76	@ 0x4c
 800767c:	a911      	add	r1, sp, #68	@ 0x44
 800767e:	f001 fa33 	bl	8008ae8 <__gethex>
 8007682:	f010 060f 	ands.w	r6, r0, #15
 8007686:	4604      	mov	r4, r0
 8007688:	d005      	beq.n	8007696 <_strtod_l+0x76>
 800768a:	2e06      	cmp	r6, #6
 800768c:	d12a      	bne.n	80076e4 <_strtod_l+0xc4>
 800768e:	3501      	adds	r5, #1
 8007690:	2300      	movs	r3, #0
 8007692:	9511      	str	r5, [sp, #68]	@ 0x44
 8007694:	9308      	str	r3, [sp, #32]
 8007696:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007698:	2b00      	cmp	r3, #0
 800769a:	f040 852f 	bne.w	80080fc <_strtod_l+0xadc>
 800769e:	9b08      	ldr	r3, [sp, #32]
 80076a0:	ec4b ab10 	vmov	d0, sl, fp
 80076a4:	b1cb      	cbz	r3, 80076da <_strtod_l+0xba>
 80076a6:	eeb1 0b40 	vneg.f64	d0, d0
 80076aa:	b017      	add	sp, #92	@ 0x5c
 80076ac:	ecbd 8b0a 	vpop	{d8-d12}
 80076b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b4:	2920      	cmp	r1, #32
 80076b6:	d1cd      	bne.n	8007654 <_strtod_l+0x34>
 80076b8:	3201      	adds	r2, #1
 80076ba:	e7c0      	b.n	800763e <_strtod_l+0x1e>
 80076bc:	292d      	cmp	r1, #45	@ 0x2d
 80076be:	d1c9      	bne.n	8007654 <_strtod_l+0x34>
 80076c0:	2101      	movs	r1, #1
 80076c2:	9108      	str	r1, [sp, #32]
 80076c4:	1c51      	adds	r1, r2, #1
 80076c6:	9111      	str	r1, [sp, #68]	@ 0x44
 80076c8:	7852      	ldrb	r2, [r2, #1]
 80076ca:	2a00      	cmp	r2, #0
 80076cc:	d1c4      	bne.n	8007658 <_strtod_l+0x38>
 80076ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076d0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f040 850f 	bne.w	80080f8 <_strtod_l+0xad8>
 80076da:	ec4b ab10 	vmov	d0, sl, fp
 80076de:	e7e4      	b.n	80076aa <_strtod_l+0x8a>
 80076e0:	2100      	movs	r1, #0
 80076e2:	e7ee      	b.n	80076c2 <_strtod_l+0xa2>
 80076e4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80076e6:	b13a      	cbz	r2, 80076f8 <_strtod_l+0xd8>
 80076e8:	2135      	movs	r1, #53	@ 0x35
 80076ea:	a814      	add	r0, sp, #80	@ 0x50
 80076ec:	f002 f94b 	bl	8009986 <__copybits>
 80076f0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80076f2:	9805      	ldr	r0, [sp, #20]
 80076f4:	f001 fd1c 	bl	8009130 <_Bfree>
 80076f8:	1e73      	subs	r3, r6, #1
 80076fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076fc:	2b04      	cmp	r3, #4
 80076fe:	d806      	bhi.n	800770e <_strtod_l+0xee>
 8007700:	e8df f003 	tbb	[pc, r3]
 8007704:	201d0314 	.word	0x201d0314
 8007708:	14          	.byte	0x14
 8007709:	00          	.byte	0x00
 800770a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800770e:	05e3      	lsls	r3, r4, #23
 8007710:	bf48      	it	mi
 8007712:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007716:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800771a:	0d1b      	lsrs	r3, r3, #20
 800771c:	051b      	lsls	r3, r3, #20
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1b9      	bne.n	8007696 <_strtod_l+0x76>
 8007722:	f7ff fe35 	bl	8007390 <__errno>
 8007726:	2322      	movs	r3, #34	@ 0x22
 8007728:	6003      	str	r3, [r0, #0]
 800772a:	e7b4      	b.n	8007696 <_strtod_l+0x76>
 800772c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8007730:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007734:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007738:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800773c:	e7e7      	b.n	800770e <_strtod_l+0xee>
 800773e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 80078ac <_strtod_l+0x28c>
 8007742:	e7e4      	b.n	800770e <_strtod_l+0xee>
 8007744:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007748:	f04f 3aff 	mov.w	sl, #4294967295
 800774c:	e7df      	b.n	800770e <_strtod_l+0xee>
 800774e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007750:	1c5a      	adds	r2, r3, #1
 8007752:	9211      	str	r2, [sp, #68]	@ 0x44
 8007754:	785b      	ldrb	r3, [r3, #1]
 8007756:	2b30      	cmp	r3, #48	@ 0x30
 8007758:	d0f9      	beq.n	800774e <_strtod_l+0x12e>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d09b      	beq.n	8007696 <_strtod_l+0x76>
 800775e:	2301      	movs	r3, #1
 8007760:	2600      	movs	r6, #0
 8007762:	9307      	str	r3, [sp, #28]
 8007764:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007766:	930a      	str	r3, [sp, #40]	@ 0x28
 8007768:	46b1      	mov	r9, r6
 800776a:	4635      	mov	r5, r6
 800776c:	220a      	movs	r2, #10
 800776e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8007770:	7804      	ldrb	r4, [r0, #0]
 8007772:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8007776:	b2d9      	uxtb	r1, r3
 8007778:	2909      	cmp	r1, #9
 800777a:	d929      	bls.n	80077d0 <_strtod_l+0x1b0>
 800777c:	494a      	ldr	r1, [pc, #296]	@ (80078a8 <_strtod_l+0x288>)
 800777e:	2201      	movs	r2, #1
 8007780:	f001 f912 	bl	80089a8 <strncmp>
 8007784:	b378      	cbz	r0, 80077e6 <_strtod_l+0x1c6>
 8007786:	2000      	movs	r0, #0
 8007788:	4622      	mov	r2, r4
 800778a:	462b      	mov	r3, r5
 800778c:	4607      	mov	r7, r0
 800778e:	9006      	str	r0, [sp, #24]
 8007790:	2a65      	cmp	r2, #101	@ 0x65
 8007792:	d001      	beq.n	8007798 <_strtod_l+0x178>
 8007794:	2a45      	cmp	r2, #69	@ 0x45
 8007796:	d117      	bne.n	80077c8 <_strtod_l+0x1a8>
 8007798:	b91b      	cbnz	r3, 80077a2 <_strtod_l+0x182>
 800779a:	9b07      	ldr	r3, [sp, #28]
 800779c:	4303      	orrs	r3, r0
 800779e:	d096      	beq.n	80076ce <_strtod_l+0xae>
 80077a0:	2300      	movs	r3, #0
 80077a2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80077a6:	f108 0201 	add.w	r2, r8, #1
 80077aa:	9211      	str	r2, [sp, #68]	@ 0x44
 80077ac:	f898 2001 	ldrb.w	r2, [r8, #1]
 80077b0:	2a2b      	cmp	r2, #43	@ 0x2b
 80077b2:	d06b      	beq.n	800788c <_strtod_l+0x26c>
 80077b4:	2a2d      	cmp	r2, #45	@ 0x2d
 80077b6:	d071      	beq.n	800789c <_strtod_l+0x27c>
 80077b8:	f04f 0e00 	mov.w	lr, #0
 80077bc:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80077c0:	2c09      	cmp	r4, #9
 80077c2:	d979      	bls.n	80078b8 <_strtod_l+0x298>
 80077c4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80077c8:	2400      	movs	r4, #0
 80077ca:	e094      	b.n	80078f6 <_strtod_l+0x2d6>
 80077cc:	2300      	movs	r3, #0
 80077ce:	e7c7      	b.n	8007760 <_strtod_l+0x140>
 80077d0:	2d08      	cmp	r5, #8
 80077d2:	f100 0001 	add.w	r0, r0, #1
 80077d6:	bfd4      	ite	le
 80077d8:	fb02 3909 	mlale	r9, r2, r9, r3
 80077dc:	fb02 3606 	mlagt	r6, r2, r6, r3
 80077e0:	3501      	adds	r5, #1
 80077e2:	9011      	str	r0, [sp, #68]	@ 0x44
 80077e4:	e7c3      	b.n	800776e <_strtod_l+0x14e>
 80077e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80077e8:	1c5a      	adds	r2, r3, #1
 80077ea:	9211      	str	r2, [sp, #68]	@ 0x44
 80077ec:	785a      	ldrb	r2, [r3, #1]
 80077ee:	b375      	cbz	r5, 800784e <_strtod_l+0x22e>
 80077f0:	4607      	mov	r7, r0
 80077f2:	462b      	mov	r3, r5
 80077f4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80077f8:	2909      	cmp	r1, #9
 80077fa:	d913      	bls.n	8007824 <_strtod_l+0x204>
 80077fc:	2101      	movs	r1, #1
 80077fe:	9106      	str	r1, [sp, #24]
 8007800:	e7c6      	b.n	8007790 <_strtod_l+0x170>
 8007802:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	9211      	str	r2, [sp, #68]	@ 0x44
 8007808:	785a      	ldrb	r2, [r3, #1]
 800780a:	3001      	adds	r0, #1
 800780c:	2a30      	cmp	r2, #48	@ 0x30
 800780e:	d0f8      	beq.n	8007802 <_strtod_l+0x1e2>
 8007810:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007814:	2b08      	cmp	r3, #8
 8007816:	f200 8476 	bhi.w	8008106 <_strtod_l+0xae6>
 800781a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800781c:	930a      	str	r3, [sp, #40]	@ 0x28
 800781e:	4607      	mov	r7, r0
 8007820:	2000      	movs	r0, #0
 8007822:	4603      	mov	r3, r0
 8007824:	3a30      	subs	r2, #48	@ 0x30
 8007826:	f100 0101 	add.w	r1, r0, #1
 800782a:	d023      	beq.n	8007874 <_strtod_l+0x254>
 800782c:	440f      	add	r7, r1
 800782e:	eb00 0c03 	add.w	ip, r0, r3
 8007832:	4619      	mov	r1, r3
 8007834:	240a      	movs	r4, #10
 8007836:	4561      	cmp	r1, ip
 8007838:	d10b      	bne.n	8007852 <_strtod_l+0x232>
 800783a:	1c5c      	adds	r4, r3, #1
 800783c:	4403      	add	r3, r0
 800783e:	2b08      	cmp	r3, #8
 8007840:	4404      	add	r4, r0
 8007842:	dc11      	bgt.n	8007868 <_strtod_l+0x248>
 8007844:	230a      	movs	r3, #10
 8007846:	fb03 2909 	mla	r9, r3, r9, r2
 800784a:	2100      	movs	r1, #0
 800784c:	e013      	b.n	8007876 <_strtod_l+0x256>
 800784e:	4628      	mov	r0, r5
 8007850:	e7dc      	b.n	800780c <_strtod_l+0x1ec>
 8007852:	2908      	cmp	r1, #8
 8007854:	f101 0101 	add.w	r1, r1, #1
 8007858:	dc02      	bgt.n	8007860 <_strtod_l+0x240>
 800785a:	fb04 f909 	mul.w	r9, r4, r9
 800785e:	e7ea      	b.n	8007836 <_strtod_l+0x216>
 8007860:	2910      	cmp	r1, #16
 8007862:	bfd8      	it	le
 8007864:	4366      	mulle	r6, r4
 8007866:	e7e6      	b.n	8007836 <_strtod_l+0x216>
 8007868:	2b0f      	cmp	r3, #15
 800786a:	dcee      	bgt.n	800784a <_strtod_l+0x22a>
 800786c:	230a      	movs	r3, #10
 800786e:	fb03 2606 	mla	r6, r3, r6, r2
 8007872:	e7ea      	b.n	800784a <_strtod_l+0x22a>
 8007874:	461c      	mov	r4, r3
 8007876:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	9211      	str	r2, [sp, #68]	@ 0x44
 800787c:	785a      	ldrb	r2, [r3, #1]
 800787e:	4608      	mov	r0, r1
 8007880:	4623      	mov	r3, r4
 8007882:	e7b7      	b.n	80077f4 <_strtod_l+0x1d4>
 8007884:	2301      	movs	r3, #1
 8007886:	2700      	movs	r7, #0
 8007888:	9306      	str	r3, [sp, #24]
 800788a:	e786      	b.n	800779a <_strtod_l+0x17a>
 800788c:	f04f 0e00 	mov.w	lr, #0
 8007890:	f108 0202 	add.w	r2, r8, #2
 8007894:	9211      	str	r2, [sp, #68]	@ 0x44
 8007896:	f898 2002 	ldrb.w	r2, [r8, #2]
 800789a:	e78f      	b.n	80077bc <_strtod_l+0x19c>
 800789c:	f04f 0e01 	mov.w	lr, #1
 80078a0:	e7f6      	b.n	8007890 <_strtod_l+0x270>
 80078a2:	bf00      	nop
 80078a4:	0800a0d0 	.word	0x0800a0d0
 80078a8:	0800a0ad 	.word	0x0800a0ad
 80078ac:	7ff00000 	.word	0x7ff00000
 80078b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078b2:	1c54      	adds	r4, r2, #1
 80078b4:	9411      	str	r4, [sp, #68]	@ 0x44
 80078b6:	7852      	ldrb	r2, [r2, #1]
 80078b8:	2a30      	cmp	r2, #48	@ 0x30
 80078ba:	d0f9      	beq.n	80078b0 <_strtod_l+0x290>
 80078bc:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80078c0:	2c08      	cmp	r4, #8
 80078c2:	d881      	bhi.n	80077c8 <_strtod_l+0x1a8>
 80078c4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80078c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80078cc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078ce:	1c51      	adds	r1, r2, #1
 80078d0:	9111      	str	r1, [sp, #68]	@ 0x44
 80078d2:	7852      	ldrb	r2, [r2, #1]
 80078d4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80078d8:	2c09      	cmp	r4, #9
 80078da:	d938      	bls.n	800794e <_strtod_l+0x32e>
 80078dc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80078de:	1b0c      	subs	r4, r1, r4
 80078e0:	2c08      	cmp	r4, #8
 80078e2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80078e6:	dc02      	bgt.n	80078ee <_strtod_l+0x2ce>
 80078e8:	4564      	cmp	r4, ip
 80078ea:	bfa8      	it	ge
 80078ec:	4664      	movge	r4, ip
 80078ee:	f1be 0f00 	cmp.w	lr, #0
 80078f2:	d000      	beq.n	80078f6 <_strtod_l+0x2d6>
 80078f4:	4264      	negs	r4, r4
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d14e      	bne.n	8007998 <_strtod_l+0x378>
 80078fa:	9b07      	ldr	r3, [sp, #28]
 80078fc:	4318      	orrs	r0, r3
 80078fe:	f47f aeca 	bne.w	8007696 <_strtod_l+0x76>
 8007902:	9b06      	ldr	r3, [sp, #24]
 8007904:	2b00      	cmp	r3, #0
 8007906:	f47f aee2 	bne.w	80076ce <_strtod_l+0xae>
 800790a:	2a69      	cmp	r2, #105	@ 0x69
 800790c:	d027      	beq.n	800795e <_strtod_l+0x33e>
 800790e:	dc24      	bgt.n	800795a <_strtod_l+0x33a>
 8007910:	2a49      	cmp	r2, #73	@ 0x49
 8007912:	d024      	beq.n	800795e <_strtod_l+0x33e>
 8007914:	2a4e      	cmp	r2, #78	@ 0x4e
 8007916:	f47f aeda 	bne.w	80076ce <_strtod_l+0xae>
 800791a:	4997      	ldr	r1, [pc, #604]	@ (8007b78 <_strtod_l+0x558>)
 800791c:	a811      	add	r0, sp, #68	@ 0x44
 800791e:	f001 fb05 	bl	8008f2c <__match>
 8007922:	2800      	cmp	r0, #0
 8007924:	f43f aed3 	beq.w	80076ce <_strtod_l+0xae>
 8007928:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	2b28      	cmp	r3, #40	@ 0x28
 800792e:	d12d      	bne.n	800798c <_strtod_l+0x36c>
 8007930:	4992      	ldr	r1, [pc, #584]	@ (8007b7c <_strtod_l+0x55c>)
 8007932:	aa14      	add	r2, sp, #80	@ 0x50
 8007934:	a811      	add	r0, sp, #68	@ 0x44
 8007936:	f001 fb0d 	bl	8008f54 <__hexnan>
 800793a:	2805      	cmp	r0, #5
 800793c:	d126      	bne.n	800798c <_strtod_l+0x36c>
 800793e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007940:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8007944:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007948:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800794c:	e6a3      	b.n	8007696 <_strtod_l+0x76>
 800794e:	240a      	movs	r4, #10
 8007950:	fb04 2c0c 	mla	ip, r4, ip, r2
 8007954:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8007958:	e7b8      	b.n	80078cc <_strtod_l+0x2ac>
 800795a:	2a6e      	cmp	r2, #110	@ 0x6e
 800795c:	e7db      	b.n	8007916 <_strtod_l+0x2f6>
 800795e:	4988      	ldr	r1, [pc, #544]	@ (8007b80 <_strtod_l+0x560>)
 8007960:	a811      	add	r0, sp, #68	@ 0x44
 8007962:	f001 fae3 	bl	8008f2c <__match>
 8007966:	2800      	cmp	r0, #0
 8007968:	f43f aeb1 	beq.w	80076ce <_strtod_l+0xae>
 800796c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800796e:	4985      	ldr	r1, [pc, #532]	@ (8007b84 <_strtod_l+0x564>)
 8007970:	3b01      	subs	r3, #1
 8007972:	a811      	add	r0, sp, #68	@ 0x44
 8007974:	9311      	str	r3, [sp, #68]	@ 0x44
 8007976:	f001 fad9 	bl	8008f2c <__match>
 800797a:	b910      	cbnz	r0, 8007982 <_strtod_l+0x362>
 800797c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800797e:	3301      	adds	r3, #1
 8007980:	9311      	str	r3, [sp, #68]	@ 0x44
 8007982:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8007b98 <_strtod_l+0x578>
 8007986:	f04f 0a00 	mov.w	sl, #0
 800798a:	e684      	b.n	8007696 <_strtod_l+0x76>
 800798c:	487e      	ldr	r0, [pc, #504]	@ (8007b88 <_strtod_l+0x568>)
 800798e:	f001 f83b 	bl	8008a08 <nan>
 8007992:	ec5b ab10 	vmov	sl, fp, d0
 8007996:	e67e      	b.n	8007696 <_strtod_l+0x76>
 8007998:	ee07 9a90 	vmov	s15, r9
 800799c:	1be2      	subs	r2, r4, r7
 800799e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80079a2:	2d00      	cmp	r5, #0
 80079a4:	bf08      	it	eq
 80079a6:	461d      	moveq	r5, r3
 80079a8:	2b10      	cmp	r3, #16
 80079aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80079ac:	461a      	mov	r2, r3
 80079ae:	bfa8      	it	ge
 80079b0:	2210      	movge	r2, #16
 80079b2:	2b09      	cmp	r3, #9
 80079b4:	ec5b ab17 	vmov	sl, fp, d7
 80079b8:	dc15      	bgt.n	80079e6 <_strtod_l+0x3c6>
 80079ba:	1be1      	subs	r1, r4, r7
 80079bc:	2900      	cmp	r1, #0
 80079be:	f43f ae6a 	beq.w	8007696 <_strtod_l+0x76>
 80079c2:	eba4 0107 	sub.w	r1, r4, r7
 80079c6:	dd72      	ble.n	8007aae <_strtod_l+0x48e>
 80079c8:	2916      	cmp	r1, #22
 80079ca:	dc59      	bgt.n	8007a80 <_strtod_l+0x460>
 80079cc:	4b6f      	ldr	r3, [pc, #444]	@ (8007b8c <_strtod_l+0x56c>)
 80079ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079d4:	ed93 7b00 	vldr	d7, [r3]
 80079d8:	ec4b ab16 	vmov	d6, sl, fp
 80079dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80079e0:	ec5b ab17 	vmov	sl, fp, d7
 80079e4:	e657      	b.n	8007696 <_strtod_l+0x76>
 80079e6:	4969      	ldr	r1, [pc, #420]	@ (8007b8c <_strtod_l+0x56c>)
 80079e8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80079ec:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80079f0:	ee06 6a90 	vmov	s13, r6
 80079f4:	2b0f      	cmp	r3, #15
 80079f6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80079fa:	eea7 6b05 	vfma.f64	d6, d7, d5
 80079fe:	ec5b ab16 	vmov	sl, fp, d6
 8007a02:	ddda      	ble.n	80079ba <_strtod_l+0x39a>
 8007a04:	1a9a      	subs	r2, r3, r2
 8007a06:	1be1      	subs	r1, r4, r7
 8007a08:	440a      	add	r2, r1
 8007a0a:	2a00      	cmp	r2, #0
 8007a0c:	f340 8094 	ble.w	8007b38 <_strtod_l+0x518>
 8007a10:	f012 000f 	ands.w	r0, r2, #15
 8007a14:	d00a      	beq.n	8007a2c <_strtod_l+0x40c>
 8007a16:	495d      	ldr	r1, [pc, #372]	@ (8007b8c <_strtod_l+0x56c>)
 8007a18:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007a1c:	ed91 7b00 	vldr	d7, [r1]
 8007a20:	ec4b ab16 	vmov	d6, sl, fp
 8007a24:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a28:	ec5b ab17 	vmov	sl, fp, d7
 8007a2c:	f032 020f 	bics.w	r2, r2, #15
 8007a30:	d073      	beq.n	8007b1a <_strtod_l+0x4fa>
 8007a32:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8007a36:	dd47      	ble.n	8007ac8 <_strtod_l+0x4a8>
 8007a38:	2400      	movs	r4, #0
 8007a3a:	4625      	mov	r5, r4
 8007a3c:	9407      	str	r4, [sp, #28]
 8007a3e:	4626      	mov	r6, r4
 8007a40:	9a05      	ldr	r2, [sp, #20]
 8007a42:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007b98 <_strtod_l+0x578>
 8007a46:	2322      	movs	r3, #34	@ 0x22
 8007a48:	6013      	str	r3, [r2, #0]
 8007a4a:	f04f 0a00 	mov.w	sl, #0
 8007a4e:	9b07      	ldr	r3, [sp, #28]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	f43f ae20 	beq.w	8007696 <_strtod_l+0x76>
 8007a56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007a58:	9805      	ldr	r0, [sp, #20]
 8007a5a:	f001 fb69 	bl	8009130 <_Bfree>
 8007a5e:	9805      	ldr	r0, [sp, #20]
 8007a60:	4631      	mov	r1, r6
 8007a62:	f001 fb65 	bl	8009130 <_Bfree>
 8007a66:	9805      	ldr	r0, [sp, #20]
 8007a68:	4629      	mov	r1, r5
 8007a6a:	f001 fb61 	bl	8009130 <_Bfree>
 8007a6e:	9907      	ldr	r1, [sp, #28]
 8007a70:	9805      	ldr	r0, [sp, #20]
 8007a72:	f001 fb5d 	bl	8009130 <_Bfree>
 8007a76:	9805      	ldr	r0, [sp, #20]
 8007a78:	4621      	mov	r1, r4
 8007a7a:	f001 fb59 	bl	8009130 <_Bfree>
 8007a7e:	e60a      	b.n	8007696 <_strtod_l+0x76>
 8007a80:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8007a84:	1be0      	subs	r0, r4, r7
 8007a86:	4281      	cmp	r1, r0
 8007a88:	dbbc      	blt.n	8007a04 <_strtod_l+0x3e4>
 8007a8a:	4a40      	ldr	r2, [pc, #256]	@ (8007b8c <_strtod_l+0x56c>)
 8007a8c:	f1c3 030f 	rsb	r3, r3, #15
 8007a90:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007a94:	ed91 7b00 	vldr	d7, [r1]
 8007a98:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a9a:	ec4b ab16 	vmov	d6, sl, fp
 8007a9e:	1acb      	subs	r3, r1, r3
 8007aa0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007aa4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007aa8:	ed92 6b00 	vldr	d6, [r2]
 8007aac:	e796      	b.n	80079dc <_strtod_l+0x3bc>
 8007aae:	3116      	adds	r1, #22
 8007ab0:	dba8      	blt.n	8007a04 <_strtod_l+0x3e4>
 8007ab2:	4b36      	ldr	r3, [pc, #216]	@ (8007b8c <_strtod_l+0x56c>)
 8007ab4:	1b3c      	subs	r4, r7, r4
 8007ab6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8007aba:	ed94 7b00 	vldr	d7, [r4]
 8007abe:	ec4b ab16 	vmov	d6, sl, fp
 8007ac2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007ac6:	e78b      	b.n	80079e0 <_strtod_l+0x3c0>
 8007ac8:	2000      	movs	r0, #0
 8007aca:	ec4b ab17 	vmov	d7, sl, fp
 8007ace:	4e30      	ldr	r6, [pc, #192]	@ (8007b90 <_strtod_l+0x570>)
 8007ad0:	1112      	asrs	r2, r2, #4
 8007ad2:	4601      	mov	r1, r0
 8007ad4:	2a01      	cmp	r2, #1
 8007ad6:	dc23      	bgt.n	8007b20 <_strtod_l+0x500>
 8007ad8:	b108      	cbz	r0, 8007ade <_strtod_l+0x4be>
 8007ada:	ec5b ab17 	vmov	sl, fp, d7
 8007ade:	4a2c      	ldr	r2, [pc, #176]	@ (8007b90 <_strtod_l+0x570>)
 8007ae0:	482c      	ldr	r0, [pc, #176]	@ (8007b94 <_strtod_l+0x574>)
 8007ae2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007ae6:	ed92 7b00 	vldr	d7, [r2]
 8007aea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007aee:	ec4b ab16 	vmov	d6, sl, fp
 8007af2:	4a29      	ldr	r2, [pc, #164]	@ (8007b98 <_strtod_l+0x578>)
 8007af4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007af8:	ee17 1a90 	vmov	r1, s15
 8007afc:	400a      	ands	r2, r1
 8007afe:	4282      	cmp	r2, r0
 8007b00:	ec5b ab17 	vmov	sl, fp, d7
 8007b04:	d898      	bhi.n	8007a38 <_strtod_l+0x418>
 8007b06:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8007b0a:	4282      	cmp	r2, r0
 8007b0c:	bf86      	itte	hi
 8007b0e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007b9c <_strtod_l+0x57c>
 8007b12:	f04f 3aff 	movhi.w	sl, #4294967295
 8007b16:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	9206      	str	r2, [sp, #24]
 8007b1e:	e076      	b.n	8007c0e <_strtod_l+0x5ee>
 8007b20:	f012 0f01 	tst.w	r2, #1
 8007b24:	d004      	beq.n	8007b30 <_strtod_l+0x510>
 8007b26:	ed96 6b00 	vldr	d6, [r6]
 8007b2a:	2001      	movs	r0, #1
 8007b2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b30:	3101      	adds	r1, #1
 8007b32:	1052      	asrs	r2, r2, #1
 8007b34:	3608      	adds	r6, #8
 8007b36:	e7cd      	b.n	8007ad4 <_strtod_l+0x4b4>
 8007b38:	d0ef      	beq.n	8007b1a <_strtod_l+0x4fa>
 8007b3a:	4252      	negs	r2, r2
 8007b3c:	f012 000f 	ands.w	r0, r2, #15
 8007b40:	d00a      	beq.n	8007b58 <_strtod_l+0x538>
 8007b42:	4912      	ldr	r1, [pc, #72]	@ (8007b8c <_strtod_l+0x56c>)
 8007b44:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007b48:	ed91 7b00 	vldr	d7, [r1]
 8007b4c:	ec4b ab16 	vmov	d6, sl, fp
 8007b50:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007b54:	ec5b ab17 	vmov	sl, fp, d7
 8007b58:	1112      	asrs	r2, r2, #4
 8007b5a:	d0de      	beq.n	8007b1a <_strtod_l+0x4fa>
 8007b5c:	2a1f      	cmp	r2, #31
 8007b5e:	dd1f      	ble.n	8007ba0 <_strtod_l+0x580>
 8007b60:	2400      	movs	r4, #0
 8007b62:	4625      	mov	r5, r4
 8007b64:	9407      	str	r4, [sp, #28]
 8007b66:	4626      	mov	r6, r4
 8007b68:	9a05      	ldr	r2, [sp, #20]
 8007b6a:	2322      	movs	r3, #34	@ 0x22
 8007b6c:	f04f 0a00 	mov.w	sl, #0
 8007b70:	f04f 0b00 	mov.w	fp, #0
 8007b74:	6013      	str	r3, [r2, #0]
 8007b76:	e76a      	b.n	8007a4e <_strtod_l+0x42e>
 8007b78:	0800a0b8 	.word	0x0800a0b8
 8007b7c:	0800a0bc 	.word	0x0800a0bc
 8007b80:	0800a0af 	.word	0x0800a0af
 8007b84:	0800a0b2 	.word	0x0800a0b2
 8007b88:	0800a46b 	.word	0x0800a46b
 8007b8c:	0800a368 	.word	0x0800a368
 8007b90:	0800a340 	.word	0x0800a340
 8007b94:	7ca00000 	.word	0x7ca00000
 8007b98:	7ff00000 	.word	0x7ff00000
 8007b9c:	7fefffff 	.word	0x7fefffff
 8007ba0:	f012 0110 	ands.w	r1, r2, #16
 8007ba4:	bf18      	it	ne
 8007ba6:	216a      	movne	r1, #106	@ 0x6a
 8007ba8:	9106      	str	r1, [sp, #24]
 8007baa:	ec4b ab17 	vmov	d7, sl, fp
 8007bae:	49b0      	ldr	r1, [pc, #704]	@ (8007e70 <_strtod_l+0x850>)
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	07d6      	lsls	r6, r2, #31
 8007bb4:	d504      	bpl.n	8007bc0 <_strtod_l+0x5a0>
 8007bb6:	ed91 6b00 	vldr	d6, [r1]
 8007bba:	2001      	movs	r0, #1
 8007bbc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007bc0:	1052      	asrs	r2, r2, #1
 8007bc2:	f101 0108 	add.w	r1, r1, #8
 8007bc6:	d1f4      	bne.n	8007bb2 <_strtod_l+0x592>
 8007bc8:	b108      	cbz	r0, 8007bce <_strtod_l+0x5ae>
 8007bca:	ec5b ab17 	vmov	sl, fp, d7
 8007bce:	9a06      	ldr	r2, [sp, #24]
 8007bd0:	b1b2      	cbz	r2, 8007c00 <_strtod_l+0x5e0>
 8007bd2:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8007bd6:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8007bda:	2a00      	cmp	r2, #0
 8007bdc:	4658      	mov	r0, fp
 8007bde:	dd0f      	ble.n	8007c00 <_strtod_l+0x5e0>
 8007be0:	2a1f      	cmp	r2, #31
 8007be2:	dd55      	ble.n	8007c90 <_strtod_l+0x670>
 8007be4:	2a34      	cmp	r2, #52	@ 0x34
 8007be6:	bfde      	ittt	le
 8007be8:	f04f 32ff 	movle.w	r2, #4294967295
 8007bec:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8007bf0:	408a      	lslle	r2, r1
 8007bf2:	f04f 0a00 	mov.w	sl, #0
 8007bf6:	bfcc      	ite	gt
 8007bf8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007bfc:	ea02 0b00 	andle.w	fp, r2, r0
 8007c00:	ec4b ab17 	vmov	d7, sl, fp
 8007c04:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c0c:	d0a8      	beq.n	8007b60 <_strtod_l+0x540>
 8007c0e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c10:	9805      	ldr	r0, [sp, #20]
 8007c12:	f8cd 9000 	str.w	r9, [sp]
 8007c16:	462a      	mov	r2, r5
 8007c18:	f001 faf2 	bl	8009200 <__s2b>
 8007c1c:	9007      	str	r0, [sp, #28]
 8007c1e:	2800      	cmp	r0, #0
 8007c20:	f43f af0a 	beq.w	8007a38 <_strtod_l+0x418>
 8007c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c26:	1b3f      	subs	r7, r7, r4
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	bfb4      	ite	lt
 8007c2c:	463b      	movlt	r3, r7
 8007c2e:	2300      	movge	r3, #0
 8007c30:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c34:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8007e60 <_strtod_l+0x840>
 8007c38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007c3c:	2400      	movs	r4, #0
 8007c3e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007c40:	4625      	mov	r5, r4
 8007c42:	9b07      	ldr	r3, [sp, #28]
 8007c44:	9805      	ldr	r0, [sp, #20]
 8007c46:	6859      	ldr	r1, [r3, #4]
 8007c48:	f001 fa32 	bl	80090b0 <_Balloc>
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	f43f aef6 	beq.w	8007a40 <_strtod_l+0x420>
 8007c54:	9b07      	ldr	r3, [sp, #28]
 8007c56:	691a      	ldr	r2, [r3, #16]
 8007c58:	ec4b ab19 	vmov	d9, sl, fp
 8007c5c:	3202      	adds	r2, #2
 8007c5e:	f103 010c 	add.w	r1, r3, #12
 8007c62:	0092      	lsls	r2, r2, #2
 8007c64:	300c      	adds	r0, #12
 8007c66:	f000 fec1 	bl	80089ec <memcpy>
 8007c6a:	eeb0 0b49 	vmov.f64	d0, d9
 8007c6e:	9805      	ldr	r0, [sp, #20]
 8007c70:	aa14      	add	r2, sp, #80	@ 0x50
 8007c72:	a913      	add	r1, sp, #76	@ 0x4c
 8007c74:	f001 fe00 	bl	8009878 <__d2b>
 8007c78:	9012      	str	r0, [sp, #72]	@ 0x48
 8007c7a:	2800      	cmp	r0, #0
 8007c7c:	f43f aee0 	beq.w	8007a40 <_strtod_l+0x420>
 8007c80:	9805      	ldr	r0, [sp, #20]
 8007c82:	2101      	movs	r1, #1
 8007c84:	f001 fb52 	bl	800932c <__i2b>
 8007c88:	4605      	mov	r5, r0
 8007c8a:	b940      	cbnz	r0, 8007c9e <_strtod_l+0x67e>
 8007c8c:	2500      	movs	r5, #0
 8007c8e:	e6d7      	b.n	8007a40 <_strtod_l+0x420>
 8007c90:	f04f 31ff 	mov.w	r1, #4294967295
 8007c94:	fa01 f202 	lsl.w	r2, r1, r2
 8007c98:	ea02 0a0a 	and.w	sl, r2, sl
 8007c9c:	e7b0      	b.n	8007c00 <_strtod_l+0x5e0>
 8007c9e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8007ca0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007ca2:	2f00      	cmp	r7, #0
 8007ca4:	bfab      	itete	ge
 8007ca6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8007ca8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8007caa:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8007cae:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8007cb2:	bfac      	ite	ge
 8007cb4:	eb07 0903 	addge.w	r9, r7, r3
 8007cb8:	eba3 0807 	sublt.w	r8, r3, r7
 8007cbc:	9b06      	ldr	r3, [sp, #24]
 8007cbe:	1aff      	subs	r7, r7, r3
 8007cc0:	4417      	add	r7, r2
 8007cc2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8007cc6:	4a6b      	ldr	r2, [pc, #428]	@ (8007e74 <_strtod_l+0x854>)
 8007cc8:	3f01      	subs	r7, #1
 8007cca:	4297      	cmp	r7, r2
 8007ccc:	da51      	bge.n	8007d72 <_strtod_l+0x752>
 8007cce:	1bd1      	subs	r1, r2, r7
 8007cd0:	291f      	cmp	r1, #31
 8007cd2:	eba3 0301 	sub.w	r3, r3, r1
 8007cd6:	f04f 0201 	mov.w	r2, #1
 8007cda:	dc3e      	bgt.n	8007d5a <_strtod_l+0x73a>
 8007cdc:	408a      	lsls	r2, r1
 8007cde:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007ce4:	eb09 0703 	add.w	r7, r9, r3
 8007ce8:	4498      	add	r8, r3
 8007cea:	9b06      	ldr	r3, [sp, #24]
 8007cec:	45b9      	cmp	r9, r7
 8007cee:	4498      	add	r8, r3
 8007cf0:	464b      	mov	r3, r9
 8007cf2:	bfa8      	it	ge
 8007cf4:	463b      	movge	r3, r7
 8007cf6:	4543      	cmp	r3, r8
 8007cf8:	bfa8      	it	ge
 8007cfa:	4643      	movge	r3, r8
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	bfc2      	ittt	gt
 8007d00:	1aff      	subgt	r7, r7, r3
 8007d02:	eba8 0803 	subgt.w	r8, r8, r3
 8007d06:	eba9 0903 	subgt.w	r9, r9, r3
 8007d0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	dd16      	ble.n	8007d3e <_strtod_l+0x71e>
 8007d10:	4629      	mov	r1, r5
 8007d12:	9805      	ldr	r0, [sp, #20]
 8007d14:	461a      	mov	r2, r3
 8007d16:	f001 fbc9 	bl	80094ac <__pow5mult>
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d0b5      	beq.n	8007c8c <_strtod_l+0x66c>
 8007d20:	4601      	mov	r1, r0
 8007d22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d24:	9805      	ldr	r0, [sp, #20]
 8007d26:	f001 fb17 	bl	8009358 <__multiply>
 8007d2a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	f43f ae87 	beq.w	8007a40 <_strtod_l+0x420>
 8007d32:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007d34:	9805      	ldr	r0, [sp, #20]
 8007d36:	f001 f9fb 	bl	8009130 <_Bfree>
 8007d3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d3c:	9312      	str	r3, [sp, #72]	@ 0x48
 8007d3e:	2f00      	cmp	r7, #0
 8007d40:	dc1b      	bgt.n	8007d7a <_strtod_l+0x75a>
 8007d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	dd21      	ble.n	8007d8c <_strtod_l+0x76c>
 8007d48:	4631      	mov	r1, r6
 8007d4a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d4c:	9805      	ldr	r0, [sp, #20]
 8007d4e:	f001 fbad 	bl	80094ac <__pow5mult>
 8007d52:	4606      	mov	r6, r0
 8007d54:	b9d0      	cbnz	r0, 8007d8c <_strtod_l+0x76c>
 8007d56:	2600      	movs	r6, #0
 8007d58:	e672      	b.n	8007a40 <_strtod_l+0x420>
 8007d5a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8007d5e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8007d62:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8007d66:	37e2      	adds	r7, #226	@ 0xe2
 8007d68:	fa02 f107 	lsl.w	r1, r2, r7
 8007d6c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007d6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d70:	e7b8      	b.n	8007ce4 <_strtod_l+0x6c4>
 8007d72:	2200      	movs	r2, #0
 8007d74:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007d76:	2201      	movs	r2, #1
 8007d78:	e7f9      	b.n	8007d6e <_strtod_l+0x74e>
 8007d7a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007d7c:	9805      	ldr	r0, [sp, #20]
 8007d7e:	463a      	mov	r2, r7
 8007d80:	f001 fbee 	bl	8009560 <__lshift>
 8007d84:	9012      	str	r0, [sp, #72]	@ 0x48
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d1db      	bne.n	8007d42 <_strtod_l+0x722>
 8007d8a:	e659      	b.n	8007a40 <_strtod_l+0x420>
 8007d8c:	f1b8 0f00 	cmp.w	r8, #0
 8007d90:	dd07      	ble.n	8007da2 <_strtod_l+0x782>
 8007d92:	4631      	mov	r1, r6
 8007d94:	9805      	ldr	r0, [sp, #20]
 8007d96:	4642      	mov	r2, r8
 8007d98:	f001 fbe2 	bl	8009560 <__lshift>
 8007d9c:	4606      	mov	r6, r0
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d0d9      	beq.n	8007d56 <_strtod_l+0x736>
 8007da2:	f1b9 0f00 	cmp.w	r9, #0
 8007da6:	dd08      	ble.n	8007dba <_strtod_l+0x79a>
 8007da8:	4629      	mov	r1, r5
 8007daa:	9805      	ldr	r0, [sp, #20]
 8007dac:	464a      	mov	r2, r9
 8007dae:	f001 fbd7 	bl	8009560 <__lshift>
 8007db2:	4605      	mov	r5, r0
 8007db4:	2800      	cmp	r0, #0
 8007db6:	f43f ae43 	beq.w	8007a40 <_strtod_l+0x420>
 8007dba:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007dbc:	9805      	ldr	r0, [sp, #20]
 8007dbe:	4632      	mov	r2, r6
 8007dc0:	f001 fc56 	bl	8009670 <__mdiff>
 8007dc4:	4604      	mov	r4, r0
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	f43f ae3a 	beq.w	8007a40 <_strtod_l+0x420>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8007dd2:	60c3      	str	r3, [r0, #12]
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	f001 fc2f 	bl	8009638 <__mcmp>
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	da4e      	bge.n	8007e7c <_strtod_l+0x85c>
 8007dde:	ea58 080a 	orrs.w	r8, r8, sl
 8007de2:	d174      	bne.n	8007ece <_strtod_l+0x8ae>
 8007de4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d170      	bne.n	8007ece <_strtod_l+0x8ae>
 8007dec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007df0:	0d1b      	lsrs	r3, r3, #20
 8007df2:	051b      	lsls	r3, r3, #20
 8007df4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007df8:	d969      	bls.n	8007ece <_strtod_l+0x8ae>
 8007dfa:	6963      	ldr	r3, [r4, #20]
 8007dfc:	b913      	cbnz	r3, 8007e04 <_strtod_l+0x7e4>
 8007dfe:	6923      	ldr	r3, [r4, #16]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	dd64      	ble.n	8007ece <_strtod_l+0x8ae>
 8007e04:	4621      	mov	r1, r4
 8007e06:	2201      	movs	r2, #1
 8007e08:	9805      	ldr	r0, [sp, #20]
 8007e0a:	f001 fba9 	bl	8009560 <__lshift>
 8007e0e:	4629      	mov	r1, r5
 8007e10:	4604      	mov	r4, r0
 8007e12:	f001 fc11 	bl	8009638 <__mcmp>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	dd59      	ble.n	8007ece <_strtod_l+0x8ae>
 8007e1a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e1e:	9a06      	ldr	r2, [sp, #24]
 8007e20:	0d1b      	lsrs	r3, r3, #20
 8007e22:	051b      	lsls	r3, r3, #20
 8007e24:	2a00      	cmp	r2, #0
 8007e26:	d070      	beq.n	8007f0a <_strtod_l+0x8ea>
 8007e28:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007e2c:	d86d      	bhi.n	8007f0a <_strtod_l+0x8ea>
 8007e2e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007e32:	f67f ae99 	bls.w	8007b68 <_strtod_l+0x548>
 8007e36:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8007e68 <_strtod_l+0x848>
 8007e3a:	ec4b ab16 	vmov	d6, sl, fp
 8007e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8007e78 <_strtod_l+0x858>)
 8007e40:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007e44:	ee17 2a90 	vmov	r2, s15
 8007e48:	4013      	ands	r3, r2
 8007e4a:	ec5b ab17 	vmov	sl, fp, d7
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f47f ae01 	bne.w	8007a56 <_strtod_l+0x436>
 8007e54:	9a05      	ldr	r2, [sp, #20]
 8007e56:	2322      	movs	r3, #34	@ 0x22
 8007e58:	6013      	str	r3, [r2, #0]
 8007e5a:	e5fc      	b.n	8007a56 <_strtod_l+0x436>
 8007e5c:	f3af 8000 	nop.w
 8007e60:	ffc00000 	.word	0xffc00000
 8007e64:	41dfffff 	.word	0x41dfffff
 8007e68:	00000000 	.word	0x00000000
 8007e6c:	39500000 	.word	0x39500000
 8007e70:	0800a0e8 	.word	0x0800a0e8
 8007e74:	fffffc02 	.word	0xfffffc02
 8007e78:	7ff00000 	.word	0x7ff00000
 8007e7c:	46d9      	mov	r9, fp
 8007e7e:	d15d      	bne.n	8007f3c <_strtod_l+0x91c>
 8007e80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e84:	f1b8 0f00 	cmp.w	r8, #0
 8007e88:	d02a      	beq.n	8007ee0 <_strtod_l+0x8c0>
 8007e8a:	4aab      	ldr	r2, [pc, #684]	@ (8008138 <_strtod_l+0xb18>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d12a      	bne.n	8007ee6 <_strtod_l+0x8c6>
 8007e90:	9b06      	ldr	r3, [sp, #24]
 8007e92:	4652      	mov	r2, sl
 8007e94:	b1fb      	cbz	r3, 8007ed6 <_strtod_l+0x8b6>
 8007e96:	4ba9      	ldr	r3, [pc, #676]	@ (800813c <_strtod_l+0xb1c>)
 8007e98:	ea0b 0303 	and.w	r3, fp, r3
 8007e9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8007ea4:	d81a      	bhi.n	8007edc <_strtod_l+0x8bc>
 8007ea6:	0d1b      	lsrs	r3, r3, #20
 8007ea8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007eac:	fa01 f303 	lsl.w	r3, r1, r3
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d118      	bne.n	8007ee6 <_strtod_l+0x8c6>
 8007eb4:	4ba2      	ldr	r3, [pc, #648]	@ (8008140 <_strtod_l+0xb20>)
 8007eb6:	4599      	cmp	r9, r3
 8007eb8:	d102      	bne.n	8007ec0 <_strtod_l+0x8a0>
 8007eba:	3201      	adds	r2, #1
 8007ebc:	f43f adc0 	beq.w	8007a40 <_strtod_l+0x420>
 8007ec0:	4b9e      	ldr	r3, [pc, #632]	@ (800813c <_strtod_l+0xb1c>)
 8007ec2:	ea09 0303 	and.w	r3, r9, r3
 8007ec6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8007eca:	f04f 0a00 	mov.w	sl, #0
 8007ece:	9b06      	ldr	r3, [sp, #24]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1b0      	bne.n	8007e36 <_strtod_l+0x816>
 8007ed4:	e5bf      	b.n	8007a56 <_strtod_l+0x436>
 8007ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8007eda:	e7e9      	b.n	8007eb0 <_strtod_l+0x890>
 8007edc:	460b      	mov	r3, r1
 8007ede:	e7e7      	b.n	8007eb0 <_strtod_l+0x890>
 8007ee0:	ea53 030a 	orrs.w	r3, r3, sl
 8007ee4:	d099      	beq.n	8007e1a <_strtod_l+0x7fa>
 8007ee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ee8:	b1c3      	cbz	r3, 8007f1c <_strtod_l+0x8fc>
 8007eea:	ea13 0f09 	tst.w	r3, r9
 8007eee:	d0ee      	beq.n	8007ece <_strtod_l+0x8ae>
 8007ef0:	9a06      	ldr	r2, [sp, #24]
 8007ef2:	4650      	mov	r0, sl
 8007ef4:	4659      	mov	r1, fp
 8007ef6:	f1b8 0f00 	cmp.w	r8, #0
 8007efa:	d013      	beq.n	8007f24 <_strtod_l+0x904>
 8007efc:	f7ff fb74 	bl	80075e8 <sulp>
 8007f00:	ee39 7b00 	vadd.f64	d7, d9, d0
 8007f04:	ec5b ab17 	vmov	sl, fp, d7
 8007f08:	e7e1      	b.n	8007ece <_strtod_l+0x8ae>
 8007f0a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007f0e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007f12:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007f16:	f04f 3aff 	mov.w	sl, #4294967295
 8007f1a:	e7d8      	b.n	8007ece <_strtod_l+0x8ae>
 8007f1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f1e:	ea13 0f0a 	tst.w	r3, sl
 8007f22:	e7e4      	b.n	8007eee <_strtod_l+0x8ce>
 8007f24:	f7ff fb60 	bl	80075e8 <sulp>
 8007f28:	ee39 0b40 	vsub.f64	d0, d9, d0
 8007f2c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8007f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f34:	ec5b ab10 	vmov	sl, fp, d0
 8007f38:	d1c9      	bne.n	8007ece <_strtod_l+0x8ae>
 8007f3a:	e615      	b.n	8007b68 <_strtod_l+0x548>
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f001 fcf2 	bl	8009928 <__ratio>
 8007f44:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8007f48:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f50:	d85d      	bhi.n	800800e <_strtod_l+0x9ee>
 8007f52:	f1b8 0f00 	cmp.w	r8, #0
 8007f56:	d164      	bne.n	8008022 <_strtod_l+0xa02>
 8007f58:	f1ba 0f00 	cmp.w	sl, #0
 8007f5c:	d14b      	bne.n	8007ff6 <_strtod_l+0x9d6>
 8007f5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f62:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d160      	bne.n	800802c <_strtod_l+0xa0c>
 8007f6a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8007f6e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8007f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f76:	d401      	bmi.n	8007f7c <_strtod_l+0x95c>
 8007f78:	ee20 8b08 	vmul.f64	d8, d0, d8
 8007f7c:	eeb1 ab48 	vneg.f64	d10, d8
 8007f80:	486e      	ldr	r0, [pc, #440]	@ (800813c <_strtod_l+0xb1c>)
 8007f82:	4970      	ldr	r1, [pc, #448]	@ (8008144 <_strtod_l+0xb24>)
 8007f84:	ea09 0700 	and.w	r7, r9, r0
 8007f88:	428f      	cmp	r7, r1
 8007f8a:	ec53 2b1a 	vmov	r2, r3, d10
 8007f8e:	d17d      	bne.n	800808c <_strtod_l+0xa6c>
 8007f90:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8007f94:	ec4b ab1c 	vmov	d12, sl, fp
 8007f98:	eeb0 0b4c 	vmov.f64	d0, d12
 8007f9c:	f001 fbfc 	bl	8009798 <__ulp>
 8007fa0:	4866      	ldr	r0, [pc, #408]	@ (800813c <_strtod_l+0xb1c>)
 8007fa2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8007fa6:	ee1c 3a90 	vmov	r3, s25
 8007faa:	4a67      	ldr	r2, [pc, #412]	@ (8008148 <_strtod_l+0xb28>)
 8007fac:	ea03 0100 	and.w	r1, r3, r0
 8007fb0:	4291      	cmp	r1, r2
 8007fb2:	ec5b ab1c 	vmov	sl, fp, d12
 8007fb6:	d93c      	bls.n	8008032 <_strtod_l+0xa12>
 8007fb8:	ee19 2a90 	vmov	r2, s19
 8007fbc:	4b60      	ldr	r3, [pc, #384]	@ (8008140 <_strtod_l+0xb20>)
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d104      	bne.n	8007fcc <_strtod_l+0x9ac>
 8007fc2:	ee19 3a10 	vmov	r3, s18
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	f43f ad3a 	beq.w	8007a40 <_strtod_l+0x420>
 8007fcc:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8008140 <_strtod_l+0xb20>
 8007fd0:	f04f 3aff 	mov.w	sl, #4294967295
 8007fd4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007fd6:	9805      	ldr	r0, [sp, #20]
 8007fd8:	f001 f8aa 	bl	8009130 <_Bfree>
 8007fdc:	9805      	ldr	r0, [sp, #20]
 8007fde:	4631      	mov	r1, r6
 8007fe0:	f001 f8a6 	bl	8009130 <_Bfree>
 8007fe4:	9805      	ldr	r0, [sp, #20]
 8007fe6:	4629      	mov	r1, r5
 8007fe8:	f001 f8a2 	bl	8009130 <_Bfree>
 8007fec:	9805      	ldr	r0, [sp, #20]
 8007fee:	4621      	mov	r1, r4
 8007ff0:	f001 f89e 	bl	8009130 <_Bfree>
 8007ff4:	e625      	b.n	8007c42 <_strtod_l+0x622>
 8007ff6:	f1ba 0f01 	cmp.w	sl, #1
 8007ffa:	d103      	bne.n	8008004 <_strtod_l+0x9e4>
 8007ffc:	f1bb 0f00 	cmp.w	fp, #0
 8008000:	f43f adb2 	beq.w	8007b68 <_strtod_l+0x548>
 8008004:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8008008:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800800c:	e7b8      	b.n	8007f80 <_strtod_l+0x960>
 800800e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8008012:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008016:	f1b8 0f00 	cmp.w	r8, #0
 800801a:	d0af      	beq.n	8007f7c <_strtod_l+0x95c>
 800801c:	eeb0 ab48 	vmov.f64	d10, d8
 8008020:	e7ae      	b.n	8007f80 <_strtod_l+0x960>
 8008022:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8008026:	eeb0 8b4a 	vmov.f64	d8, d10
 800802a:	e7a9      	b.n	8007f80 <_strtod_l+0x960>
 800802c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8008030:	e7a6      	b.n	8007f80 <_strtod_l+0x960>
 8008032:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008036:	9b06      	ldr	r3, [sp, #24]
 8008038:	46d9      	mov	r9, fp
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1ca      	bne.n	8007fd4 <_strtod_l+0x9b4>
 800803e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008042:	0d1b      	lsrs	r3, r3, #20
 8008044:	051b      	lsls	r3, r3, #20
 8008046:	429f      	cmp	r7, r3
 8008048:	d1c4      	bne.n	8007fd4 <_strtod_l+0x9b4>
 800804a:	ec51 0b18 	vmov	r0, r1, d8
 800804e:	f7f8 fb53 	bl	80006f8 <__aeabi_d2lz>
 8008052:	f7f8 fb23 	bl	800069c <__aeabi_l2d>
 8008056:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800805a:	ec41 0b17 	vmov	d7, r0, r1
 800805e:	ea49 090a 	orr.w	r9, r9, sl
 8008062:	ea59 0908 	orrs.w	r9, r9, r8
 8008066:	ee38 8b47 	vsub.f64	d8, d8, d7
 800806a:	d03c      	beq.n	80080e6 <_strtod_l+0xac6>
 800806c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8008120 <_strtod_l+0xb00>
 8008070:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008078:	f53f aced 	bmi.w	8007a56 <_strtod_l+0x436>
 800807c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8008128 <_strtod_l+0xb08>
 8008080:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008088:	dda4      	ble.n	8007fd4 <_strtod_l+0x9b4>
 800808a:	e4e4      	b.n	8007a56 <_strtod_l+0x436>
 800808c:	9906      	ldr	r1, [sp, #24]
 800808e:	b1e1      	cbz	r1, 80080ca <_strtod_l+0xaaa>
 8008090:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8008094:	d819      	bhi.n	80080ca <_strtod_l+0xaaa>
 8008096:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800809a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800809e:	d811      	bhi.n	80080c4 <_strtod_l+0xaa4>
 80080a0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80080a4:	ee18 3a10 	vmov	r3, s16
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	bf38      	it	cc
 80080ac:	2301      	movcc	r3, #1
 80080ae:	ee08 3a10 	vmov	s16, r3
 80080b2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80080b6:	f1b8 0f00 	cmp.w	r8, #0
 80080ba:	d111      	bne.n	80080e0 <_strtod_l+0xac0>
 80080bc:	eeb1 7b48 	vneg.f64	d7, d8
 80080c0:	ec53 2b17 	vmov	r2, r3, d7
 80080c4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80080c8:	1bcb      	subs	r3, r1, r7
 80080ca:	eeb0 0b49 	vmov.f64	d0, d9
 80080ce:	ec43 2b1a 	vmov	d10, r2, r3
 80080d2:	f001 fb61 	bl	8009798 <__ulp>
 80080d6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 80080da:	ec5b ab19 	vmov	sl, fp, d9
 80080de:	e7aa      	b.n	8008036 <_strtod_l+0xa16>
 80080e0:	eeb0 7b48 	vmov.f64	d7, d8
 80080e4:	e7ec      	b.n	80080c0 <_strtod_l+0xaa0>
 80080e6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8008130 <_strtod_l+0xb10>
 80080ea:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80080ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080f2:	f57f af6f 	bpl.w	8007fd4 <_strtod_l+0x9b4>
 80080f6:	e4ae      	b.n	8007a56 <_strtod_l+0x436>
 80080f8:	2300      	movs	r3, #0
 80080fa:	9308      	str	r3, [sp, #32]
 80080fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008100:	6013      	str	r3, [r2, #0]
 8008102:	f7ff bacc 	b.w	800769e <_strtod_l+0x7e>
 8008106:	2a65      	cmp	r2, #101	@ 0x65
 8008108:	f43f abbc 	beq.w	8007884 <_strtod_l+0x264>
 800810c:	2a45      	cmp	r2, #69	@ 0x45
 800810e:	f43f abb9 	beq.w	8007884 <_strtod_l+0x264>
 8008112:	2301      	movs	r3, #1
 8008114:	9306      	str	r3, [sp, #24]
 8008116:	f7ff bbf0 	b.w	80078fa <_strtod_l+0x2da>
 800811a:	bf00      	nop
 800811c:	f3af 8000 	nop.w
 8008120:	94a03595 	.word	0x94a03595
 8008124:	3fdfffff 	.word	0x3fdfffff
 8008128:	35afe535 	.word	0x35afe535
 800812c:	3fe00000 	.word	0x3fe00000
 8008130:	94a03595 	.word	0x94a03595
 8008134:	3fcfffff 	.word	0x3fcfffff
 8008138:	000fffff 	.word	0x000fffff
 800813c:	7ff00000 	.word	0x7ff00000
 8008140:	7fefffff 	.word	0x7fefffff
 8008144:	7fe00000 	.word	0x7fe00000
 8008148:	7c9fffff 	.word	0x7c9fffff

0800814c <_strtod_r>:
 800814c:	4b01      	ldr	r3, [pc, #4]	@ (8008154 <_strtod_r+0x8>)
 800814e:	f7ff ba67 	b.w	8007620 <_strtod_l>
 8008152:	bf00      	nop
 8008154:	2400006c 	.word	0x2400006c

08008158 <_strtol_l.constprop.0>:
 8008158:	2b24      	cmp	r3, #36	@ 0x24
 800815a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800815e:	4686      	mov	lr, r0
 8008160:	4690      	mov	r8, r2
 8008162:	d801      	bhi.n	8008168 <_strtol_l.constprop.0+0x10>
 8008164:	2b01      	cmp	r3, #1
 8008166:	d106      	bne.n	8008176 <_strtol_l.constprop.0+0x1e>
 8008168:	f7ff f912 	bl	8007390 <__errno>
 800816c:	2316      	movs	r3, #22
 800816e:	6003      	str	r3, [r0, #0]
 8008170:	2000      	movs	r0, #0
 8008172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008176:	4834      	ldr	r0, [pc, #208]	@ (8008248 <_strtol_l.constprop.0+0xf0>)
 8008178:	460d      	mov	r5, r1
 800817a:	462a      	mov	r2, r5
 800817c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008180:	5d06      	ldrb	r6, [r0, r4]
 8008182:	f016 0608 	ands.w	r6, r6, #8
 8008186:	d1f8      	bne.n	800817a <_strtol_l.constprop.0+0x22>
 8008188:	2c2d      	cmp	r4, #45	@ 0x2d
 800818a:	d12d      	bne.n	80081e8 <_strtol_l.constprop.0+0x90>
 800818c:	782c      	ldrb	r4, [r5, #0]
 800818e:	2601      	movs	r6, #1
 8008190:	1c95      	adds	r5, r2, #2
 8008192:	f033 0210 	bics.w	r2, r3, #16
 8008196:	d109      	bne.n	80081ac <_strtol_l.constprop.0+0x54>
 8008198:	2c30      	cmp	r4, #48	@ 0x30
 800819a:	d12a      	bne.n	80081f2 <_strtol_l.constprop.0+0x9a>
 800819c:	782a      	ldrb	r2, [r5, #0]
 800819e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081a2:	2a58      	cmp	r2, #88	@ 0x58
 80081a4:	d125      	bne.n	80081f2 <_strtol_l.constprop.0+0x9a>
 80081a6:	786c      	ldrb	r4, [r5, #1]
 80081a8:	2310      	movs	r3, #16
 80081aa:	3502      	adds	r5, #2
 80081ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80081b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80081b4:	2200      	movs	r2, #0
 80081b6:	fbbc f9f3 	udiv	r9, ip, r3
 80081ba:	4610      	mov	r0, r2
 80081bc:	fb03 ca19 	mls	sl, r3, r9, ip
 80081c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80081c4:	2f09      	cmp	r7, #9
 80081c6:	d81b      	bhi.n	8008200 <_strtol_l.constprop.0+0xa8>
 80081c8:	463c      	mov	r4, r7
 80081ca:	42a3      	cmp	r3, r4
 80081cc:	dd27      	ble.n	800821e <_strtol_l.constprop.0+0xc6>
 80081ce:	1c57      	adds	r7, r2, #1
 80081d0:	d007      	beq.n	80081e2 <_strtol_l.constprop.0+0x8a>
 80081d2:	4581      	cmp	r9, r0
 80081d4:	d320      	bcc.n	8008218 <_strtol_l.constprop.0+0xc0>
 80081d6:	d101      	bne.n	80081dc <_strtol_l.constprop.0+0x84>
 80081d8:	45a2      	cmp	sl, r4
 80081da:	db1d      	blt.n	8008218 <_strtol_l.constprop.0+0xc0>
 80081dc:	fb00 4003 	mla	r0, r0, r3, r4
 80081e0:	2201      	movs	r2, #1
 80081e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081e6:	e7eb      	b.n	80081c0 <_strtol_l.constprop.0+0x68>
 80081e8:	2c2b      	cmp	r4, #43	@ 0x2b
 80081ea:	bf04      	itt	eq
 80081ec:	782c      	ldrbeq	r4, [r5, #0]
 80081ee:	1c95      	addeq	r5, r2, #2
 80081f0:	e7cf      	b.n	8008192 <_strtol_l.constprop.0+0x3a>
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1da      	bne.n	80081ac <_strtol_l.constprop.0+0x54>
 80081f6:	2c30      	cmp	r4, #48	@ 0x30
 80081f8:	bf0c      	ite	eq
 80081fa:	2308      	moveq	r3, #8
 80081fc:	230a      	movne	r3, #10
 80081fe:	e7d5      	b.n	80081ac <_strtol_l.constprop.0+0x54>
 8008200:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008204:	2f19      	cmp	r7, #25
 8008206:	d801      	bhi.n	800820c <_strtol_l.constprop.0+0xb4>
 8008208:	3c37      	subs	r4, #55	@ 0x37
 800820a:	e7de      	b.n	80081ca <_strtol_l.constprop.0+0x72>
 800820c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008210:	2f19      	cmp	r7, #25
 8008212:	d804      	bhi.n	800821e <_strtol_l.constprop.0+0xc6>
 8008214:	3c57      	subs	r4, #87	@ 0x57
 8008216:	e7d8      	b.n	80081ca <_strtol_l.constprop.0+0x72>
 8008218:	f04f 32ff 	mov.w	r2, #4294967295
 800821c:	e7e1      	b.n	80081e2 <_strtol_l.constprop.0+0x8a>
 800821e:	1c53      	adds	r3, r2, #1
 8008220:	d108      	bne.n	8008234 <_strtol_l.constprop.0+0xdc>
 8008222:	2322      	movs	r3, #34	@ 0x22
 8008224:	f8ce 3000 	str.w	r3, [lr]
 8008228:	4660      	mov	r0, ip
 800822a:	f1b8 0f00 	cmp.w	r8, #0
 800822e:	d0a0      	beq.n	8008172 <_strtol_l.constprop.0+0x1a>
 8008230:	1e69      	subs	r1, r5, #1
 8008232:	e006      	b.n	8008242 <_strtol_l.constprop.0+0xea>
 8008234:	b106      	cbz	r6, 8008238 <_strtol_l.constprop.0+0xe0>
 8008236:	4240      	negs	r0, r0
 8008238:	f1b8 0f00 	cmp.w	r8, #0
 800823c:	d099      	beq.n	8008172 <_strtol_l.constprop.0+0x1a>
 800823e:	2a00      	cmp	r2, #0
 8008240:	d1f6      	bne.n	8008230 <_strtol_l.constprop.0+0xd8>
 8008242:	f8c8 1000 	str.w	r1, [r8]
 8008246:	e794      	b.n	8008172 <_strtol_l.constprop.0+0x1a>
 8008248:	0800a111 	.word	0x0800a111

0800824c <_strtol_r>:
 800824c:	f7ff bf84 	b.w	8008158 <_strtol_l.constprop.0>

08008250 <__ssputs_r>:
 8008250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008254:	688e      	ldr	r6, [r1, #8]
 8008256:	461f      	mov	r7, r3
 8008258:	42be      	cmp	r6, r7
 800825a:	680b      	ldr	r3, [r1, #0]
 800825c:	4682      	mov	sl, r0
 800825e:	460c      	mov	r4, r1
 8008260:	4690      	mov	r8, r2
 8008262:	d82d      	bhi.n	80082c0 <__ssputs_r+0x70>
 8008264:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008268:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800826c:	d026      	beq.n	80082bc <__ssputs_r+0x6c>
 800826e:	6965      	ldr	r5, [r4, #20]
 8008270:	6909      	ldr	r1, [r1, #16]
 8008272:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008276:	eba3 0901 	sub.w	r9, r3, r1
 800827a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800827e:	1c7b      	adds	r3, r7, #1
 8008280:	444b      	add	r3, r9
 8008282:	106d      	asrs	r5, r5, #1
 8008284:	429d      	cmp	r5, r3
 8008286:	bf38      	it	cc
 8008288:	461d      	movcc	r5, r3
 800828a:	0553      	lsls	r3, r2, #21
 800828c:	d527      	bpl.n	80082de <__ssputs_r+0x8e>
 800828e:	4629      	mov	r1, r5
 8008290:	f7ff f91e 	bl	80074d0 <_malloc_r>
 8008294:	4606      	mov	r6, r0
 8008296:	b360      	cbz	r0, 80082f2 <__ssputs_r+0xa2>
 8008298:	6921      	ldr	r1, [r4, #16]
 800829a:	464a      	mov	r2, r9
 800829c:	f000 fba6 	bl	80089ec <memcpy>
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80082a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082aa:	81a3      	strh	r3, [r4, #12]
 80082ac:	6126      	str	r6, [r4, #16]
 80082ae:	6165      	str	r5, [r4, #20]
 80082b0:	444e      	add	r6, r9
 80082b2:	eba5 0509 	sub.w	r5, r5, r9
 80082b6:	6026      	str	r6, [r4, #0]
 80082b8:	60a5      	str	r5, [r4, #8]
 80082ba:	463e      	mov	r6, r7
 80082bc:	42be      	cmp	r6, r7
 80082be:	d900      	bls.n	80082c2 <__ssputs_r+0x72>
 80082c0:	463e      	mov	r6, r7
 80082c2:	6820      	ldr	r0, [r4, #0]
 80082c4:	4632      	mov	r2, r6
 80082c6:	4641      	mov	r1, r8
 80082c8:	f000 fb54 	bl	8008974 <memmove>
 80082cc:	68a3      	ldr	r3, [r4, #8]
 80082ce:	1b9b      	subs	r3, r3, r6
 80082d0:	60a3      	str	r3, [r4, #8]
 80082d2:	6823      	ldr	r3, [r4, #0]
 80082d4:	4433      	add	r3, r6
 80082d6:	6023      	str	r3, [r4, #0]
 80082d8:	2000      	movs	r0, #0
 80082da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082de:	462a      	mov	r2, r5
 80082e0:	f001 fb95 	bl	8009a0e <_realloc_r>
 80082e4:	4606      	mov	r6, r0
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d1e0      	bne.n	80082ac <__ssputs_r+0x5c>
 80082ea:	6921      	ldr	r1, [r4, #16]
 80082ec:	4650      	mov	r0, sl
 80082ee:	f7ff f883 	bl	80073f8 <_free_r>
 80082f2:	230c      	movs	r3, #12
 80082f4:	f8ca 3000 	str.w	r3, [sl]
 80082f8:	89a3      	ldrh	r3, [r4, #12]
 80082fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082fe:	81a3      	strh	r3, [r4, #12]
 8008300:	f04f 30ff 	mov.w	r0, #4294967295
 8008304:	e7e9      	b.n	80082da <__ssputs_r+0x8a>
	...

08008308 <_svfiprintf_r>:
 8008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	4698      	mov	r8, r3
 800830e:	898b      	ldrh	r3, [r1, #12]
 8008310:	061b      	lsls	r3, r3, #24
 8008312:	b09d      	sub	sp, #116	@ 0x74
 8008314:	4607      	mov	r7, r0
 8008316:	460d      	mov	r5, r1
 8008318:	4614      	mov	r4, r2
 800831a:	d510      	bpl.n	800833e <_svfiprintf_r+0x36>
 800831c:	690b      	ldr	r3, [r1, #16]
 800831e:	b973      	cbnz	r3, 800833e <_svfiprintf_r+0x36>
 8008320:	2140      	movs	r1, #64	@ 0x40
 8008322:	f7ff f8d5 	bl	80074d0 <_malloc_r>
 8008326:	6028      	str	r0, [r5, #0]
 8008328:	6128      	str	r0, [r5, #16]
 800832a:	b930      	cbnz	r0, 800833a <_svfiprintf_r+0x32>
 800832c:	230c      	movs	r3, #12
 800832e:	603b      	str	r3, [r7, #0]
 8008330:	f04f 30ff 	mov.w	r0, #4294967295
 8008334:	b01d      	add	sp, #116	@ 0x74
 8008336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800833a:	2340      	movs	r3, #64	@ 0x40
 800833c:	616b      	str	r3, [r5, #20]
 800833e:	2300      	movs	r3, #0
 8008340:	9309      	str	r3, [sp, #36]	@ 0x24
 8008342:	2320      	movs	r3, #32
 8008344:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008348:	f8cd 800c 	str.w	r8, [sp, #12]
 800834c:	2330      	movs	r3, #48	@ 0x30
 800834e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80084ec <_svfiprintf_r+0x1e4>
 8008352:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008356:	f04f 0901 	mov.w	r9, #1
 800835a:	4623      	mov	r3, r4
 800835c:	469a      	mov	sl, r3
 800835e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008362:	b10a      	cbz	r2, 8008368 <_svfiprintf_r+0x60>
 8008364:	2a25      	cmp	r2, #37	@ 0x25
 8008366:	d1f9      	bne.n	800835c <_svfiprintf_r+0x54>
 8008368:	ebba 0b04 	subs.w	fp, sl, r4
 800836c:	d00b      	beq.n	8008386 <_svfiprintf_r+0x7e>
 800836e:	465b      	mov	r3, fp
 8008370:	4622      	mov	r2, r4
 8008372:	4629      	mov	r1, r5
 8008374:	4638      	mov	r0, r7
 8008376:	f7ff ff6b 	bl	8008250 <__ssputs_r>
 800837a:	3001      	adds	r0, #1
 800837c:	f000 80a7 	beq.w	80084ce <_svfiprintf_r+0x1c6>
 8008380:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008382:	445a      	add	r2, fp
 8008384:	9209      	str	r2, [sp, #36]	@ 0x24
 8008386:	f89a 3000 	ldrb.w	r3, [sl]
 800838a:	2b00      	cmp	r3, #0
 800838c:	f000 809f 	beq.w	80084ce <_svfiprintf_r+0x1c6>
 8008390:	2300      	movs	r3, #0
 8008392:	f04f 32ff 	mov.w	r2, #4294967295
 8008396:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800839a:	f10a 0a01 	add.w	sl, sl, #1
 800839e:	9304      	str	r3, [sp, #16]
 80083a0:	9307      	str	r3, [sp, #28]
 80083a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80083a8:	4654      	mov	r4, sl
 80083aa:	2205      	movs	r2, #5
 80083ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b0:	484e      	ldr	r0, [pc, #312]	@ (80084ec <_svfiprintf_r+0x1e4>)
 80083b2:	f7f7 ff95 	bl	80002e0 <memchr>
 80083b6:	9a04      	ldr	r2, [sp, #16]
 80083b8:	b9d8      	cbnz	r0, 80083f2 <_svfiprintf_r+0xea>
 80083ba:	06d0      	lsls	r0, r2, #27
 80083bc:	bf44      	itt	mi
 80083be:	2320      	movmi	r3, #32
 80083c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083c4:	0711      	lsls	r1, r2, #28
 80083c6:	bf44      	itt	mi
 80083c8:	232b      	movmi	r3, #43	@ 0x2b
 80083ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083ce:	f89a 3000 	ldrb.w	r3, [sl]
 80083d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80083d4:	d015      	beq.n	8008402 <_svfiprintf_r+0xfa>
 80083d6:	9a07      	ldr	r2, [sp, #28]
 80083d8:	4654      	mov	r4, sl
 80083da:	2000      	movs	r0, #0
 80083dc:	f04f 0c0a 	mov.w	ip, #10
 80083e0:	4621      	mov	r1, r4
 80083e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083e6:	3b30      	subs	r3, #48	@ 0x30
 80083e8:	2b09      	cmp	r3, #9
 80083ea:	d94b      	bls.n	8008484 <_svfiprintf_r+0x17c>
 80083ec:	b1b0      	cbz	r0, 800841c <_svfiprintf_r+0x114>
 80083ee:	9207      	str	r2, [sp, #28]
 80083f0:	e014      	b.n	800841c <_svfiprintf_r+0x114>
 80083f2:	eba0 0308 	sub.w	r3, r0, r8
 80083f6:	fa09 f303 	lsl.w	r3, r9, r3
 80083fa:	4313      	orrs	r3, r2
 80083fc:	9304      	str	r3, [sp, #16]
 80083fe:	46a2      	mov	sl, r4
 8008400:	e7d2      	b.n	80083a8 <_svfiprintf_r+0xa0>
 8008402:	9b03      	ldr	r3, [sp, #12]
 8008404:	1d19      	adds	r1, r3, #4
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	9103      	str	r1, [sp, #12]
 800840a:	2b00      	cmp	r3, #0
 800840c:	bfbb      	ittet	lt
 800840e:	425b      	neglt	r3, r3
 8008410:	f042 0202 	orrlt.w	r2, r2, #2
 8008414:	9307      	strge	r3, [sp, #28]
 8008416:	9307      	strlt	r3, [sp, #28]
 8008418:	bfb8      	it	lt
 800841a:	9204      	strlt	r2, [sp, #16]
 800841c:	7823      	ldrb	r3, [r4, #0]
 800841e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008420:	d10a      	bne.n	8008438 <_svfiprintf_r+0x130>
 8008422:	7863      	ldrb	r3, [r4, #1]
 8008424:	2b2a      	cmp	r3, #42	@ 0x2a
 8008426:	d132      	bne.n	800848e <_svfiprintf_r+0x186>
 8008428:	9b03      	ldr	r3, [sp, #12]
 800842a:	1d1a      	adds	r2, r3, #4
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	9203      	str	r2, [sp, #12]
 8008430:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008434:	3402      	adds	r4, #2
 8008436:	9305      	str	r3, [sp, #20]
 8008438:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80084fc <_svfiprintf_r+0x1f4>
 800843c:	7821      	ldrb	r1, [r4, #0]
 800843e:	2203      	movs	r2, #3
 8008440:	4650      	mov	r0, sl
 8008442:	f7f7 ff4d 	bl	80002e0 <memchr>
 8008446:	b138      	cbz	r0, 8008458 <_svfiprintf_r+0x150>
 8008448:	9b04      	ldr	r3, [sp, #16]
 800844a:	eba0 000a 	sub.w	r0, r0, sl
 800844e:	2240      	movs	r2, #64	@ 0x40
 8008450:	4082      	lsls	r2, r0
 8008452:	4313      	orrs	r3, r2
 8008454:	3401      	adds	r4, #1
 8008456:	9304      	str	r3, [sp, #16]
 8008458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845c:	4824      	ldr	r0, [pc, #144]	@ (80084f0 <_svfiprintf_r+0x1e8>)
 800845e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008462:	2206      	movs	r2, #6
 8008464:	f7f7 ff3c 	bl	80002e0 <memchr>
 8008468:	2800      	cmp	r0, #0
 800846a:	d036      	beq.n	80084da <_svfiprintf_r+0x1d2>
 800846c:	4b21      	ldr	r3, [pc, #132]	@ (80084f4 <_svfiprintf_r+0x1ec>)
 800846e:	bb1b      	cbnz	r3, 80084b8 <_svfiprintf_r+0x1b0>
 8008470:	9b03      	ldr	r3, [sp, #12]
 8008472:	3307      	adds	r3, #7
 8008474:	f023 0307 	bic.w	r3, r3, #7
 8008478:	3308      	adds	r3, #8
 800847a:	9303      	str	r3, [sp, #12]
 800847c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800847e:	4433      	add	r3, r6
 8008480:	9309      	str	r3, [sp, #36]	@ 0x24
 8008482:	e76a      	b.n	800835a <_svfiprintf_r+0x52>
 8008484:	fb0c 3202 	mla	r2, ip, r2, r3
 8008488:	460c      	mov	r4, r1
 800848a:	2001      	movs	r0, #1
 800848c:	e7a8      	b.n	80083e0 <_svfiprintf_r+0xd8>
 800848e:	2300      	movs	r3, #0
 8008490:	3401      	adds	r4, #1
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	4619      	mov	r1, r3
 8008496:	f04f 0c0a 	mov.w	ip, #10
 800849a:	4620      	mov	r0, r4
 800849c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084a0:	3a30      	subs	r2, #48	@ 0x30
 80084a2:	2a09      	cmp	r2, #9
 80084a4:	d903      	bls.n	80084ae <_svfiprintf_r+0x1a6>
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d0c6      	beq.n	8008438 <_svfiprintf_r+0x130>
 80084aa:	9105      	str	r1, [sp, #20]
 80084ac:	e7c4      	b.n	8008438 <_svfiprintf_r+0x130>
 80084ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80084b2:	4604      	mov	r4, r0
 80084b4:	2301      	movs	r3, #1
 80084b6:	e7f0      	b.n	800849a <_svfiprintf_r+0x192>
 80084b8:	ab03      	add	r3, sp, #12
 80084ba:	9300      	str	r3, [sp, #0]
 80084bc:	462a      	mov	r2, r5
 80084be:	4b0e      	ldr	r3, [pc, #56]	@ (80084f8 <_svfiprintf_r+0x1f0>)
 80084c0:	a904      	add	r1, sp, #16
 80084c2:	4638      	mov	r0, r7
 80084c4:	f3af 8000 	nop.w
 80084c8:	1c42      	adds	r2, r0, #1
 80084ca:	4606      	mov	r6, r0
 80084cc:	d1d6      	bne.n	800847c <_svfiprintf_r+0x174>
 80084ce:	89ab      	ldrh	r3, [r5, #12]
 80084d0:	065b      	lsls	r3, r3, #25
 80084d2:	f53f af2d 	bmi.w	8008330 <_svfiprintf_r+0x28>
 80084d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084d8:	e72c      	b.n	8008334 <_svfiprintf_r+0x2c>
 80084da:	ab03      	add	r3, sp, #12
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	462a      	mov	r2, r5
 80084e0:	4b05      	ldr	r3, [pc, #20]	@ (80084f8 <_svfiprintf_r+0x1f0>)
 80084e2:	a904      	add	r1, sp, #16
 80084e4:	4638      	mov	r0, r7
 80084e6:	f000 f879 	bl	80085dc <_printf_i>
 80084ea:	e7ed      	b.n	80084c8 <_svfiprintf_r+0x1c0>
 80084ec:	0800a211 	.word	0x0800a211
 80084f0:	0800a21b 	.word	0x0800a21b
 80084f4:	00000000 	.word	0x00000000
 80084f8:	08008251 	.word	0x08008251
 80084fc:	0800a217 	.word	0x0800a217

08008500 <_printf_common>:
 8008500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008504:	4616      	mov	r6, r2
 8008506:	4698      	mov	r8, r3
 8008508:	688a      	ldr	r2, [r1, #8]
 800850a:	690b      	ldr	r3, [r1, #16]
 800850c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008510:	4293      	cmp	r3, r2
 8008512:	bfb8      	it	lt
 8008514:	4613      	movlt	r3, r2
 8008516:	6033      	str	r3, [r6, #0]
 8008518:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800851c:	4607      	mov	r7, r0
 800851e:	460c      	mov	r4, r1
 8008520:	b10a      	cbz	r2, 8008526 <_printf_common+0x26>
 8008522:	3301      	adds	r3, #1
 8008524:	6033      	str	r3, [r6, #0]
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	0699      	lsls	r1, r3, #26
 800852a:	bf42      	ittt	mi
 800852c:	6833      	ldrmi	r3, [r6, #0]
 800852e:	3302      	addmi	r3, #2
 8008530:	6033      	strmi	r3, [r6, #0]
 8008532:	6825      	ldr	r5, [r4, #0]
 8008534:	f015 0506 	ands.w	r5, r5, #6
 8008538:	d106      	bne.n	8008548 <_printf_common+0x48>
 800853a:	f104 0a19 	add.w	sl, r4, #25
 800853e:	68e3      	ldr	r3, [r4, #12]
 8008540:	6832      	ldr	r2, [r6, #0]
 8008542:	1a9b      	subs	r3, r3, r2
 8008544:	42ab      	cmp	r3, r5
 8008546:	dc26      	bgt.n	8008596 <_printf_common+0x96>
 8008548:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800854c:	6822      	ldr	r2, [r4, #0]
 800854e:	3b00      	subs	r3, #0
 8008550:	bf18      	it	ne
 8008552:	2301      	movne	r3, #1
 8008554:	0692      	lsls	r2, r2, #26
 8008556:	d42b      	bmi.n	80085b0 <_printf_common+0xb0>
 8008558:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800855c:	4641      	mov	r1, r8
 800855e:	4638      	mov	r0, r7
 8008560:	47c8      	blx	r9
 8008562:	3001      	adds	r0, #1
 8008564:	d01e      	beq.n	80085a4 <_printf_common+0xa4>
 8008566:	6823      	ldr	r3, [r4, #0]
 8008568:	6922      	ldr	r2, [r4, #16]
 800856a:	f003 0306 	and.w	r3, r3, #6
 800856e:	2b04      	cmp	r3, #4
 8008570:	bf02      	ittt	eq
 8008572:	68e5      	ldreq	r5, [r4, #12]
 8008574:	6833      	ldreq	r3, [r6, #0]
 8008576:	1aed      	subeq	r5, r5, r3
 8008578:	68a3      	ldr	r3, [r4, #8]
 800857a:	bf0c      	ite	eq
 800857c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008580:	2500      	movne	r5, #0
 8008582:	4293      	cmp	r3, r2
 8008584:	bfc4      	itt	gt
 8008586:	1a9b      	subgt	r3, r3, r2
 8008588:	18ed      	addgt	r5, r5, r3
 800858a:	2600      	movs	r6, #0
 800858c:	341a      	adds	r4, #26
 800858e:	42b5      	cmp	r5, r6
 8008590:	d11a      	bne.n	80085c8 <_printf_common+0xc8>
 8008592:	2000      	movs	r0, #0
 8008594:	e008      	b.n	80085a8 <_printf_common+0xa8>
 8008596:	2301      	movs	r3, #1
 8008598:	4652      	mov	r2, sl
 800859a:	4641      	mov	r1, r8
 800859c:	4638      	mov	r0, r7
 800859e:	47c8      	blx	r9
 80085a0:	3001      	adds	r0, #1
 80085a2:	d103      	bne.n	80085ac <_printf_common+0xac>
 80085a4:	f04f 30ff 	mov.w	r0, #4294967295
 80085a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085ac:	3501      	adds	r5, #1
 80085ae:	e7c6      	b.n	800853e <_printf_common+0x3e>
 80085b0:	18e1      	adds	r1, r4, r3
 80085b2:	1c5a      	adds	r2, r3, #1
 80085b4:	2030      	movs	r0, #48	@ 0x30
 80085b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085ba:	4422      	add	r2, r4
 80085bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085c4:	3302      	adds	r3, #2
 80085c6:	e7c7      	b.n	8008558 <_printf_common+0x58>
 80085c8:	2301      	movs	r3, #1
 80085ca:	4622      	mov	r2, r4
 80085cc:	4641      	mov	r1, r8
 80085ce:	4638      	mov	r0, r7
 80085d0:	47c8      	blx	r9
 80085d2:	3001      	adds	r0, #1
 80085d4:	d0e6      	beq.n	80085a4 <_printf_common+0xa4>
 80085d6:	3601      	adds	r6, #1
 80085d8:	e7d9      	b.n	800858e <_printf_common+0x8e>
	...

080085dc <_printf_i>:
 80085dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085e0:	7e0f      	ldrb	r7, [r1, #24]
 80085e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80085e4:	2f78      	cmp	r7, #120	@ 0x78
 80085e6:	4691      	mov	r9, r2
 80085e8:	4680      	mov	r8, r0
 80085ea:	460c      	mov	r4, r1
 80085ec:	469a      	mov	sl, r3
 80085ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80085f2:	d807      	bhi.n	8008604 <_printf_i+0x28>
 80085f4:	2f62      	cmp	r7, #98	@ 0x62
 80085f6:	d80a      	bhi.n	800860e <_printf_i+0x32>
 80085f8:	2f00      	cmp	r7, #0
 80085fa:	f000 80d2 	beq.w	80087a2 <_printf_i+0x1c6>
 80085fe:	2f58      	cmp	r7, #88	@ 0x58
 8008600:	f000 80b9 	beq.w	8008776 <_printf_i+0x19a>
 8008604:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008608:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800860c:	e03a      	b.n	8008684 <_printf_i+0xa8>
 800860e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008612:	2b15      	cmp	r3, #21
 8008614:	d8f6      	bhi.n	8008604 <_printf_i+0x28>
 8008616:	a101      	add	r1, pc, #4	@ (adr r1, 800861c <_printf_i+0x40>)
 8008618:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800861c:	08008675 	.word	0x08008675
 8008620:	08008689 	.word	0x08008689
 8008624:	08008605 	.word	0x08008605
 8008628:	08008605 	.word	0x08008605
 800862c:	08008605 	.word	0x08008605
 8008630:	08008605 	.word	0x08008605
 8008634:	08008689 	.word	0x08008689
 8008638:	08008605 	.word	0x08008605
 800863c:	08008605 	.word	0x08008605
 8008640:	08008605 	.word	0x08008605
 8008644:	08008605 	.word	0x08008605
 8008648:	08008789 	.word	0x08008789
 800864c:	080086b3 	.word	0x080086b3
 8008650:	08008743 	.word	0x08008743
 8008654:	08008605 	.word	0x08008605
 8008658:	08008605 	.word	0x08008605
 800865c:	080087ab 	.word	0x080087ab
 8008660:	08008605 	.word	0x08008605
 8008664:	080086b3 	.word	0x080086b3
 8008668:	08008605 	.word	0x08008605
 800866c:	08008605 	.word	0x08008605
 8008670:	0800874b 	.word	0x0800874b
 8008674:	6833      	ldr	r3, [r6, #0]
 8008676:	1d1a      	adds	r2, r3, #4
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6032      	str	r2, [r6, #0]
 800867c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008680:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008684:	2301      	movs	r3, #1
 8008686:	e09d      	b.n	80087c4 <_printf_i+0x1e8>
 8008688:	6833      	ldr	r3, [r6, #0]
 800868a:	6820      	ldr	r0, [r4, #0]
 800868c:	1d19      	adds	r1, r3, #4
 800868e:	6031      	str	r1, [r6, #0]
 8008690:	0606      	lsls	r6, r0, #24
 8008692:	d501      	bpl.n	8008698 <_printf_i+0xbc>
 8008694:	681d      	ldr	r5, [r3, #0]
 8008696:	e003      	b.n	80086a0 <_printf_i+0xc4>
 8008698:	0645      	lsls	r5, r0, #25
 800869a:	d5fb      	bpl.n	8008694 <_printf_i+0xb8>
 800869c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086a0:	2d00      	cmp	r5, #0
 80086a2:	da03      	bge.n	80086ac <_printf_i+0xd0>
 80086a4:	232d      	movs	r3, #45	@ 0x2d
 80086a6:	426d      	negs	r5, r5
 80086a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086ac:	4859      	ldr	r0, [pc, #356]	@ (8008814 <_printf_i+0x238>)
 80086ae:	230a      	movs	r3, #10
 80086b0:	e011      	b.n	80086d6 <_printf_i+0xfa>
 80086b2:	6821      	ldr	r1, [r4, #0]
 80086b4:	6833      	ldr	r3, [r6, #0]
 80086b6:	0608      	lsls	r0, r1, #24
 80086b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80086bc:	d402      	bmi.n	80086c4 <_printf_i+0xe8>
 80086be:	0649      	lsls	r1, r1, #25
 80086c0:	bf48      	it	mi
 80086c2:	b2ad      	uxthmi	r5, r5
 80086c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80086c6:	4853      	ldr	r0, [pc, #332]	@ (8008814 <_printf_i+0x238>)
 80086c8:	6033      	str	r3, [r6, #0]
 80086ca:	bf14      	ite	ne
 80086cc:	230a      	movne	r3, #10
 80086ce:	2308      	moveq	r3, #8
 80086d0:	2100      	movs	r1, #0
 80086d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80086d6:	6866      	ldr	r6, [r4, #4]
 80086d8:	60a6      	str	r6, [r4, #8]
 80086da:	2e00      	cmp	r6, #0
 80086dc:	bfa2      	ittt	ge
 80086de:	6821      	ldrge	r1, [r4, #0]
 80086e0:	f021 0104 	bicge.w	r1, r1, #4
 80086e4:	6021      	strge	r1, [r4, #0]
 80086e6:	b90d      	cbnz	r5, 80086ec <_printf_i+0x110>
 80086e8:	2e00      	cmp	r6, #0
 80086ea:	d04b      	beq.n	8008784 <_printf_i+0x1a8>
 80086ec:	4616      	mov	r6, r2
 80086ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80086f2:	fb03 5711 	mls	r7, r3, r1, r5
 80086f6:	5dc7      	ldrb	r7, [r0, r7]
 80086f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086fc:	462f      	mov	r7, r5
 80086fe:	42bb      	cmp	r3, r7
 8008700:	460d      	mov	r5, r1
 8008702:	d9f4      	bls.n	80086ee <_printf_i+0x112>
 8008704:	2b08      	cmp	r3, #8
 8008706:	d10b      	bne.n	8008720 <_printf_i+0x144>
 8008708:	6823      	ldr	r3, [r4, #0]
 800870a:	07df      	lsls	r7, r3, #31
 800870c:	d508      	bpl.n	8008720 <_printf_i+0x144>
 800870e:	6923      	ldr	r3, [r4, #16]
 8008710:	6861      	ldr	r1, [r4, #4]
 8008712:	4299      	cmp	r1, r3
 8008714:	bfde      	ittt	le
 8008716:	2330      	movle	r3, #48	@ 0x30
 8008718:	f806 3c01 	strble.w	r3, [r6, #-1]
 800871c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008720:	1b92      	subs	r2, r2, r6
 8008722:	6122      	str	r2, [r4, #16]
 8008724:	f8cd a000 	str.w	sl, [sp]
 8008728:	464b      	mov	r3, r9
 800872a:	aa03      	add	r2, sp, #12
 800872c:	4621      	mov	r1, r4
 800872e:	4640      	mov	r0, r8
 8008730:	f7ff fee6 	bl	8008500 <_printf_common>
 8008734:	3001      	adds	r0, #1
 8008736:	d14a      	bne.n	80087ce <_printf_i+0x1f2>
 8008738:	f04f 30ff 	mov.w	r0, #4294967295
 800873c:	b004      	add	sp, #16
 800873e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008742:	6823      	ldr	r3, [r4, #0]
 8008744:	f043 0320 	orr.w	r3, r3, #32
 8008748:	6023      	str	r3, [r4, #0]
 800874a:	4833      	ldr	r0, [pc, #204]	@ (8008818 <_printf_i+0x23c>)
 800874c:	2778      	movs	r7, #120	@ 0x78
 800874e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	6831      	ldr	r1, [r6, #0]
 8008756:	061f      	lsls	r7, r3, #24
 8008758:	f851 5b04 	ldr.w	r5, [r1], #4
 800875c:	d402      	bmi.n	8008764 <_printf_i+0x188>
 800875e:	065f      	lsls	r7, r3, #25
 8008760:	bf48      	it	mi
 8008762:	b2ad      	uxthmi	r5, r5
 8008764:	6031      	str	r1, [r6, #0]
 8008766:	07d9      	lsls	r1, r3, #31
 8008768:	bf44      	itt	mi
 800876a:	f043 0320 	orrmi.w	r3, r3, #32
 800876e:	6023      	strmi	r3, [r4, #0]
 8008770:	b11d      	cbz	r5, 800877a <_printf_i+0x19e>
 8008772:	2310      	movs	r3, #16
 8008774:	e7ac      	b.n	80086d0 <_printf_i+0xf4>
 8008776:	4827      	ldr	r0, [pc, #156]	@ (8008814 <_printf_i+0x238>)
 8008778:	e7e9      	b.n	800874e <_printf_i+0x172>
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	f023 0320 	bic.w	r3, r3, #32
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	e7f6      	b.n	8008772 <_printf_i+0x196>
 8008784:	4616      	mov	r6, r2
 8008786:	e7bd      	b.n	8008704 <_printf_i+0x128>
 8008788:	6833      	ldr	r3, [r6, #0]
 800878a:	6825      	ldr	r5, [r4, #0]
 800878c:	6961      	ldr	r1, [r4, #20]
 800878e:	1d18      	adds	r0, r3, #4
 8008790:	6030      	str	r0, [r6, #0]
 8008792:	062e      	lsls	r6, r5, #24
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	d501      	bpl.n	800879c <_printf_i+0x1c0>
 8008798:	6019      	str	r1, [r3, #0]
 800879a:	e002      	b.n	80087a2 <_printf_i+0x1c6>
 800879c:	0668      	lsls	r0, r5, #25
 800879e:	d5fb      	bpl.n	8008798 <_printf_i+0x1bc>
 80087a0:	8019      	strh	r1, [r3, #0]
 80087a2:	2300      	movs	r3, #0
 80087a4:	6123      	str	r3, [r4, #16]
 80087a6:	4616      	mov	r6, r2
 80087a8:	e7bc      	b.n	8008724 <_printf_i+0x148>
 80087aa:	6833      	ldr	r3, [r6, #0]
 80087ac:	1d1a      	adds	r2, r3, #4
 80087ae:	6032      	str	r2, [r6, #0]
 80087b0:	681e      	ldr	r6, [r3, #0]
 80087b2:	6862      	ldr	r2, [r4, #4]
 80087b4:	2100      	movs	r1, #0
 80087b6:	4630      	mov	r0, r6
 80087b8:	f7f7 fd92 	bl	80002e0 <memchr>
 80087bc:	b108      	cbz	r0, 80087c2 <_printf_i+0x1e6>
 80087be:	1b80      	subs	r0, r0, r6
 80087c0:	6060      	str	r0, [r4, #4]
 80087c2:	6863      	ldr	r3, [r4, #4]
 80087c4:	6123      	str	r3, [r4, #16]
 80087c6:	2300      	movs	r3, #0
 80087c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087cc:	e7aa      	b.n	8008724 <_printf_i+0x148>
 80087ce:	6923      	ldr	r3, [r4, #16]
 80087d0:	4632      	mov	r2, r6
 80087d2:	4649      	mov	r1, r9
 80087d4:	4640      	mov	r0, r8
 80087d6:	47d0      	blx	sl
 80087d8:	3001      	adds	r0, #1
 80087da:	d0ad      	beq.n	8008738 <_printf_i+0x15c>
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	079b      	lsls	r3, r3, #30
 80087e0:	d413      	bmi.n	800880a <_printf_i+0x22e>
 80087e2:	68e0      	ldr	r0, [r4, #12]
 80087e4:	9b03      	ldr	r3, [sp, #12]
 80087e6:	4298      	cmp	r0, r3
 80087e8:	bfb8      	it	lt
 80087ea:	4618      	movlt	r0, r3
 80087ec:	e7a6      	b.n	800873c <_printf_i+0x160>
 80087ee:	2301      	movs	r3, #1
 80087f0:	4632      	mov	r2, r6
 80087f2:	4649      	mov	r1, r9
 80087f4:	4640      	mov	r0, r8
 80087f6:	47d0      	blx	sl
 80087f8:	3001      	adds	r0, #1
 80087fa:	d09d      	beq.n	8008738 <_printf_i+0x15c>
 80087fc:	3501      	adds	r5, #1
 80087fe:	68e3      	ldr	r3, [r4, #12]
 8008800:	9903      	ldr	r1, [sp, #12]
 8008802:	1a5b      	subs	r3, r3, r1
 8008804:	42ab      	cmp	r3, r5
 8008806:	dcf2      	bgt.n	80087ee <_printf_i+0x212>
 8008808:	e7eb      	b.n	80087e2 <_printf_i+0x206>
 800880a:	2500      	movs	r5, #0
 800880c:	f104 0619 	add.w	r6, r4, #25
 8008810:	e7f5      	b.n	80087fe <_printf_i+0x222>
 8008812:	bf00      	nop
 8008814:	0800a222 	.word	0x0800a222
 8008818:	0800a233 	.word	0x0800a233

0800881c <__sflush_r>:
 800881c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008824:	0716      	lsls	r6, r2, #28
 8008826:	4605      	mov	r5, r0
 8008828:	460c      	mov	r4, r1
 800882a:	d454      	bmi.n	80088d6 <__sflush_r+0xba>
 800882c:	684b      	ldr	r3, [r1, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	dc02      	bgt.n	8008838 <__sflush_r+0x1c>
 8008832:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	dd48      	ble.n	80088ca <__sflush_r+0xae>
 8008838:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800883a:	2e00      	cmp	r6, #0
 800883c:	d045      	beq.n	80088ca <__sflush_r+0xae>
 800883e:	2300      	movs	r3, #0
 8008840:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008844:	682f      	ldr	r7, [r5, #0]
 8008846:	6a21      	ldr	r1, [r4, #32]
 8008848:	602b      	str	r3, [r5, #0]
 800884a:	d030      	beq.n	80088ae <__sflush_r+0x92>
 800884c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800884e:	89a3      	ldrh	r3, [r4, #12]
 8008850:	0759      	lsls	r1, r3, #29
 8008852:	d505      	bpl.n	8008860 <__sflush_r+0x44>
 8008854:	6863      	ldr	r3, [r4, #4]
 8008856:	1ad2      	subs	r2, r2, r3
 8008858:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800885a:	b10b      	cbz	r3, 8008860 <__sflush_r+0x44>
 800885c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800885e:	1ad2      	subs	r2, r2, r3
 8008860:	2300      	movs	r3, #0
 8008862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008864:	6a21      	ldr	r1, [r4, #32]
 8008866:	4628      	mov	r0, r5
 8008868:	47b0      	blx	r6
 800886a:	1c43      	adds	r3, r0, #1
 800886c:	89a3      	ldrh	r3, [r4, #12]
 800886e:	d106      	bne.n	800887e <__sflush_r+0x62>
 8008870:	6829      	ldr	r1, [r5, #0]
 8008872:	291d      	cmp	r1, #29
 8008874:	d82b      	bhi.n	80088ce <__sflush_r+0xb2>
 8008876:	4a2a      	ldr	r2, [pc, #168]	@ (8008920 <__sflush_r+0x104>)
 8008878:	410a      	asrs	r2, r1
 800887a:	07d6      	lsls	r6, r2, #31
 800887c:	d427      	bmi.n	80088ce <__sflush_r+0xb2>
 800887e:	2200      	movs	r2, #0
 8008880:	6062      	str	r2, [r4, #4]
 8008882:	04d9      	lsls	r1, r3, #19
 8008884:	6922      	ldr	r2, [r4, #16]
 8008886:	6022      	str	r2, [r4, #0]
 8008888:	d504      	bpl.n	8008894 <__sflush_r+0x78>
 800888a:	1c42      	adds	r2, r0, #1
 800888c:	d101      	bne.n	8008892 <__sflush_r+0x76>
 800888e:	682b      	ldr	r3, [r5, #0]
 8008890:	b903      	cbnz	r3, 8008894 <__sflush_r+0x78>
 8008892:	6560      	str	r0, [r4, #84]	@ 0x54
 8008894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008896:	602f      	str	r7, [r5, #0]
 8008898:	b1b9      	cbz	r1, 80088ca <__sflush_r+0xae>
 800889a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800889e:	4299      	cmp	r1, r3
 80088a0:	d002      	beq.n	80088a8 <__sflush_r+0x8c>
 80088a2:	4628      	mov	r0, r5
 80088a4:	f7fe fda8 	bl	80073f8 <_free_r>
 80088a8:	2300      	movs	r3, #0
 80088aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80088ac:	e00d      	b.n	80088ca <__sflush_r+0xae>
 80088ae:	2301      	movs	r3, #1
 80088b0:	4628      	mov	r0, r5
 80088b2:	47b0      	blx	r6
 80088b4:	4602      	mov	r2, r0
 80088b6:	1c50      	adds	r0, r2, #1
 80088b8:	d1c9      	bne.n	800884e <__sflush_r+0x32>
 80088ba:	682b      	ldr	r3, [r5, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d0c6      	beq.n	800884e <__sflush_r+0x32>
 80088c0:	2b1d      	cmp	r3, #29
 80088c2:	d001      	beq.n	80088c8 <__sflush_r+0xac>
 80088c4:	2b16      	cmp	r3, #22
 80088c6:	d11e      	bne.n	8008906 <__sflush_r+0xea>
 80088c8:	602f      	str	r7, [r5, #0]
 80088ca:	2000      	movs	r0, #0
 80088cc:	e022      	b.n	8008914 <__sflush_r+0xf8>
 80088ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088d2:	b21b      	sxth	r3, r3
 80088d4:	e01b      	b.n	800890e <__sflush_r+0xf2>
 80088d6:	690f      	ldr	r7, [r1, #16]
 80088d8:	2f00      	cmp	r7, #0
 80088da:	d0f6      	beq.n	80088ca <__sflush_r+0xae>
 80088dc:	0793      	lsls	r3, r2, #30
 80088de:	680e      	ldr	r6, [r1, #0]
 80088e0:	bf08      	it	eq
 80088e2:	694b      	ldreq	r3, [r1, #20]
 80088e4:	600f      	str	r7, [r1, #0]
 80088e6:	bf18      	it	ne
 80088e8:	2300      	movne	r3, #0
 80088ea:	eba6 0807 	sub.w	r8, r6, r7
 80088ee:	608b      	str	r3, [r1, #8]
 80088f0:	f1b8 0f00 	cmp.w	r8, #0
 80088f4:	dde9      	ble.n	80088ca <__sflush_r+0xae>
 80088f6:	6a21      	ldr	r1, [r4, #32]
 80088f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80088fa:	4643      	mov	r3, r8
 80088fc:	463a      	mov	r2, r7
 80088fe:	4628      	mov	r0, r5
 8008900:	47b0      	blx	r6
 8008902:	2800      	cmp	r0, #0
 8008904:	dc08      	bgt.n	8008918 <__sflush_r+0xfc>
 8008906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800890a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	f04f 30ff 	mov.w	r0, #4294967295
 8008914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008918:	4407      	add	r7, r0
 800891a:	eba8 0800 	sub.w	r8, r8, r0
 800891e:	e7e7      	b.n	80088f0 <__sflush_r+0xd4>
 8008920:	dfbffffe 	.word	0xdfbffffe

08008924 <_fflush_r>:
 8008924:	b538      	push	{r3, r4, r5, lr}
 8008926:	690b      	ldr	r3, [r1, #16]
 8008928:	4605      	mov	r5, r0
 800892a:	460c      	mov	r4, r1
 800892c:	b913      	cbnz	r3, 8008934 <_fflush_r+0x10>
 800892e:	2500      	movs	r5, #0
 8008930:	4628      	mov	r0, r5
 8008932:	bd38      	pop	{r3, r4, r5, pc}
 8008934:	b118      	cbz	r0, 800893e <_fflush_r+0x1a>
 8008936:	6a03      	ldr	r3, [r0, #32]
 8008938:	b90b      	cbnz	r3, 800893e <_fflush_r+0x1a>
 800893a:	f7fe fc41 	bl	80071c0 <__sinit>
 800893e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d0f3      	beq.n	800892e <_fflush_r+0xa>
 8008946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008948:	07d0      	lsls	r0, r2, #31
 800894a:	d404      	bmi.n	8008956 <_fflush_r+0x32>
 800894c:	0599      	lsls	r1, r3, #22
 800894e:	d402      	bmi.n	8008956 <_fflush_r+0x32>
 8008950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008952:	f7fe fd48 	bl	80073e6 <__retarget_lock_acquire_recursive>
 8008956:	4628      	mov	r0, r5
 8008958:	4621      	mov	r1, r4
 800895a:	f7ff ff5f 	bl	800881c <__sflush_r>
 800895e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008960:	07da      	lsls	r2, r3, #31
 8008962:	4605      	mov	r5, r0
 8008964:	d4e4      	bmi.n	8008930 <_fflush_r+0xc>
 8008966:	89a3      	ldrh	r3, [r4, #12]
 8008968:	059b      	lsls	r3, r3, #22
 800896a:	d4e1      	bmi.n	8008930 <_fflush_r+0xc>
 800896c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800896e:	f7fe fd3b 	bl	80073e8 <__retarget_lock_release_recursive>
 8008972:	e7dd      	b.n	8008930 <_fflush_r+0xc>

08008974 <memmove>:
 8008974:	4288      	cmp	r0, r1
 8008976:	b510      	push	{r4, lr}
 8008978:	eb01 0402 	add.w	r4, r1, r2
 800897c:	d902      	bls.n	8008984 <memmove+0x10>
 800897e:	4284      	cmp	r4, r0
 8008980:	4623      	mov	r3, r4
 8008982:	d807      	bhi.n	8008994 <memmove+0x20>
 8008984:	1e43      	subs	r3, r0, #1
 8008986:	42a1      	cmp	r1, r4
 8008988:	d008      	beq.n	800899c <memmove+0x28>
 800898a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800898e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008992:	e7f8      	b.n	8008986 <memmove+0x12>
 8008994:	4402      	add	r2, r0
 8008996:	4601      	mov	r1, r0
 8008998:	428a      	cmp	r2, r1
 800899a:	d100      	bne.n	800899e <memmove+0x2a>
 800899c:	bd10      	pop	{r4, pc}
 800899e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089a6:	e7f7      	b.n	8008998 <memmove+0x24>

080089a8 <strncmp>:
 80089a8:	b510      	push	{r4, lr}
 80089aa:	b16a      	cbz	r2, 80089c8 <strncmp+0x20>
 80089ac:	3901      	subs	r1, #1
 80089ae:	1884      	adds	r4, r0, r2
 80089b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d103      	bne.n	80089c4 <strncmp+0x1c>
 80089bc:	42a0      	cmp	r0, r4
 80089be:	d001      	beq.n	80089c4 <strncmp+0x1c>
 80089c0:	2a00      	cmp	r2, #0
 80089c2:	d1f5      	bne.n	80089b0 <strncmp+0x8>
 80089c4:	1ad0      	subs	r0, r2, r3
 80089c6:	bd10      	pop	{r4, pc}
 80089c8:	4610      	mov	r0, r2
 80089ca:	e7fc      	b.n	80089c6 <strncmp+0x1e>

080089cc <_sbrk_r>:
 80089cc:	b538      	push	{r3, r4, r5, lr}
 80089ce:	4d06      	ldr	r5, [pc, #24]	@ (80089e8 <_sbrk_r+0x1c>)
 80089d0:	2300      	movs	r3, #0
 80089d2:	4604      	mov	r4, r0
 80089d4:	4608      	mov	r0, r1
 80089d6:	602b      	str	r3, [r5, #0]
 80089d8:	f7f8 f97e 	bl	8000cd8 <_sbrk>
 80089dc:	1c43      	adds	r3, r0, #1
 80089de:	d102      	bne.n	80089e6 <_sbrk_r+0x1a>
 80089e0:	682b      	ldr	r3, [r5, #0]
 80089e2:	b103      	cbz	r3, 80089e6 <_sbrk_r+0x1a>
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	24000404 	.word	0x24000404

080089ec <memcpy>:
 80089ec:	440a      	add	r2, r1
 80089ee:	4291      	cmp	r1, r2
 80089f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80089f4:	d100      	bne.n	80089f8 <memcpy+0xc>
 80089f6:	4770      	bx	lr
 80089f8:	b510      	push	{r4, lr}
 80089fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a02:	4291      	cmp	r1, r2
 8008a04:	d1f9      	bne.n	80089fa <memcpy+0xe>
 8008a06:	bd10      	pop	{r4, pc}

08008a08 <nan>:
 8008a08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008a10 <nan+0x8>
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	00000000 	.word	0x00000000
 8008a14:	7ff80000 	.word	0x7ff80000

08008a18 <rshift>:
 8008a18:	6903      	ldr	r3, [r0, #16]
 8008a1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008a1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008a26:	f100 0414 	add.w	r4, r0, #20
 8008a2a:	dd45      	ble.n	8008ab8 <rshift+0xa0>
 8008a2c:	f011 011f 	ands.w	r1, r1, #31
 8008a30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a38:	d10c      	bne.n	8008a54 <rshift+0x3c>
 8008a3a:	f100 0710 	add.w	r7, r0, #16
 8008a3e:	4629      	mov	r1, r5
 8008a40:	42b1      	cmp	r1, r6
 8008a42:	d334      	bcc.n	8008aae <rshift+0x96>
 8008a44:	1a9b      	subs	r3, r3, r2
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	1eea      	subs	r2, r5, #3
 8008a4a:	4296      	cmp	r6, r2
 8008a4c:	bf38      	it	cc
 8008a4e:	2300      	movcc	r3, #0
 8008a50:	4423      	add	r3, r4
 8008a52:	e015      	b.n	8008a80 <rshift+0x68>
 8008a54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008a58:	f1c1 0820 	rsb	r8, r1, #32
 8008a5c:	40cf      	lsrs	r7, r1
 8008a5e:	f105 0e04 	add.w	lr, r5, #4
 8008a62:	46a1      	mov	r9, r4
 8008a64:	4576      	cmp	r6, lr
 8008a66:	46f4      	mov	ip, lr
 8008a68:	d815      	bhi.n	8008a96 <rshift+0x7e>
 8008a6a:	1a9a      	subs	r2, r3, r2
 8008a6c:	0092      	lsls	r2, r2, #2
 8008a6e:	3a04      	subs	r2, #4
 8008a70:	3501      	adds	r5, #1
 8008a72:	42ae      	cmp	r6, r5
 8008a74:	bf38      	it	cc
 8008a76:	2200      	movcc	r2, #0
 8008a78:	18a3      	adds	r3, r4, r2
 8008a7a:	50a7      	str	r7, [r4, r2]
 8008a7c:	b107      	cbz	r7, 8008a80 <rshift+0x68>
 8008a7e:	3304      	adds	r3, #4
 8008a80:	1b1a      	subs	r2, r3, r4
 8008a82:	42a3      	cmp	r3, r4
 8008a84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a88:	bf08      	it	eq
 8008a8a:	2300      	moveq	r3, #0
 8008a8c:	6102      	str	r2, [r0, #16]
 8008a8e:	bf08      	it	eq
 8008a90:	6143      	streq	r3, [r0, #20]
 8008a92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a96:	f8dc c000 	ldr.w	ip, [ip]
 8008a9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a9e:	ea4c 0707 	orr.w	r7, ip, r7
 8008aa2:	f849 7b04 	str.w	r7, [r9], #4
 8008aa6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008aaa:	40cf      	lsrs	r7, r1
 8008aac:	e7da      	b.n	8008a64 <rshift+0x4c>
 8008aae:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ab2:	f847 cf04 	str.w	ip, [r7, #4]!
 8008ab6:	e7c3      	b.n	8008a40 <rshift+0x28>
 8008ab8:	4623      	mov	r3, r4
 8008aba:	e7e1      	b.n	8008a80 <rshift+0x68>

08008abc <__hexdig_fun>:
 8008abc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008ac0:	2b09      	cmp	r3, #9
 8008ac2:	d802      	bhi.n	8008aca <__hexdig_fun+0xe>
 8008ac4:	3820      	subs	r0, #32
 8008ac6:	b2c0      	uxtb	r0, r0
 8008ac8:	4770      	bx	lr
 8008aca:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008ace:	2b05      	cmp	r3, #5
 8008ad0:	d801      	bhi.n	8008ad6 <__hexdig_fun+0x1a>
 8008ad2:	3847      	subs	r0, #71	@ 0x47
 8008ad4:	e7f7      	b.n	8008ac6 <__hexdig_fun+0xa>
 8008ad6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008ada:	2b05      	cmp	r3, #5
 8008adc:	d801      	bhi.n	8008ae2 <__hexdig_fun+0x26>
 8008ade:	3827      	subs	r0, #39	@ 0x27
 8008ae0:	e7f1      	b.n	8008ac6 <__hexdig_fun+0xa>
 8008ae2:	2000      	movs	r0, #0
 8008ae4:	4770      	bx	lr
	...

08008ae8 <__gethex>:
 8008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aec:	b085      	sub	sp, #20
 8008aee:	468a      	mov	sl, r1
 8008af0:	9302      	str	r3, [sp, #8]
 8008af2:	680b      	ldr	r3, [r1, #0]
 8008af4:	9001      	str	r0, [sp, #4]
 8008af6:	4690      	mov	r8, r2
 8008af8:	1c9c      	adds	r4, r3, #2
 8008afa:	46a1      	mov	r9, r4
 8008afc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008b00:	2830      	cmp	r0, #48	@ 0x30
 8008b02:	d0fa      	beq.n	8008afa <__gethex+0x12>
 8008b04:	eba9 0303 	sub.w	r3, r9, r3
 8008b08:	f1a3 0b02 	sub.w	fp, r3, #2
 8008b0c:	f7ff ffd6 	bl	8008abc <__hexdig_fun>
 8008b10:	4605      	mov	r5, r0
 8008b12:	2800      	cmp	r0, #0
 8008b14:	d168      	bne.n	8008be8 <__gethex+0x100>
 8008b16:	49a0      	ldr	r1, [pc, #640]	@ (8008d98 <__gethex+0x2b0>)
 8008b18:	2201      	movs	r2, #1
 8008b1a:	4648      	mov	r0, r9
 8008b1c:	f7ff ff44 	bl	80089a8 <strncmp>
 8008b20:	4607      	mov	r7, r0
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d167      	bne.n	8008bf6 <__gethex+0x10e>
 8008b26:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008b2a:	4626      	mov	r6, r4
 8008b2c:	f7ff ffc6 	bl	8008abc <__hexdig_fun>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d062      	beq.n	8008bfa <__gethex+0x112>
 8008b34:	4623      	mov	r3, r4
 8008b36:	7818      	ldrb	r0, [r3, #0]
 8008b38:	2830      	cmp	r0, #48	@ 0x30
 8008b3a:	4699      	mov	r9, r3
 8008b3c:	f103 0301 	add.w	r3, r3, #1
 8008b40:	d0f9      	beq.n	8008b36 <__gethex+0x4e>
 8008b42:	f7ff ffbb 	bl	8008abc <__hexdig_fun>
 8008b46:	fab0 f580 	clz	r5, r0
 8008b4a:	096d      	lsrs	r5, r5, #5
 8008b4c:	f04f 0b01 	mov.w	fp, #1
 8008b50:	464a      	mov	r2, r9
 8008b52:	4616      	mov	r6, r2
 8008b54:	3201      	adds	r2, #1
 8008b56:	7830      	ldrb	r0, [r6, #0]
 8008b58:	f7ff ffb0 	bl	8008abc <__hexdig_fun>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	d1f8      	bne.n	8008b52 <__gethex+0x6a>
 8008b60:	498d      	ldr	r1, [pc, #564]	@ (8008d98 <__gethex+0x2b0>)
 8008b62:	2201      	movs	r2, #1
 8008b64:	4630      	mov	r0, r6
 8008b66:	f7ff ff1f 	bl	80089a8 <strncmp>
 8008b6a:	2800      	cmp	r0, #0
 8008b6c:	d13f      	bne.n	8008bee <__gethex+0x106>
 8008b6e:	b944      	cbnz	r4, 8008b82 <__gethex+0x9a>
 8008b70:	1c74      	adds	r4, r6, #1
 8008b72:	4622      	mov	r2, r4
 8008b74:	4616      	mov	r6, r2
 8008b76:	3201      	adds	r2, #1
 8008b78:	7830      	ldrb	r0, [r6, #0]
 8008b7a:	f7ff ff9f 	bl	8008abc <__hexdig_fun>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	d1f8      	bne.n	8008b74 <__gethex+0x8c>
 8008b82:	1ba4      	subs	r4, r4, r6
 8008b84:	00a7      	lsls	r7, r4, #2
 8008b86:	7833      	ldrb	r3, [r6, #0]
 8008b88:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008b8c:	2b50      	cmp	r3, #80	@ 0x50
 8008b8e:	d13e      	bne.n	8008c0e <__gethex+0x126>
 8008b90:	7873      	ldrb	r3, [r6, #1]
 8008b92:	2b2b      	cmp	r3, #43	@ 0x2b
 8008b94:	d033      	beq.n	8008bfe <__gethex+0x116>
 8008b96:	2b2d      	cmp	r3, #45	@ 0x2d
 8008b98:	d034      	beq.n	8008c04 <__gethex+0x11c>
 8008b9a:	1c71      	adds	r1, r6, #1
 8008b9c:	2400      	movs	r4, #0
 8008b9e:	7808      	ldrb	r0, [r1, #0]
 8008ba0:	f7ff ff8c 	bl	8008abc <__hexdig_fun>
 8008ba4:	1e43      	subs	r3, r0, #1
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	2b18      	cmp	r3, #24
 8008baa:	d830      	bhi.n	8008c0e <__gethex+0x126>
 8008bac:	f1a0 0210 	sub.w	r2, r0, #16
 8008bb0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008bb4:	f7ff ff82 	bl	8008abc <__hexdig_fun>
 8008bb8:	f100 3cff 	add.w	ip, r0, #4294967295
 8008bbc:	fa5f fc8c 	uxtb.w	ip, ip
 8008bc0:	f1bc 0f18 	cmp.w	ip, #24
 8008bc4:	f04f 030a 	mov.w	r3, #10
 8008bc8:	d91e      	bls.n	8008c08 <__gethex+0x120>
 8008bca:	b104      	cbz	r4, 8008bce <__gethex+0xe6>
 8008bcc:	4252      	negs	r2, r2
 8008bce:	4417      	add	r7, r2
 8008bd0:	f8ca 1000 	str.w	r1, [sl]
 8008bd4:	b1ed      	cbz	r5, 8008c12 <__gethex+0x12a>
 8008bd6:	f1bb 0f00 	cmp.w	fp, #0
 8008bda:	bf0c      	ite	eq
 8008bdc:	2506      	moveq	r5, #6
 8008bde:	2500      	movne	r5, #0
 8008be0:	4628      	mov	r0, r5
 8008be2:	b005      	add	sp, #20
 8008be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be8:	2500      	movs	r5, #0
 8008bea:	462c      	mov	r4, r5
 8008bec:	e7b0      	b.n	8008b50 <__gethex+0x68>
 8008bee:	2c00      	cmp	r4, #0
 8008bf0:	d1c7      	bne.n	8008b82 <__gethex+0x9a>
 8008bf2:	4627      	mov	r7, r4
 8008bf4:	e7c7      	b.n	8008b86 <__gethex+0x9e>
 8008bf6:	464e      	mov	r6, r9
 8008bf8:	462f      	mov	r7, r5
 8008bfa:	2501      	movs	r5, #1
 8008bfc:	e7c3      	b.n	8008b86 <__gethex+0x9e>
 8008bfe:	2400      	movs	r4, #0
 8008c00:	1cb1      	adds	r1, r6, #2
 8008c02:	e7cc      	b.n	8008b9e <__gethex+0xb6>
 8008c04:	2401      	movs	r4, #1
 8008c06:	e7fb      	b.n	8008c00 <__gethex+0x118>
 8008c08:	fb03 0002 	mla	r0, r3, r2, r0
 8008c0c:	e7ce      	b.n	8008bac <__gethex+0xc4>
 8008c0e:	4631      	mov	r1, r6
 8008c10:	e7de      	b.n	8008bd0 <__gethex+0xe8>
 8008c12:	eba6 0309 	sub.w	r3, r6, r9
 8008c16:	3b01      	subs	r3, #1
 8008c18:	4629      	mov	r1, r5
 8008c1a:	2b07      	cmp	r3, #7
 8008c1c:	dc0a      	bgt.n	8008c34 <__gethex+0x14c>
 8008c1e:	9801      	ldr	r0, [sp, #4]
 8008c20:	f000 fa46 	bl	80090b0 <_Balloc>
 8008c24:	4604      	mov	r4, r0
 8008c26:	b940      	cbnz	r0, 8008c3a <__gethex+0x152>
 8008c28:	4b5c      	ldr	r3, [pc, #368]	@ (8008d9c <__gethex+0x2b4>)
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	21e4      	movs	r1, #228	@ 0xe4
 8008c2e:	485c      	ldr	r0, [pc, #368]	@ (8008da0 <__gethex+0x2b8>)
 8008c30:	f000 ff28 	bl	8009a84 <__assert_func>
 8008c34:	3101      	adds	r1, #1
 8008c36:	105b      	asrs	r3, r3, #1
 8008c38:	e7ef      	b.n	8008c1a <__gethex+0x132>
 8008c3a:	f100 0a14 	add.w	sl, r0, #20
 8008c3e:	2300      	movs	r3, #0
 8008c40:	4655      	mov	r5, sl
 8008c42:	469b      	mov	fp, r3
 8008c44:	45b1      	cmp	r9, r6
 8008c46:	d337      	bcc.n	8008cb8 <__gethex+0x1d0>
 8008c48:	f845 bb04 	str.w	fp, [r5], #4
 8008c4c:	eba5 050a 	sub.w	r5, r5, sl
 8008c50:	10ad      	asrs	r5, r5, #2
 8008c52:	6125      	str	r5, [r4, #16]
 8008c54:	4658      	mov	r0, fp
 8008c56:	f000 fb1d 	bl	8009294 <__hi0bits>
 8008c5a:	016d      	lsls	r5, r5, #5
 8008c5c:	f8d8 6000 	ldr.w	r6, [r8]
 8008c60:	1a2d      	subs	r5, r5, r0
 8008c62:	42b5      	cmp	r5, r6
 8008c64:	dd54      	ble.n	8008d10 <__gethex+0x228>
 8008c66:	1bad      	subs	r5, r5, r6
 8008c68:	4629      	mov	r1, r5
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f000 feae 	bl	80099cc <__any_on>
 8008c70:	4681      	mov	r9, r0
 8008c72:	b178      	cbz	r0, 8008c94 <__gethex+0x1ac>
 8008c74:	1e6b      	subs	r3, r5, #1
 8008c76:	1159      	asrs	r1, r3, #5
 8008c78:	f003 021f 	and.w	r2, r3, #31
 8008c7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008c80:	f04f 0901 	mov.w	r9, #1
 8008c84:	fa09 f202 	lsl.w	r2, r9, r2
 8008c88:	420a      	tst	r2, r1
 8008c8a:	d003      	beq.n	8008c94 <__gethex+0x1ac>
 8008c8c:	454b      	cmp	r3, r9
 8008c8e:	dc36      	bgt.n	8008cfe <__gethex+0x216>
 8008c90:	f04f 0902 	mov.w	r9, #2
 8008c94:	4629      	mov	r1, r5
 8008c96:	4620      	mov	r0, r4
 8008c98:	f7ff febe 	bl	8008a18 <rshift>
 8008c9c:	442f      	add	r7, r5
 8008c9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ca2:	42bb      	cmp	r3, r7
 8008ca4:	da42      	bge.n	8008d2c <__gethex+0x244>
 8008ca6:	9801      	ldr	r0, [sp, #4]
 8008ca8:	4621      	mov	r1, r4
 8008caa:	f000 fa41 	bl	8009130 <_Bfree>
 8008cae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	6013      	str	r3, [r2, #0]
 8008cb4:	25a3      	movs	r5, #163	@ 0xa3
 8008cb6:	e793      	b.n	8008be0 <__gethex+0xf8>
 8008cb8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008cbc:	2a2e      	cmp	r2, #46	@ 0x2e
 8008cbe:	d012      	beq.n	8008ce6 <__gethex+0x1fe>
 8008cc0:	2b20      	cmp	r3, #32
 8008cc2:	d104      	bne.n	8008cce <__gethex+0x1e6>
 8008cc4:	f845 bb04 	str.w	fp, [r5], #4
 8008cc8:	f04f 0b00 	mov.w	fp, #0
 8008ccc:	465b      	mov	r3, fp
 8008cce:	7830      	ldrb	r0, [r6, #0]
 8008cd0:	9303      	str	r3, [sp, #12]
 8008cd2:	f7ff fef3 	bl	8008abc <__hexdig_fun>
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	f000 000f 	and.w	r0, r0, #15
 8008cdc:	4098      	lsls	r0, r3
 8008cde:	ea4b 0b00 	orr.w	fp, fp, r0
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	e7ae      	b.n	8008c44 <__gethex+0x15c>
 8008ce6:	45b1      	cmp	r9, r6
 8008ce8:	d8ea      	bhi.n	8008cc0 <__gethex+0x1d8>
 8008cea:	492b      	ldr	r1, [pc, #172]	@ (8008d98 <__gethex+0x2b0>)
 8008cec:	9303      	str	r3, [sp, #12]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	f7ff fe59 	bl	80089a8 <strncmp>
 8008cf6:	9b03      	ldr	r3, [sp, #12]
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d1e1      	bne.n	8008cc0 <__gethex+0x1d8>
 8008cfc:	e7a2      	b.n	8008c44 <__gethex+0x15c>
 8008cfe:	1ea9      	subs	r1, r5, #2
 8008d00:	4620      	mov	r0, r4
 8008d02:	f000 fe63 	bl	80099cc <__any_on>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d0c2      	beq.n	8008c90 <__gethex+0x1a8>
 8008d0a:	f04f 0903 	mov.w	r9, #3
 8008d0e:	e7c1      	b.n	8008c94 <__gethex+0x1ac>
 8008d10:	da09      	bge.n	8008d26 <__gethex+0x23e>
 8008d12:	1b75      	subs	r5, r6, r5
 8008d14:	4621      	mov	r1, r4
 8008d16:	9801      	ldr	r0, [sp, #4]
 8008d18:	462a      	mov	r2, r5
 8008d1a:	f000 fc21 	bl	8009560 <__lshift>
 8008d1e:	1b7f      	subs	r7, r7, r5
 8008d20:	4604      	mov	r4, r0
 8008d22:	f100 0a14 	add.w	sl, r0, #20
 8008d26:	f04f 0900 	mov.w	r9, #0
 8008d2a:	e7b8      	b.n	8008c9e <__gethex+0x1b6>
 8008d2c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008d30:	42bd      	cmp	r5, r7
 8008d32:	dd6f      	ble.n	8008e14 <__gethex+0x32c>
 8008d34:	1bed      	subs	r5, r5, r7
 8008d36:	42ae      	cmp	r6, r5
 8008d38:	dc34      	bgt.n	8008da4 <__gethex+0x2bc>
 8008d3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d022      	beq.n	8008d88 <__gethex+0x2a0>
 8008d42:	2b03      	cmp	r3, #3
 8008d44:	d024      	beq.n	8008d90 <__gethex+0x2a8>
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d115      	bne.n	8008d76 <__gethex+0x28e>
 8008d4a:	42ae      	cmp	r6, r5
 8008d4c:	d113      	bne.n	8008d76 <__gethex+0x28e>
 8008d4e:	2e01      	cmp	r6, #1
 8008d50:	d10b      	bne.n	8008d6a <__gethex+0x282>
 8008d52:	9a02      	ldr	r2, [sp, #8]
 8008d54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d58:	6013      	str	r3, [r2, #0]
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	6123      	str	r3, [r4, #16]
 8008d5e:	f8ca 3000 	str.w	r3, [sl]
 8008d62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d64:	2562      	movs	r5, #98	@ 0x62
 8008d66:	601c      	str	r4, [r3, #0]
 8008d68:	e73a      	b.n	8008be0 <__gethex+0xf8>
 8008d6a:	1e71      	subs	r1, r6, #1
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	f000 fe2d 	bl	80099cc <__any_on>
 8008d72:	2800      	cmp	r0, #0
 8008d74:	d1ed      	bne.n	8008d52 <__gethex+0x26a>
 8008d76:	9801      	ldr	r0, [sp, #4]
 8008d78:	4621      	mov	r1, r4
 8008d7a:	f000 f9d9 	bl	8009130 <_Bfree>
 8008d7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d80:	2300      	movs	r3, #0
 8008d82:	6013      	str	r3, [r2, #0]
 8008d84:	2550      	movs	r5, #80	@ 0x50
 8008d86:	e72b      	b.n	8008be0 <__gethex+0xf8>
 8008d88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1f3      	bne.n	8008d76 <__gethex+0x28e>
 8008d8e:	e7e0      	b.n	8008d52 <__gethex+0x26a>
 8008d90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1dd      	bne.n	8008d52 <__gethex+0x26a>
 8008d96:	e7ee      	b.n	8008d76 <__gethex+0x28e>
 8008d98:	0800a0ad 	.word	0x0800a0ad
 8008d9c:	0800a24c 	.word	0x0800a24c
 8008da0:	0800a25d 	.word	0x0800a25d
 8008da4:	1e6f      	subs	r7, r5, #1
 8008da6:	f1b9 0f00 	cmp.w	r9, #0
 8008daa:	d130      	bne.n	8008e0e <__gethex+0x326>
 8008dac:	b127      	cbz	r7, 8008db8 <__gethex+0x2d0>
 8008dae:	4639      	mov	r1, r7
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fe0b 	bl	80099cc <__any_on>
 8008db6:	4681      	mov	r9, r0
 8008db8:	117a      	asrs	r2, r7, #5
 8008dba:	2301      	movs	r3, #1
 8008dbc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008dc0:	f007 071f 	and.w	r7, r7, #31
 8008dc4:	40bb      	lsls	r3, r7
 8008dc6:	4213      	tst	r3, r2
 8008dc8:	4629      	mov	r1, r5
 8008dca:	4620      	mov	r0, r4
 8008dcc:	bf18      	it	ne
 8008dce:	f049 0902 	orrne.w	r9, r9, #2
 8008dd2:	f7ff fe21 	bl	8008a18 <rshift>
 8008dd6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008dda:	1b76      	subs	r6, r6, r5
 8008ddc:	2502      	movs	r5, #2
 8008dde:	f1b9 0f00 	cmp.w	r9, #0
 8008de2:	d047      	beq.n	8008e74 <__gethex+0x38c>
 8008de4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d015      	beq.n	8008e18 <__gethex+0x330>
 8008dec:	2b03      	cmp	r3, #3
 8008dee:	d017      	beq.n	8008e20 <__gethex+0x338>
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d109      	bne.n	8008e08 <__gethex+0x320>
 8008df4:	f019 0f02 	tst.w	r9, #2
 8008df8:	d006      	beq.n	8008e08 <__gethex+0x320>
 8008dfa:	f8da 3000 	ldr.w	r3, [sl]
 8008dfe:	ea49 0903 	orr.w	r9, r9, r3
 8008e02:	f019 0f01 	tst.w	r9, #1
 8008e06:	d10e      	bne.n	8008e26 <__gethex+0x33e>
 8008e08:	f045 0510 	orr.w	r5, r5, #16
 8008e0c:	e032      	b.n	8008e74 <__gethex+0x38c>
 8008e0e:	f04f 0901 	mov.w	r9, #1
 8008e12:	e7d1      	b.n	8008db8 <__gethex+0x2d0>
 8008e14:	2501      	movs	r5, #1
 8008e16:	e7e2      	b.n	8008dde <__gethex+0x2f6>
 8008e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e1a:	f1c3 0301 	rsb	r3, r3, #1
 8008e1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008e20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0f0      	beq.n	8008e08 <__gethex+0x320>
 8008e26:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008e2a:	f104 0314 	add.w	r3, r4, #20
 8008e2e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e32:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e36:	f04f 0c00 	mov.w	ip, #0
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e40:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e44:	d01b      	beq.n	8008e7e <__gethex+0x396>
 8008e46:	3201      	adds	r2, #1
 8008e48:	6002      	str	r2, [r0, #0]
 8008e4a:	2d02      	cmp	r5, #2
 8008e4c:	f104 0314 	add.w	r3, r4, #20
 8008e50:	d13c      	bne.n	8008ecc <__gethex+0x3e4>
 8008e52:	f8d8 2000 	ldr.w	r2, [r8]
 8008e56:	3a01      	subs	r2, #1
 8008e58:	42b2      	cmp	r2, r6
 8008e5a:	d109      	bne.n	8008e70 <__gethex+0x388>
 8008e5c:	1171      	asrs	r1, r6, #5
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e64:	f006 061f 	and.w	r6, r6, #31
 8008e68:	fa02 f606 	lsl.w	r6, r2, r6
 8008e6c:	421e      	tst	r6, r3
 8008e6e:	d13a      	bne.n	8008ee6 <__gethex+0x3fe>
 8008e70:	f045 0520 	orr.w	r5, r5, #32
 8008e74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e76:	601c      	str	r4, [r3, #0]
 8008e78:	9b02      	ldr	r3, [sp, #8]
 8008e7a:	601f      	str	r7, [r3, #0]
 8008e7c:	e6b0      	b.n	8008be0 <__gethex+0xf8>
 8008e7e:	4299      	cmp	r1, r3
 8008e80:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e84:	d8d9      	bhi.n	8008e3a <__gethex+0x352>
 8008e86:	68a3      	ldr	r3, [r4, #8]
 8008e88:	459b      	cmp	fp, r3
 8008e8a:	db17      	blt.n	8008ebc <__gethex+0x3d4>
 8008e8c:	6861      	ldr	r1, [r4, #4]
 8008e8e:	9801      	ldr	r0, [sp, #4]
 8008e90:	3101      	adds	r1, #1
 8008e92:	f000 f90d 	bl	80090b0 <_Balloc>
 8008e96:	4681      	mov	r9, r0
 8008e98:	b918      	cbnz	r0, 8008ea2 <__gethex+0x3ba>
 8008e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8008f04 <__gethex+0x41c>)
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	2184      	movs	r1, #132	@ 0x84
 8008ea0:	e6c5      	b.n	8008c2e <__gethex+0x146>
 8008ea2:	6922      	ldr	r2, [r4, #16]
 8008ea4:	3202      	adds	r2, #2
 8008ea6:	f104 010c 	add.w	r1, r4, #12
 8008eaa:	0092      	lsls	r2, r2, #2
 8008eac:	300c      	adds	r0, #12
 8008eae:	f7ff fd9d 	bl	80089ec <memcpy>
 8008eb2:	4621      	mov	r1, r4
 8008eb4:	9801      	ldr	r0, [sp, #4]
 8008eb6:	f000 f93b 	bl	8009130 <_Bfree>
 8008eba:	464c      	mov	r4, r9
 8008ebc:	6923      	ldr	r3, [r4, #16]
 8008ebe:	1c5a      	adds	r2, r3, #1
 8008ec0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ec4:	6122      	str	r2, [r4, #16]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	615a      	str	r2, [r3, #20]
 8008eca:	e7be      	b.n	8008e4a <__gethex+0x362>
 8008ecc:	6922      	ldr	r2, [r4, #16]
 8008ece:	455a      	cmp	r2, fp
 8008ed0:	dd0b      	ble.n	8008eea <__gethex+0x402>
 8008ed2:	2101      	movs	r1, #1
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	f7ff fd9f 	bl	8008a18 <rshift>
 8008eda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ede:	3701      	adds	r7, #1
 8008ee0:	42bb      	cmp	r3, r7
 8008ee2:	f6ff aee0 	blt.w	8008ca6 <__gethex+0x1be>
 8008ee6:	2501      	movs	r5, #1
 8008ee8:	e7c2      	b.n	8008e70 <__gethex+0x388>
 8008eea:	f016 061f 	ands.w	r6, r6, #31
 8008eee:	d0fa      	beq.n	8008ee6 <__gethex+0x3fe>
 8008ef0:	4453      	add	r3, sl
 8008ef2:	f1c6 0620 	rsb	r6, r6, #32
 8008ef6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008efa:	f000 f9cb 	bl	8009294 <__hi0bits>
 8008efe:	42b0      	cmp	r0, r6
 8008f00:	dbe7      	blt.n	8008ed2 <__gethex+0x3ea>
 8008f02:	e7f0      	b.n	8008ee6 <__gethex+0x3fe>
 8008f04:	0800a24c 	.word	0x0800a24c

08008f08 <L_shift>:
 8008f08:	f1c2 0208 	rsb	r2, r2, #8
 8008f0c:	0092      	lsls	r2, r2, #2
 8008f0e:	b570      	push	{r4, r5, r6, lr}
 8008f10:	f1c2 0620 	rsb	r6, r2, #32
 8008f14:	6843      	ldr	r3, [r0, #4]
 8008f16:	6804      	ldr	r4, [r0, #0]
 8008f18:	fa03 f506 	lsl.w	r5, r3, r6
 8008f1c:	432c      	orrs	r4, r5
 8008f1e:	40d3      	lsrs	r3, r2
 8008f20:	6004      	str	r4, [r0, #0]
 8008f22:	f840 3f04 	str.w	r3, [r0, #4]!
 8008f26:	4288      	cmp	r0, r1
 8008f28:	d3f4      	bcc.n	8008f14 <L_shift+0xc>
 8008f2a:	bd70      	pop	{r4, r5, r6, pc}

08008f2c <__match>:
 8008f2c:	b530      	push	{r4, r5, lr}
 8008f2e:	6803      	ldr	r3, [r0, #0]
 8008f30:	3301      	adds	r3, #1
 8008f32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f36:	b914      	cbnz	r4, 8008f3e <__match+0x12>
 8008f38:	6003      	str	r3, [r0, #0]
 8008f3a:	2001      	movs	r0, #1
 8008f3c:	bd30      	pop	{r4, r5, pc}
 8008f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f42:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008f46:	2d19      	cmp	r5, #25
 8008f48:	bf98      	it	ls
 8008f4a:	3220      	addls	r2, #32
 8008f4c:	42a2      	cmp	r2, r4
 8008f4e:	d0f0      	beq.n	8008f32 <__match+0x6>
 8008f50:	2000      	movs	r0, #0
 8008f52:	e7f3      	b.n	8008f3c <__match+0x10>

08008f54 <__hexnan>:
 8008f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f58:	680b      	ldr	r3, [r1, #0]
 8008f5a:	6801      	ldr	r1, [r0, #0]
 8008f5c:	115e      	asrs	r6, r3, #5
 8008f5e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f62:	f013 031f 	ands.w	r3, r3, #31
 8008f66:	b087      	sub	sp, #28
 8008f68:	bf18      	it	ne
 8008f6a:	3604      	addne	r6, #4
 8008f6c:	2500      	movs	r5, #0
 8008f6e:	1f37      	subs	r7, r6, #4
 8008f70:	4682      	mov	sl, r0
 8008f72:	4690      	mov	r8, r2
 8008f74:	9301      	str	r3, [sp, #4]
 8008f76:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f7a:	46b9      	mov	r9, r7
 8008f7c:	463c      	mov	r4, r7
 8008f7e:	9502      	str	r5, [sp, #8]
 8008f80:	46ab      	mov	fp, r5
 8008f82:	784a      	ldrb	r2, [r1, #1]
 8008f84:	1c4b      	adds	r3, r1, #1
 8008f86:	9303      	str	r3, [sp, #12]
 8008f88:	b342      	cbz	r2, 8008fdc <__hexnan+0x88>
 8008f8a:	4610      	mov	r0, r2
 8008f8c:	9105      	str	r1, [sp, #20]
 8008f8e:	9204      	str	r2, [sp, #16]
 8008f90:	f7ff fd94 	bl	8008abc <__hexdig_fun>
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d151      	bne.n	800903c <__hexnan+0xe8>
 8008f98:	9a04      	ldr	r2, [sp, #16]
 8008f9a:	9905      	ldr	r1, [sp, #20]
 8008f9c:	2a20      	cmp	r2, #32
 8008f9e:	d818      	bhi.n	8008fd2 <__hexnan+0x7e>
 8008fa0:	9b02      	ldr	r3, [sp, #8]
 8008fa2:	459b      	cmp	fp, r3
 8008fa4:	dd13      	ble.n	8008fce <__hexnan+0x7a>
 8008fa6:	454c      	cmp	r4, r9
 8008fa8:	d206      	bcs.n	8008fb8 <__hexnan+0x64>
 8008faa:	2d07      	cmp	r5, #7
 8008fac:	dc04      	bgt.n	8008fb8 <__hexnan+0x64>
 8008fae:	462a      	mov	r2, r5
 8008fb0:	4649      	mov	r1, r9
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f7ff ffa8 	bl	8008f08 <L_shift>
 8008fb8:	4544      	cmp	r4, r8
 8008fba:	d952      	bls.n	8009062 <__hexnan+0x10e>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f1a4 0904 	sub.w	r9, r4, #4
 8008fc2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fc6:	f8cd b008 	str.w	fp, [sp, #8]
 8008fca:	464c      	mov	r4, r9
 8008fcc:	461d      	mov	r5, r3
 8008fce:	9903      	ldr	r1, [sp, #12]
 8008fd0:	e7d7      	b.n	8008f82 <__hexnan+0x2e>
 8008fd2:	2a29      	cmp	r2, #41	@ 0x29
 8008fd4:	d157      	bne.n	8009086 <__hexnan+0x132>
 8008fd6:	3102      	adds	r1, #2
 8008fd8:	f8ca 1000 	str.w	r1, [sl]
 8008fdc:	f1bb 0f00 	cmp.w	fp, #0
 8008fe0:	d051      	beq.n	8009086 <__hexnan+0x132>
 8008fe2:	454c      	cmp	r4, r9
 8008fe4:	d206      	bcs.n	8008ff4 <__hexnan+0xa0>
 8008fe6:	2d07      	cmp	r5, #7
 8008fe8:	dc04      	bgt.n	8008ff4 <__hexnan+0xa0>
 8008fea:	462a      	mov	r2, r5
 8008fec:	4649      	mov	r1, r9
 8008fee:	4620      	mov	r0, r4
 8008ff0:	f7ff ff8a 	bl	8008f08 <L_shift>
 8008ff4:	4544      	cmp	r4, r8
 8008ff6:	d936      	bls.n	8009066 <__hexnan+0x112>
 8008ff8:	f1a8 0204 	sub.w	r2, r8, #4
 8008ffc:	4623      	mov	r3, r4
 8008ffe:	f853 1b04 	ldr.w	r1, [r3], #4
 8009002:	f842 1f04 	str.w	r1, [r2, #4]!
 8009006:	429f      	cmp	r7, r3
 8009008:	d2f9      	bcs.n	8008ffe <__hexnan+0xaa>
 800900a:	1b3b      	subs	r3, r7, r4
 800900c:	f023 0303 	bic.w	r3, r3, #3
 8009010:	3304      	adds	r3, #4
 8009012:	3401      	adds	r4, #1
 8009014:	3e03      	subs	r6, #3
 8009016:	42b4      	cmp	r4, r6
 8009018:	bf88      	it	hi
 800901a:	2304      	movhi	r3, #4
 800901c:	4443      	add	r3, r8
 800901e:	2200      	movs	r2, #0
 8009020:	f843 2b04 	str.w	r2, [r3], #4
 8009024:	429f      	cmp	r7, r3
 8009026:	d2fb      	bcs.n	8009020 <__hexnan+0xcc>
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	b91b      	cbnz	r3, 8009034 <__hexnan+0xe0>
 800902c:	4547      	cmp	r7, r8
 800902e:	d128      	bne.n	8009082 <__hexnan+0x12e>
 8009030:	2301      	movs	r3, #1
 8009032:	603b      	str	r3, [r7, #0]
 8009034:	2005      	movs	r0, #5
 8009036:	b007      	add	sp, #28
 8009038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800903c:	3501      	adds	r5, #1
 800903e:	2d08      	cmp	r5, #8
 8009040:	f10b 0b01 	add.w	fp, fp, #1
 8009044:	dd06      	ble.n	8009054 <__hexnan+0x100>
 8009046:	4544      	cmp	r4, r8
 8009048:	d9c1      	bls.n	8008fce <__hexnan+0x7a>
 800904a:	2300      	movs	r3, #0
 800904c:	f844 3c04 	str.w	r3, [r4, #-4]
 8009050:	2501      	movs	r5, #1
 8009052:	3c04      	subs	r4, #4
 8009054:	6822      	ldr	r2, [r4, #0]
 8009056:	f000 000f 	and.w	r0, r0, #15
 800905a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800905e:	6020      	str	r0, [r4, #0]
 8009060:	e7b5      	b.n	8008fce <__hexnan+0x7a>
 8009062:	2508      	movs	r5, #8
 8009064:	e7b3      	b.n	8008fce <__hexnan+0x7a>
 8009066:	9b01      	ldr	r3, [sp, #4]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d0dd      	beq.n	8009028 <__hexnan+0xd4>
 800906c:	f1c3 0320 	rsb	r3, r3, #32
 8009070:	f04f 32ff 	mov.w	r2, #4294967295
 8009074:	40da      	lsrs	r2, r3
 8009076:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800907a:	4013      	ands	r3, r2
 800907c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009080:	e7d2      	b.n	8009028 <__hexnan+0xd4>
 8009082:	3f04      	subs	r7, #4
 8009084:	e7d0      	b.n	8009028 <__hexnan+0xd4>
 8009086:	2004      	movs	r0, #4
 8009088:	e7d5      	b.n	8009036 <__hexnan+0xe2>

0800908a <__ascii_mbtowc>:
 800908a:	b082      	sub	sp, #8
 800908c:	b901      	cbnz	r1, 8009090 <__ascii_mbtowc+0x6>
 800908e:	a901      	add	r1, sp, #4
 8009090:	b142      	cbz	r2, 80090a4 <__ascii_mbtowc+0x1a>
 8009092:	b14b      	cbz	r3, 80090a8 <__ascii_mbtowc+0x1e>
 8009094:	7813      	ldrb	r3, [r2, #0]
 8009096:	600b      	str	r3, [r1, #0]
 8009098:	7812      	ldrb	r2, [r2, #0]
 800909a:	1e10      	subs	r0, r2, #0
 800909c:	bf18      	it	ne
 800909e:	2001      	movne	r0, #1
 80090a0:	b002      	add	sp, #8
 80090a2:	4770      	bx	lr
 80090a4:	4610      	mov	r0, r2
 80090a6:	e7fb      	b.n	80090a0 <__ascii_mbtowc+0x16>
 80090a8:	f06f 0001 	mvn.w	r0, #1
 80090ac:	e7f8      	b.n	80090a0 <__ascii_mbtowc+0x16>
	...

080090b0 <_Balloc>:
 80090b0:	b570      	push	{r4, r5, r6, lr}
 80090b2:	69c6      	ldr	r6, [r0, #28]
 80090b4:	4604      	mov	r4, r0
 80090b6:	460d      	mov	r5, r1
 80090b8:	b976      	cbnz	r6, 80090d8 <_Balloc+0x28>
 80090ba:	2010      	movs	r0, #16
 80090bc:	f000 fd14 	bl	8009ae8 <malloc>
 80090c0:	4602      	mov	r2, r0
 80090c2:	61e0      	str	r0, [r4, #28]
 80090c4:	b920      	cbnz	r0, 80090d0 <_Balloc+0x20>
 80090c6:	4b18      	ldr	r3, [pc, #96]	@ (8009128 <_Balloc+0x78>)
 80090c8:	4818      	ldr	r0, [pc, #96]	@ (800912c <_Balloc+0x7c>)
 80090ca:	216b      	movs	r1, #107	@ 0x6b
 80090cc:	f000 fcda 	bl	8009a84 <__assert_func>
 80090d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090d4:	6006      	str	r6, [r0, #0]
 80090d6:	60c6      	str	r6, [r0, #12]
 80090d8:	69e6      	ldr	r6, [r4, #28]
 80090da:	68f3      	ldr	r3, [r6, #12]
 80090dc:	b183      	cbz	r3, 8009100 <_Balloc+0x50>
 80090de:	69e3      	ldr	r3, [r4, #28]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090e6:	b9b8      	cbnz	r0, 8009118 <_Balloc+0x68>
 80090e8:	2101      	movs	r1, #1
 80090ea:	fa01 f605 	lsl.w	r6, r1, r5
 80090ee:	1d72      	adds	r2, r6, #5
 80090f0:	0092      	lsls	r2, r2, #2
 80090f2:	4620      	mov	r0, r4
 80090f4:	f000 fce4 	bl	8009ac0 <_calloc_r>
 80090f8:	b160      	cbz	r0, 8009114 <_Balloc+0x64>
 80090fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80090fe:	e00e      	b.n	800911e <_Balloc+0x6e>
 8009100:	2221      	movs	r2, #33	@ 0x21
 8009102:	2104      	movs	r1, #4
 8009104:	4620      	mov	r0, r4
 8009106:	f000 fcdb 	bl	8009ac0 <_calloc_r>
 800910a:	69e3      	ldr	r3, [r4, #28]
 800910c:	60f0      	str	r0, [r6, #12]
 800910e:	68db      	ldr	r3, [r3, #12]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1e4      	bne.n	80090de <_Balloc+0x2e>
 8009114:	2000      	movs	r0, #0
 8009116:	bd70      	pop	{r4, r5, r6, pc}
 8009118:	6802      	ldr	r2, [r0, #0]
 800911a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800911e:	2300      	movs	r3, #0
 8009120:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009124:	e7f7      	b.n	8009116 <_Balloc+0x66>
 8009126:	bf00      	nop
 8009128:	0800a2bd 	.word	0x0800a2bd
 800912c:	0800a2d4 	.word	0x0800a2d4

08009130 <_Bfree>:
 8009130:	b570      	push	{r4, r5, r6, lr}
 8009132:	69c6      	ldr	r6, [r0, #28]
 8009134:	4605      	mov	r5, r0
 8009136:	460c      	mov	r4, r1
 8009138:	b976      	cbnz	r6, 8009158 <_Bfree+0x28>
 800913a:	2010      	movs	r0, #16
 800913c:	f000 fcd4 	bl	8009ae8 <malloc>
 8009140:	4602      	mov	r2, r0
 8009142:	61e8      	str	r0, [r5, #28]
 8009144:	b920      	cbnz	r0, 8009150 <_Bfree+0x20>
 8009146:	4b09      	ldr	r3, [pc, #36]	@ (800916c <_Bfree+0x3c>)
 8009148:	4809      	ldr	r0, [pc, #36]	@ (8009170 <_Bfree+0x40>)
 800914a:	218f      	movs	r1, #143	@ 0x8f
 800914c:	f000 fc9a 	bl	8009a84 <__assert_func>
 8009150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009154:	6006      	str	r6, [r0, #0]
 8009156:	60c6      	str	r6, [r0, #12]
 8009158:	b13c      	cbz	r4, 800916a <_Bfree+0x3a>
 800915a:	69eb      	ldr	r3, [r5, #28]
 800915c:	6862      	ldr	r2, [r4, #4]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009164:	6021      	str	r1, [r4, #0]
 8009166:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800916a:	bd70      	pop	{r4, r5, r6, pc}
 800916c:	0800a2bd 	.word	0x0800a2bd
 8009170:	0800a2d4 	.word	0x0800a2d4

08009174 <__multadd>:
 8009174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009178:	690d      	ldr	r5, [r1, #16]
 800917a:	4607      	mov	r7, r0
 800917c:	460c      	mov	r4, r1
 800917e:	461e      	mov	r6, r3
 8009180:	f101 0c14 	add.w	ip, r1, #20
 8009184:	2000      	movs	r0, #0
 8009186:	f8dc 3000 	ldr.w	r3, [ip]
 800918a:	b299      	uxth	r1, r3
 800918c:	fb02 6101 	mla	r1, r2, r1, r6
 8009190:	0c1e      	lsrs	r6, r3, #16
 8009192:	0c0b      	lsrs	r3, r1, #16
 8009194:	fb02 3306 	mla	r3, r2, r6, r3
 8009198:	b289      	uxth	r1, r1
 800919a:	3001      	adds	r0, #1
 800919c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091a0:	4285      	cmp	r5, r0
 80091a2:	f84c 1b04 	str.w	r1, [ip], #4
 80091a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091aa:	dcec      	bgt.n	8009186 <__multadd+0x12>
 80091ac:	b30e      	cbz	r6, 80091f2 <__multadd+0x7e>
 80091ae:	68a3      	ldr	r3, [r4, #8]
 80091b0:	42ab      	cmp	r3, r5
 80091b2:	dc19      	bgt.n	80091e8 <__multadd+0x74>
 80091b4:	6861      	ldr	r1, [r4, #4]
 80091b6:	4638      	mov	r0, r7
 80091b8:	3101      	adds	r1, #1
 80091ba:	f7ff ff79 	bl	80090b0 <_Balloc>
 80091be:	4680      	mov	r8, r0
 80091c0:	b928      	cbnz	r0, 80091ce <__multadd+0x5a>
 80091c2:	4602      	mov	r2, r0
 80091c4:	4b0c      	ldr	r3, [pc, #48]	@ (80091f8 <__multadd+0x84>)
 80091c6:	480d      	ldr	r0, [pc, #52]	@ (80091fc <__multadd+0x88>)
 80091c8:	21ba      	movs	r1, #186	@ 0xba
 80091ca:	f000 fc5b 	bl	8009a84 <__assert_func>
 80091ce:	6922      	ldr	r2, [r4, #16]
 80091d0:	3202      	adds	r2, #2
 80091d2:	f104 010c 	add.w	r1, r4, #12
 80091d6:	0092      	lsls	r2, r2, #2
 80091d8:	300c      	adds	r0, #12
 80091da:	f7ff fc07 	bl	80089ec <memcpy>
 80091de:	4621      	mov	r1, r4
 80091e0:	4638      	mov	r0, r7
 80091e2:	f7ff ffa5 	bl	8009130 <_Bfree>
 80091e6:	4644      	mov	r4, r8
 80091e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091ec:	3501      	adds	r5, #1
 80091ee:	615e      	str	r6, [r3, #20]
 80091f0:	6125      	str	r5, [r4, #16]
 80091f2:	4620      	mov	r0, r4
 80091f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091f8:	0800a24c 	.word	0x0800a24c
 80091fc:	0800a2d4 	.word	0x0800a2d4

08009200 <__s2b>:
 8009200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009204:	460c      	mov	r4, r1
 8009206:	4615      	mov	r5, r2
 8009208:	461f      	mov	r7, r3
 800920a:	2209      	movs	r2, #9
 800920c:	3308      	adds	r3, #8
 800920e:	4606      	mov	r6, r0
 8009210:	fb93 f3f2 	sdiv	r3, r3, r2
 8009214:	2100      	movs	r1, #0
 8009216:	2201      	movs	r2, #1
 8009218:	429a      	cmp	r2, r3
 800921a:	db09      	blt.n	8009230 <__s2b+0x30>
 800921c:	4630      	mov	r0, r6
 800921e:	f7ff ff47 	bl	80090b0 <_Balloc>
 8009222:	b940      	cbnz	r0, 8009236 <__s2b+0x36>
 8009224:	4602      	mov	r2, r0
 8009226:	4b19      	ldr	r3, [pc, #100]	@ (800928c <__s2b+0x8c>)
 8009228:	4819      	ldr	r0, [pc, #100]	@ (8009290 <__s2b+0x90>)
 800922a:	21d3      	movs	r1, #211	@ 0xd3
 800922c:	f000 fc2a 	bl	8009a84 <__assert_func>
 8009230:	0052      	lsls	r2, r2, #1
 8009232:	3101      	adds	r1, #1
 8009234:	e7f0      	b.n	8009218 <__s2b+0x18>
 8009236:	9b08      	ldr	r3, [sp, #32]
 8009238:	6143      	str	r3, [r0, #20]
 800923a:	2d09      	cmp	r5, #9
 800923c:	f04f 0301 	mov.w	r3, #1
 8009240:	6103      	str	r3, [r0, #16]
 8009242:	dd16      	ble.n	8009272 <__s2b+0x72>
 8009244:	f104 0909 	add.w	r9, r4, #9
 8009248:	46c8      	mov	r8, r9
 800924a:	442c      	add	r4, r5
 800924c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009250:	4601      	mov	r1, r0
 8009252:	3b30      	subs	r3, #48	@ 0x30
 8009254:	220a      	movs	r2, #10
 8009256:	4630      	mov	r0, r6
 8009258:	f7ff ff8c 	bl	8009174 <__multadd>
 800925c:	45a0      	cmp	r8, r4
 800925e:	d1f5      	bne.n	800924c <__s2b+0x4c>
 8009260:	f1a5 0408 	sub.w	r4, r5, #8
 8009264:	444c      	add	r4, r9
 8009266:	1b2d      	subs	r5, r5, r4
 8009268:	1963      	adds	r3, r4, r5
 800926a:	42bb      	cmp	r3, r7
 800926c:	db04      	blt.n	8009278 <__s2b+0x78>
 800926e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009272:	340a      	adds	r4, #10
 8009274:	2509      	movs	r5, #9
 8009276:	e7f6      	b.n	8009266 <__s2b+0x66>
 8009278:	f814 3b01 	ldrb.w	r3, [r4], #1
 800927c:	4601      	mov	r1, r0
 800927e:	3b30      	subs	r3, #48	@ 0x30
 8009280:	220a      	movs	r2, #10
 8009282:	4630      	mov	r0, r6
 8009284:	f7ff ff76 	bl	8009174 <__multadd>
 8009288:	e7ee      	b.n	8009268 <__s2b+0x68>
 800928a:	bf00      	nop
 800928c:	0800a24c 	.word	0x0800a24c
 8009290:	0800a2d4 	.word	0x0800a2d4

08009294 <__hi0bits>:
 8009294:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009298:	4603      	mov	r3, r0
 800929a:	bf36      	itet	cc
 800929c:	0403      	lslcc	r3, r0, #16
 800929e:	2000      	movcs	r0, #0
 80092a0:	2010      	movcc	r0, #16
 80092a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092a6:	bf3c      	itt	cc
 80092a8:	021b      	lslcc	r3, r3, #8
 80092aa:	3008      	addcc	r0, #8
 80092ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092b0:	bf3c      	itt	cc
 80092b2:	011b      	lslcc	r3, r3, #4
 80092b4:	3004      	addcc	r0, #4
 80092b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092ba:	bf3c      	itt	cc
 80092bc:	009b      	lslcc	r3, r3, #2
 80092be:	3002      	addcc	r0, #2
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	db05      	blt.n	80092d0 <__hi0bits+0x3c>
 80092c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80092c8:	f100 0001 	add.w	r0, r0, #1
 80092cc:	bf08      	it	eq
 80092ce:	2020      	moveq	r0, #32
 80092d0:	4770      	bx	lr

080092d2 <__lo0bits>:
 80092d2:	6803      	ldr	r3, [r0, #0]
 80092d4:	4602      	mov	r2, r0
 80092d6:	f013 0007 	ands.w	r0, r3, #7
 80092da:	d00b      	beq.n	80092f4 <__lo0bits+0x22>
 80092dc:	07d9      	lsls	r1, r3, #31
 80092de:	d421      	bmi.n	8009324 <__lo0bits+0x52>
 80092e0:	0798      	lsls	r0, r3, #30
 80092e2:	bf49      	itett	mi
 80092e4:	085b      	lsrmi	r3, r3, #1
 80092e6:	089b      	lsrpl	r3, r3, #2
 80092e8:	2001      	movmi	r0, #1
 80092ea:	6013      	strmi	r3, [r2, #0]
 80092ec:	bf5c      	itt	pl
 80092ee:	6013      	strpl	r3, [r2, #0]
 80092f0:	2002      	movpl	r0, #2
 80092f2:	4770      	bx	lr
 80092f4:	b299      	uxth	r1, r3
 80092f6:	b909      	cbnz	r1, 80092fc <__lo0bits+0x2a>
 80092f8:	0c1b      	lsrs	r3, r3, #16
 80092fa:	2010      	movs	r0, #16
 80092fc:	b2d9      	uxtb	r1, r3
 80092fe:	b909      	cbnz	r1, 8009304 <__lo0bits+0x32>
 8009300:	3008      	adds	r0, #8
 8009302:	0a1b      	lsrs	r3, r3, #8
 8009304:	0719      	lsls	r1, r3, #28
 8009306:	bf04      	itt	eq
 8009308:	091b      	lsreq	r3, r3, #4
 800930a:	3004      	addeq	r0, #4
 800930c:	0799      	lsls	r1, r3, #30
 800930e:	bf04      	itt	eq
 8009310:	089b      	lsreq	r3, r3, #2
 8009312:	3002      	addeq	r0, #2
 8009314:	07d9      	lsls	r1, r3, #31
 8009316:	d403      	bmi.n	8009320 <__lo0bits+0x4e>
 8009318:	085b      	lsrs	r3, r3, #1
 800931a:	f100 0001 	add.w	r0, r0, #1
 800931e:	d003      	beq.n	8009328 <__lo0bits+0x56>
 8009320:	6013      	str	r3, [r2, #0]
 8009322:	4770      	bx	lr
 8009324:	2000      	movs	r0, #0
 8009326:	4770      	bx	lr
 8009328:	2020      	movs	r0, #32
 800932a:	4770      	bx	lr

0800932c <__i2b>:
 800932c:	b510      	push	{r4, lr}
 800932e:	460c      	mov	r4, r1
 8009330:	2101      	movs	r1, #1
 8009332:	f7ff febd 	bl	80090b0 <_Balloc>
 8009336:	4602      	mov	r2, r0
 8009338:	b928      	cbnz	r0, 8009346 <__i2b+0x1a>
 800933a:	4b05      	ldr	r3, [pc, #20]	@ (8009350 <__i2b+0x24>)
 800933c:	4805      	ldr	r0, [pc, #20]	@ (8009354 <__i2b+0x28>)
 800933e:	f240 1145 	movw	r1, #325	@ 0x145
 8009342:	f000 fb9f 	bl	8009a84 <__assert_func>
 8009346:	2301      	movs	r3, #1
 8009348:	6144      	str	r4, [r0, #20]
 800934a:	6103      	str	r3, [r0, #16]
 800934c:	bd10      	pop	{r4, pc}
 800934e:	bf00      	nop
 8009350:	0800a24c 	.word	0x0800a24c
 8009354:	0800a2d4 	.word	0x0800a2d4

08009358 <__multiply>:
 8009358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935c:	4614      	mov	r4, r2
 800935e:	690a      	ldr	r2, [r1, #16]
 8009360:	6923      	ldr	r3, [r4, #16]
 8009362:	429a      	cmp	r2, r3
 8009364:	bfa8      	it	ge
 8009366:	4623      	movge	r3, r4
 8009368:	460f      	mov	r7, r1
 800936a:	bfa4      	itt	ge
 800936c:	460c      	movge	r4, r1
 800936e:	461f      	movge	r7, r3
 8009370:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009374:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009378:	68a3      	ldr	r3, [r4, #8]
 800937a:	6861      	ldr	r1, [r4, #4]
 800937c:	eb0a 0609 	add.w	r6, sl, r9
 8009380:	42b3      	cmp	r3, r6
 8009382:	b085      	sub	sp, #20
 8009384:	bfb8      	it	lt
 8009386:	3101      	addlt	r1, #1
 8009388:	f7ff fe92 	bl	80090b0 <_Balloc>
 800938c:	b930      	cbnz	r0, 800939c <__multiply+0x44>
 800938e:	4602      	mov	r2, r0
 8009390:	4b44      	ldr	r3, [pc, #272]	@ (80094a4 <__multiply+0x14c>)
 8009392:	4845      	ldr	r0, [pc, #276]	@ (80094a8 <__multiply+0x150>)
 8009394:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009398:	f000 fb74 	bl	8009a84 <__assert_func>
 800939c:	f100 0514 	add.w	r5, r0, #20
 80093a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093a4:	462b      	mov	r3, r5
 80093a6:	2200      	movs	r2, #0
 80093a8:	4543      	cmp	r3, r8
 80093aa:	d321      	bcc.n	80093f0 <__multiply+0x98>
 80093ac:	f107 0114 	add.w	r1, r7, #20
 80093b0:	f104 0214 	add.w	r2, r4, #20
 80093b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80093b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80093bc:	9302      	str	r3, [sp, #8]
 80093be:	1b13      	subs	r3, r2, r4
 80093c0:	3b15      	subs	r3, #21
 80093c2:	f023 0303 	bic.w	r3, r3, #3
 80093c6:	3304      	adds	r3, #4
 80093c8:	f104 0715 	add.w	r7, r4, #21
 80093cc:	42ba      	cmp	r2, r7
 80093ce:	bf38      	it	cc
 80093d0:	2304      	movcc	r3, #4
 80093d2:	9301      	str	r3, [sp, #4]
 80093d4:	9b02      	ldr	r3, [sp, #8]
 80093d6:	9103      	str	r1, [sp, #12]
 80093d8:	428b      	cmp	r3, r1
 80093da:	d80c      	bhi.n	80093f6 <__multiply+0x9e>
 80093dc:	2e00      	cmp	r6, #0
 80093de:	dd03      	ble.n	80093e8 <__multiply+0x90>
 80093e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d05b      	beq.n	80094a0 <__multiply+0x148>
 80093e8:	6106      	str	r6, [r0, #16]
 80093ea:	b005      	add	sp, #20
 80093ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f0:	f843 2b04 	str.w	r2, [r3], #4
 80093f4:	e7d8      	b.n	80093a8 <__multiply+0x50>
 80093f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80093fa:	f1ba 0f00 	cmp.w	sl, #0
 80093fe:	d024      	beq.n	800944a <__multiply+0xf2>
 8009400:	f104 0e14 	add.w	lr, r4, #20
 8009404:	46a9      	mov	r9, r5
 8009406:	f04f 0c00 	mov.w	ip, #0
 800940a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800940e:	f8d9 3000 	ldr.w	r3, [r9]
 8009412:	fa1f fb87 	uxth.w	fp, r7
 8009416:	b29b      	uxth	r3, r3
 8009418:	fb0a 330b 	mla	r3, sl, fp, r3
 800941c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009420:	f8d9 7000 	ldr.w	r7, [r9]
 8009424:	4463      	add	r3, ip
 8009426:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800942a:	fb0a c70b 	mla	r7, sl, fp, ip
 800942e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009432:	b29b      	uxth	r3, r3
 8009434:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009438:	4572      	cmp	r2, lr
 800943a:	f849 3b04 	str.w	r3, [r9], #4
 800943e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009442:	d8e2      	bhi.n	800940a <__multiply+0xb2>
 8009444:	9b01      	ldr	r3, [sp, #4]
 8009446:	f845 c003 	str.w	ip, [r5, r3]
 800944a:	9b03      	ldr	r3, [sp, #12]
 800944c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009450:	3104      	adds	r1, #4
 8009452:	f1b9 0f00 	cmp.w	r9, #0
 8009456:	d021      	beq.n	800949c <__multiply+0x144>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	f104 0c14 	add.w	ip, r4, #20
 800945e:	46ae      	mov	lr, r5
 8009460:	f04f 0a00 	mov.w	sl, #0
 8009464:	f8bc b000 	ldrh.w	fp, [ip]
 8009468:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800946c:	fb09 770b 	mla	r7, r9, fp, r7
 8009470:	4457      	add	r7, sl
 8009472:	b29b      	uxth	r3, r3
 8009474:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009478:	f84e 3b04 	str.w	r3, [lr], #4
 800947c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009480:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009484:	f8be 3000 	ldrh.w	r3, [lr]
 8009488:	fb09 330a 	mla	r3, r9, sl, r3
 800948c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009490:	4562      	cmp	r2, ip
 8009492:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009496:	d8e5      	bhi.n	8009464 <__multiply+0x10c>
 8009498:	9f01      	ldr	r7, [sp, #4]
 800949a:	51eb      	str	r3, [r5, r7]
 800949c:	3504      	adds	r5, #4
 800949e:	e799      	b.n	80093d4 <__multiply+0x7c>
 80094a0:	3e01      	subs	r6, #1
 80094a2:	e79b      	b.n	80093dc <__multiply+0x84>
 80094a4:	0800a24c 	.word	0x0800a24c
 80094a8:	0800a2d4 	.word	0x0800a2d4

080094ac <__pow5mult>:
 80094ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094b0:	4615      	mov	r5, r2
 80094b2:	f012 0203 	ands.w	r2, r2, #3
 80094b6:	4607      	mov	r7, r0
 80094b8:	460e      	mov	r6, r1
 80094ba:	d007      	beq.n	80094cc <__pow5mult+0x20>
 80094bc:	4c25      	ldr	r4, [pc, #148]	@ (8009554 <__pow5mult+0xa8>)
 80094be:	3a01      	subs	r2, #1
 80094c0:	2300      	movs	r3, #0
 80094c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094c6:	f7ff fe55 	bl	8009174 <__multadd>
 80094ca:	4606      	mov	r6, r0
 80094cc:	10ad      	asrs	r5, r5, #2
 80094ce:	d03d      	beq.n	800954c <__pow5mult+0xa0>
 80094d0:	69fc      	ldr	r4, [r7, #28]
 80094d2:	b97c      	cbnz	r4, 80094f4 <__pow5mult+0x48>
 80094d4:	2010      	movs	r0, #16
 80094d6:	f000 fb07 	bl	8009ae8 <malloc>
 80094da:	4602      	mov	r2, r0
 80094dc:	61f8      	str	r0, [r7, #28]
 80094de:	b928      	cbnz	r0, 80094ec <__pow5mult+0x40>
 80094e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009558 <__pow5mult+0xac>)
 80094e2:	481e      	ldr	r0, [pc, #120]	@ (800955c <__pow5mult+0xb0>)
 80094e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094e8:	f000 facc 	bl	8009a84 <__assert_func>
 80094ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094f0:	6004      	str	r4, [r0, #0]
 80094f2:	60c4      	str	r4, [r0, #12]
 80094f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094fc:	b94c      	cbnz	r4, 8009512 <__pow5mult+0x66>
 80094fe:	f240 2171 	movw	r1, #625	@ 0x271
 8009502:	4638      	mov	r0, r7
 8009504:	f7ff ff12 	bl	800932c <__i2b>
 8009508:	2300      	movs	r3, #0
 800950a:	f8c8 0008 	str.w	r0, [r8, #8]
 800950e:	4604      	mov	r4, r0
 8009510:	6003      	str	r3, [r0, #0]
 8009512:	f04f 0900 	mov.w	r9, #0
 8009516:	07eb      	lsls	r3, r5, #31
 8009518:	d50a      	bpl.n	8009530 <__pow5mult+0x84>
 800951a:	4631      	mov	r1, r6
 800951c:	4622      	mov	r2, r4
 800951e:	4638      	mov	r0, r7
 8009520:	f7ff ff1a 	bl	8009358 <__multiply>
 8009524:	4631      	mov	r1, r6
 8009526:	4680      	mov	r8, r0
 8009528:	4638      	mov	r0, r7
 800952a:	f7ff fe01 	bl	8009130 <_Bfree>
 800952e:	4646      	mov	r6, r8
 8009530:	106d      	asrs	r5, r5, #1
 8009532:	d00b      	beq.n	800954c <__pow5mult+0xa0>
 8009534:	6820      	ldr	r0, [r4, #0]
 8009536:	b938      	cbnz	r0, 8009548 <__pow5mult+0x9c>
 8009538:	4622      	mov	r2, r4
 800953a:	4621      	mov	r1, r4
 800953c:	4638      	mov	r0, r7
 800953e:	f7ff ff0b 	bl	8009358 <__multiply>
 8009542:	6020      	str	r0, [r4, #0]
 8009544:	f8c0 9000 	str.w	r9, [r0]
 8009548:	4604      	mov	r4, r0
 800954a:	e7e4      	b.n	8009516 <__pow5mult+0x6a>
 800954c:	4630      	mov	r0, r6
 800954e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009552:	bf00      	nop
 8009554:	0800a330 	.word	0x0800a330
 8009558:	0800a2bd 	.word	0x0800a2bd
 800955c:	0800a2d4 	.word	0x0800a2d4

08009560 <__lshift>:
 8009560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009564:	460c      	mov	r4, r1
 8009566:	6849      	ldr	r1, [r1, #4]
 8009568:	6923      	ldr	r3, [r4, #16]
 800956a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	4607      	mov	r7, r0
 8009572:	4691      	mov	r9, r2
 8009574:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009578:	f108 0601 	add.w	r6, r8, #1
 800957c:	42b3      	cmp	r3, r6
 800957e:	db0b      	blt.n	8009598 <__lshift+0x38>
 8009580:	4638      	mov	r0, r7
 8009582:	f7ff fd95 	bl	80090b0 <_Balloc>
 8009586:	4605      	mov	r5, r0
 8009588:	b948      	cbnz	r0, 800959e <__lshift+0x3e>
 800958a:	4602      	mov	r2, r0
 800958c:	4b28      	ldr	r3, [pc, #160]	@ (8009630 <__lshift+0xd0>)
 800958e:	4829      	ldr	r0, [pc, #164]	@ (8009634 <__lshift+0xd4>)
 8009590:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009594:	f000 fa76 	bl	8009a84 <__assert_func>
 8009598:	3101      	adds	r1, #1
 800959a:	005b      	lsls	r3, r3, #1
 800959c:	e7ee      	b.n	800957c <__lshift+0x1c>
 800959e:	2300      	movs	r3, #0
 80095a0:	f100 0114 	add.w	r1, r0, #20
 80095a4:	f100 0210 	add.w	r2, r0, #16
 80095a8:	4618      	mov	r0, r3
 80095aa:	4553      	cmp	r3, sl
 80095ac:	db33      	blt.n	8009616 <__lshift+0xb6>
 80095ae:	6920      	ldr	r0, [r4, #16]
 80095b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095b4:	f104 0314 	add.w	r3, r4, #20
 80095b8:	f019 091f 	ands.w	r9, r9, #31
 80095bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095c4:	d02b      	beq.n	800961e <__lshift+0xbe>
 80095c6:	f1c9 0e20 	rsb	lr, r9, #32
 80095ca:	468a      	mov	sl, r1
 80095cc:	2200      	movs	r2, #0
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	fa00 f009 	lsl.w	r0, r0, r9
 80095d4:	4310      	orrs	r0, r2
 80095d6:	f84a 0b04 	str.w	r0, [sl], #4
 80095da:	f853 2b04 	ldr.w	r2, [r3], #4
 80095de:	459c      	cmp	ip, r3
 80095e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80095e4:	d8f3      	bhi.n	80095ce <__lshift+0x6e>
 80095e6:	ebac 0304 	sub.w	r3, ip, r4
 80095ea:	3b15      	subs	r3, #21
 80095ec:	f023 0303 	bic.w	r3, r3, #3
 80095f0:	3304      	adds	r3, #4
 80095f2:	f104 0015 	add.w	r0, r4, #21
 80095f6:	4584      	cmp	ip, r0
 80095f8:	bf38      	it	cc
 80095fa:	2304      	movcc	r3, #4
 80095fc:	50ca      	str	r2, [r1, r3]
 80095fe:	b10a      	cbz	r2, 8009604 <__lshift+0xa4>
 8009600:	f108 0602 	add.w	r6, r8, #2
 8009604:	3e01      	subs	r6, #1
 8009606:	4638      	mov	r0, r7
 8009608:	612e      	str	r6, [r5, #16]
 800960a:	4621      	mov	r1, r4
 800960c:	f7ff fd90 	bl	8009130 <_Bfree>
 8009610:	4628      	mov	r0, r5
 8009612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009616:	f842 0f04 	str.w	r0, [r2, #4]!
 800961a:	3301      	adds	r3, #1
 800961c:	e7c5      	b.n	80095aa <__lshift+0x4a>
 800961e:	3904      	subs	r1, #4
 8009620:	f853 2b04 	ldr.w	r2, [r3], #4
 8009624:	f841 2f04 	str.w	r2, [r1, #4]!
 8009628:	459c      	cmp	ip, r3
 800962a:	d8f9      	bhi.n	8009620 <__lshift+0xc0>
 800962c:	e7ea      	b.n	8009604 <__lshift+0xa4>
 800962e:	bf00      	nop
 8009630:	0800a24c 	.word	0x0800a24c
 8009634:	0800a2d4 	.word	0x0800a2d4

08009638 <__mcmp>:
 8009638:	690a      	ldr	r2, [r1, #16]
 800963a:	4603      	mov	r3, r0
 800963c:	6900      	ldr	r0, [r0, #16]
 800963e:	1a80      	subs	r0, r0, r2
 8009640:	b530      	push	{r4, r5, lr}
 8009642:	d10e      	bne.n	8009662 <__mcmp+0x2a>
 8009644:	3314      	adds	r3, #20
 8009646:	3114      	adds	r1, #20
 8009648:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800964c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009650:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009654:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009658:	4295      	cmp	r5, r2
 800965a:	d003      	beq.n	8009664 <__mcmp+0x2c>
 800965c:	d205      	bcs.n	800966a <__mcmp+0x32>
 800965e:	f04f 30ff 	mov.w	r0, #4294967295
 8009662:	bd30      	pop	{r4, r5, pc}
 8009664:	42a3      	cmp	r3, r4
 8009666:	d3f3      	bcc.n	8009650 <__mcmp+0x18>
 8009668:	e7fb      	b.n	8009662 <__mcmp+0x2a>
 800966a:	2001      	movs	r0, #1
 800966c:	e7f9      	b.n	8009662 <__mcmp+0x2a>
	...

08009670 <__mdiff>:
 8009670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009674:	4689      	mov	r9, r1
 8009676:	4606      	mov	r6, r0
 8009678:	4611      	mov	r1, r2
 800967a:	4648      	mov	r0, r9
 800967c:	4614      	mov	r4, r2
 800967e:	f7ff ffdb 	bl	8009638 <__mcmp>
 8009682:	1e05      	subs	r5, r0, #0
 8009684:	d112      	bne.n	80096ac <__mdiff+0x3c>
 8009686:	4629      	mov	r1, r5
 8009688:	4630      	mov	r0, r6
 800968a:	f7ff fd11 	bl	80090b0 <_Balloc>
 800968e:	4602      	mov	r2, r0
 8009690:	b928      	cbnz	r0, 800969e <__mdiff+0x2e>
 8009692:	4b3f      	ldr	r3, [pc, #252]	@ (8009790 <__mdiff+0x120>)
 8009694:	f240 2137 	movw	r1, #567	@ 0x237
 8009698:	483e      	ldr	r0, [pc, #248]	@ (8009794 <__mdiff+0x124>)
 800969a:	f000 f9f3 	bl	8009a84 <__assert_func>
 800969e:	2301      	movs	r3, #1
 80096a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096a4:	4610      	mov	r0, r2
 80096a6:	b003      	add	sp, #12
 80096a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ac:	bfbc      	itt	lt
 80096ae:	464b      	movlt	r3, r9
 80096b0:	46a1      	movlt	r9, r4
 80096b2:	4630      	mov	r0, r6
 80096b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80096b8:	bfba      	itte	lt
 80096ba:	461c      	movlt	r4, r3
 80096bc:	2501      	movlt	r5, #1
 80096be:	2500      	movge	r5, #0
 80096c0:	f7ff fcf6 	bl	80090b0 <_Balloc>
 80096c4:	4602      	mov	r2, r0
 80096c6:	b918      	cbnz	r0, 80096d0 <__mdiff+0x60>
 80096c8:	4b31      	ldr	r3, [pc, #196]	@ (8009790 <__mdiff+0x120>)
 80096ca:	f240 2145 	movw	r1, #581	@ 0x245
 80096ce:	e7e3      	b.n	8009698 <__mdiff+0x28>
 80096d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80096d4:	6926      	ldr	r6, [r4, #16]
 80096d6:	60c5      	str	r5, [r0, #12]
 80096d8:	f109 0310 	add.w	r3, r9, #16
 80096dc:	f109 0514 	add.w	r5, r9, #20
 80096e0:	f104 0e14 	add.w	lr, r4, #20
 80096e4:	f100 0b14 	add.w	fp, r0, #20
 80096e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80096f0:	9301      	str	r3, [sp, #4]
 80096f2:	46d9      	mov	r9, fp
 80096f4:	f04f 0c00 	mov.w	ip, #0
 80096f8:	9b01      	ldr	r3, [sp, #4]
 80096fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009702:	9301      	str	r3, [sp, #4]
 8009704:	fa1f f38a 	uxth.w	r3, sl
 8009708:	4619      	mov	r1, r3
 800970a:	b283      	uxth	r3, r0
 800970c:	1acb      	subs	r3, r1, r3
 800970e:	0c00      	lsrs	r0, r0, #16
 8009710:	4463      	add	r3, ip
 8009712:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009716:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800971a:	b29b      	uxth	r3, r3
 800971c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009720:	4576      	cmp	r6, lr
 8009722:	f849 3b04 	str.w	r3, [r9], #4
 8009726:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800972a:	d8e5      	bhi.n	80096f8 <__mdiff+0x88>
 800972c:	1b33      	subs	r3, r6, r4
 800972e:	3b15      	subs	r3, #21
 8009730:	f023 0303 	bic.w	r3, r3, #3
 8009734:	3415      	adds	r4, #21
 8009736:	3304      	adds	r3, #4
 8009738:	42a6      	cmp	r6, r4
 800973a:	bf38      	it	cc
 800973c:	2304      	movcc	r3, #4
 800973e:	441d      	add	r5, r3
 8009740:	445b      	add	r3, fp
 8009742:	461e      	mov	r6, r3
 8009744:	462c      	mov	r4, r5
 8009746:	4544      	cmp	r4, r8
 8009748:	d30e      	bcc.n	8009768 <__mdiff+0xf8>
 800974a:	f108 0103 	add.w	r1, r8, #3
 800974e:	1b49      	subs	r1, r1, r5
 8009750:	f021 0103 	bic.w	r1, r1, #3
 8009754:	3d03      	subs	r5, #3
 8009756:	45a8      	cmp	r8, r5
 8009758:	bf38      	it	cc
 800975a:	2100      	movcc	r1, #0
 800975c:	440b      	add	r3, r1
 800975e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009762:	b191      	cbz	r1, 800978a <__mdiff+0x11a>
 8009764:	6117      	str	r7, [r2, #16]
 8009766:	e79d      	b.n	80096a4 <__mdiff+0x34>
 8009768:	f854 1b04 	ldr.w	r1, [r4], #4
 800976c:	46e6      	mov	lr, ip
 800976e:	0c08      	lsrs	r0, r1, #16
 8009770:	fa1c fc81 	uxtah	ip, ip, r1
 8009774:	4471      	add	r1, lr
 8009776:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800977a:	b289      	uxth	r1, r1
 800977c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009780:	f846 1b04 	str.w	r1, [r6], #4
 8009784:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009788:	e7dd      	b.n	8009746 <__mdiff+0xd6>
 800978a:	3f01      	subs	r7, #1
 800978c:	e7e7      	b.n	800975e <__mdiff+0xee>
 800978e:	bf00      	nop
 8009790:	0800a24c 	.word	0x0800a24c
 8009794:	0800a2d4 	.word	0x0800a2d4

08009798 <__ulp>:
 8009798:	b082      	sub	sp, #8
 800979a:	ed8d 0b00 	vstr	d0, [sp]
 800979e:	9a01      	ldr	r2, [sp, #4]
 80097a0:	4b0f      	ldr	r3, [pc, #60]	@ (80097e0 <__ulp+0x48>)
 80097a2:	4013      	ands	r3, r2
 80097a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	dc08      	bgt.n	80097be <__ulp+0x26>
 80097ac:	425b      	negs	r3, r3
 80097ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80097b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80097b6:	da04      	bge.n	80097c2 <__ulp+0x2a>
 80097b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80097bc:	4113      	asrs	r3, r2
 80097be:	2200      	movs	r2, #0
 80097c0:	e008      	b.n	80097d4 <__ulp+0x3c>
 80097c2:	f1a2 0314 	sub.w	r3, r2, #20
 80097c6:	2b1e      	cmp	r3, #30
 80097c8:	bfda      	itte	le
 80097ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80097ce:	40da      	lsrle	r2, r3
 80097d0:	2201      	movgt	r2, #1
 80097d2:	2300      	movs	r3, #0
 80097d4:	4619      	mov	r1, r3
 80097d6:	4610      	mov	r0, r2
 80097d8:	ec41 0b10 	vmov	d0, r0, r1
 80097dc:	b002      	add	sp, #8
 80097de:	4770      	bx	lr
 80097e0:	7ff00000 	.word	0x7ff00000

080097e4 <__b2d>:
 80097e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097e8:	6906      	ldr	r6, [r0, #16]
 80097ea:	f100 0814 	add.w	r8, r0, #20
 80097ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80097f2:	1f37      	subs	r7, r6, #4
 80097f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80097f8:	4610      	mov	r0, r2
 80097fa:	f7ff fd4b 	bl	8009294 <__hi0bits>
 80097fe:	f1c0 0320 	rsb	r3, r0, #32
 8009802:	280a      	cmp	r0, #10
 8009804:	600b      	str	r3, [r1, #0]
 8009806:	491b      	ldr	r1, [pc, #108]	@ (8009874 <__b2d+0x90>)
 8009808:	dc15      	bgt.n	8009836 <__b2d+0x52>
 800980a:	f1c0 0c0b 	rsb	ip, r0, #11
 800980e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009812:	45b8      	cmp	r8, r7
 8009814:	ea43 0501 	orr.w	r5, r3, r1
 8009818:	bf34      	ite	cc
 800981a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800981e:	2300      	movcs	r3, #0
 8009820:	3015      	adds	r0, #21
 8009822:	fa02 f000 	lsl.w	r0, r2, r0
 8009826:	fa23 f30c 	lsr.w	r3, r3, ip
 800982a:	4303      	orrs	r3, r0
 800982c:	461c      	mov	r4, r3
 800982e:	ec45 4b10 	vmov	d0, r4, r5
 8009832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009836:	45b8      	cmp	r8, r7
 8009838:	bf3a      	itte	cc
 800983a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800983e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009842:	2300      	movcs	r3, #0
 8009844:	380b      	subs	r0, #11
 8009846:	d012      	beq.n	800986e <__b2d+0x8a>
 8009848:	f1c0 0120 	rsb	r1, r0, #32
 800984c:	fa23 f401 	lsr.w	r4, r3, r1
 8009850:	4082      	lsls	r2, r0
 8009852:	4322      	orrs	r2, r4
 8009854:	4547      	cmp	r7, r8
 8009856:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800985a:	bf8c      	ite	hi
 800985c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009860:	2200      	movls	r2, #0
 8009862:	4083      	lsls	r3, r0
 8009864:	40ca      	lsrs	r2, r1
 8009866:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800986a:	4313      	orrs	r3, r2
 800986c:	e7de      	b.n	800982c <__b2d+0x48>
 800986e:	ea42 0501 	orr.w	r5, r2, r1
 8009872:	e7db      	b.n	800982c <__b2d+0x48>
 8009874:	3ff00000 	.word	0x3ff00000

08009878 <__d2b>:
 8009878:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800987c:	460f      	mov	r7, r1
 800987e:	2101      	movs	r1, #1
 8009880:	ec59 8b10 	vmov	r8, r9, d0
 8009884:	4616      	mov	r6, r2
 8009886:	f7ff fc13 	bl	80090b0 <_Balloc>
 800988a:	4604      	mov	r4, r0
 800988c:	b930      	cbnz	r0, 800989c <__d2b+0x24>
 800988e:	4602      	mov	r2, r0
 8009890:	4b23      	ldr	r3, [pc, #140]	@ (8009920 <__d2b+0xa8>)
 8009892:	4824      	ldr	r0, [pc, #144]	@ (8009924 <__d2b+0xac>)
 8009894:	f240 310f 	movw	r1, #783	@ 0x30f
 8009898:	f000 f8f4 	bl	8009a84 <__assert_func>
 800989c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80098a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098a4:	b10d      	cbz	r5, 80098aa <__d2b+0x32>
 80098a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098aa:	9301      	str	r3, [sp, #4]
 80098ac:	f1b8 0300 	subs.w	r3, r8, #0
 80098b0:	d023      	beq.n	80098fa <__d2b+0x82>
 80098b2:	4668      	mov	r0, sp
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	f7ff fd0c 	bl	80092d2 <__lo0bits>
 80098ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 80098be:	b1d0      	cbz	r0, 80098f6 <__d2b+0x7e>
 80098c0:	f1c0 0320 	rsb	r3, r0, #32
 80098c4:	fa02 f303 	lsl.w	r3, r2, r3
 80098c8:	430b      	orrs	r3, r1
 80098ca:	40c2      	lsrs	r2, r0
 80098cc:	6163      	str	r3, [r4, #20]
 80098ce:	9201      	str	r2, [sp, #4]
 80098d0:	9b01      	ldr	r3, [sp, #4]
 80098d2:	61a3      	str	r3, [r4, #24]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	bf0c      	ite	eq
 80098d8:	2201      	moveq	r2, #1
 80098da:	2202      	movne	r2, #2
 80098dc:	6122      	str	r2, [r4, #16]
 80098de:	b1a5      	cbz	r5, 800990a <__d2b+0x92>
 80098e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80098e4:	4405      	add	r5, r0
 80098e6:	603d      	str	r5, [r7, #0]
 80098e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80098ec:	6030      	str	r0, [r6, #0]
 80098ee:	4620      	mov	r0, r4
 80098f0:	b003      	add	sp, #12
 80098f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098f6:	6161      	str	r1, [r4, #20]
 80098f8:	e7ea      	b.n	80098d0 <__d2b+0x58>
 80098fa:	a801      	add	r0, sp, #4
 80098fc:	f7ff fce9 	bl	80092d2 <__lo0bits>
 8009900:	9b01      	ldr	r3, [sp, #4]
 8009902:	6163      	str	r3, [r4, #20]
 8009904:	3020      	adds	r0, #32
 8009906:	2201      	movs	r2, #1
 8009908:	e7e8      	b.n	80098dc <__d2b+0x64>
 800990a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800990e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009912:	6038      	str	r0, [r7, #0]
 8009914:	6918      	ldr	r0, [r3, #16]
 8009916:	f7ff fcbd 	bl	8009294 <__hi0bits>
 800991a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800991e:	e7e5      	b.n	80098ec <__d2b+0x74>
 8009920:	0800a24c 	.word	0x0800a24c
 8009924:	0800a2d4 	.word	0x0800a2d4

08009928 <__ratio>:
 8009928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800992c:	4688      	mov	r8, r1
 800992e:	4669      	mov	r1, sp
 8009930:	4681      	mov	r9, r0
 8009932:	f7ff ff57 	bl	80097e4 <__b2d>
 8009936:	a901      	add	r1, sp, #4
 8009938:	4640      	mov	r0, r8
 800993a:	ec55 4b10 	vmov	r4, r5, d0
 800993e:	f7ff ff51 	bl	80097e4 <__b2d>
 8009942:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009946:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800994a:	1ad2      	subs	r2, r2, r3
 800994c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8009950:	1a5b      	subs	r3, r3, r1
 8009952:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009956:	ec57 6b10 	vmov	r6, r7, d0
 800995a:	2b00      	cmp	r3, #0
 800995c:	bfd6      	itet	le
 800995e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009962:	462a      	movgt	r2, r5
 8009964:	463a      	movle	r2, r7
 8009966:	46ab      	mov	fp, r5
 8009968:	46a2      	mov	sl, r4
 800996a:	bfce      	itee	gt
 800996c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009970:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8009974:	ee00 3a90 	vmovle	s1, r3
 8009978:	ec4b ab17 	vmov	d7, sl, fp
 800997c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8009980:	b003      	add	sp, #12
 8009982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009986 <__copybits>:
 8009986:	3901      	subs	r1, #1
 8009988:	b570      	push	{r4, r5, r6, lr}
 800998a:	1149      	asrs	r1, r1, #5
 800998c:	6914      	ldr	r4, [r2, #16]
 800998e:	3101      	adds	r1, #1
 8009990:	f102 0314 	add.w	r3, r2, #20
 8009994:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009998:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800999c:	1f05      	subs	r5, r0, #4
 800999e:	42a3      	cmp	r3, r4
 80099a0:	d30c      	bcc.n	80099bc <__copybits+0x36>
 80099a2:	1aa3      	subs	r3, r4, r2
 80099a4:	3b11      	subs	r3, #17
 80099a6:	f023 0303 	bic.w	r3, r3, #3
 80099aa:	3211      	adds	r2, #17
 80099ac:	42a2      	cmp	r2, r4
 80099ae:	bf88      	it	hi
 80099b0:	2300      	movhi	r3, #0
 80099b2:	4418      	add	r0, r3
 80099b4:	2300      	movs	r3, #0
 80099b6:	4288      	cmp	r0, r1
 80099b8:	d305      	bcc.n	80099c6 <__copybits+0x40>
 80099ba:	bd70      	pop	{r4, r5, r6, pc}
 80099bc:	f853 6b04 	ldr.w	r6, [r3], #4
 80099c0:	f845 6f04 	str.w	r6, [r5, #4]!
 80099c4:	e7eb      	b.n	800999e <__copybits+0x18>
 80099c6:	f840 3b04 	str.w	r3, [r0], #4
 80099ca:	e7f4      	b.n	80099b6 <__copybits+0x30>

080099cc <__any_on>:
 80099cc:	f100 0214 	add.w	r2, r0, #20
 80099d0:	6900      	ldr	r0, [r0, #16]
 80099d2:	114b      	asrs	r3, r1, #5
 80099d4:	4298      	cmp	r0, r3
 80099d6:	b510      	push	{r4, lr}
 80099d8:	db11      	blt.n	80099fe <__any_on+0x32>
 80099da:	dd0a      	ble.n	80099f2 <__any_on+0x26>
 80099dc:	f011 011f 	ands.w	r1, r1, #31
 80099e0:	d007      	beq.n	80099f2 <__any_on+0x26>
 80099e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80099e6:	fa24 f001 	lsr.w	r0, r4, r1
 80099ea:	fa00 f101 	lsl.w	r1, r0, r1
 80099ee:	428c      	cmp	r4, r1
 80099f0:	d10b      	bne.n	8009a0a <__any_on+0x3e>
 80099f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d803      	bhi.n	8009a02 <__any_on+0x36>
 80099fa:	2000      	movs	r0, #0
 80099fc:	bd10      	pop	{r4, pc}
 80099fe:	4603      	mov	r3, r0
 8009a00:	e7f7      	b.n	80099f2 <__any_on+0x26>
 8009a02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a06:	2900      	cmp	r1, #0
 8009a08:	d0f5      	beq.n	80099f6 <__any_on+0x2a>
 8009a0a:	2001      	movs	r0, #1
 8009a0c:	e7f6      	b.n	80099fc <__any_on+0x30>

08009a0e <_realloc_r>:
 8009a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a12:	4680      	mov	r8, r0
 8009a14:	4615      	mov	r5, r2
 8009a16:	460c      	mov	r4, r1
 8009a18:	b921      	cbnz	r1, 8009a24 <_realloc_r+0x16>
 8009a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a1e:	4611      	mov	r1, r2
 8009a20:	f7fd bd56 	b.w	80074d0 <_malloc_r>
 8009a24:	b92a      	cbnz	r2, 8009a32 <_realloc_r+0x24>
 8009a26:	f7fd fce7 	bl	80073f8 <_free_r>
 8009a2a:	2400      	movs	r4, #0
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a32:	f000 f861 	bl	8009af8 <_malloc_usable_size_r>
 8009a36:	4285      	cmp	r5, r0
 8009a38:	4606      	mov	r6, r0
 8009a3a:	d802      	bhi.n	8009a42 <_realloc_r+0x34>
 8009a3c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a40:	d8f4      	bhi.n	8009a2c <_realloc_r+0x1e>
 8009a42:	4629      	mov	r1, r5
 8009a44:	4640      	mov	r0, r8
 8009a46:	f7fd fd43 	bl	80074d0 <_malloc_r>
 8009a4a:	4607      	mov	r7, r0
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	d0ec      	beq.n	8009a2a <_realloc_r+0x1c>
 8009a50:	42b5      	cmp	r5, r6
 8009a52:	462a      	mov	r2, r5
 8009a54:	4621      	mov	r1, r4
 8009a56:	bf28      	it	cs
 8009a58:	4632      	movcs	r2, r6
 8009a5a:	f7fe ffc7 	bl	80089ec <memcpy>
 8009a5e:	4621      	mov	r1, r4
 8009a60:	4640      	mov	r0, r8
 8009a62:	f7fd fcc9 	bl	80073f8 <_free_r>
 8009a66:	463c      	mov	r4, r7
 8009a68:	e7e0      	b.n	8009a2c <_realloc_r+0x1e>

08009a6a <__ascii_wctomb>:
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	b141      	cbz	r1, 8009a82 <__ascii_wctomb+0x18>
 8009a70:	2aff      	cmp	r2, #255	@ 0xff
 8009a72:	d904      	bls.n	8009a7e <__ascii_wctomb+0x14>
 8009a74:	228a      	movs	r2, #138	@ 0x8a
 8009a76:	601a      	str	r2, [r3, #0]
 8009a78:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7c:	4770      	bx	lr
 8009a7e:	700a      	strb	r2, [r1, #0]
 8009a80:	2001      	movs	r0, #1
 8009a82:	4770      	bx	lr

08009a84 <__assert_func>:
 8009a84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a86:	4614      	mov	r4, r2
 8009a88:	461a      	mov	r2, r3
 8009a8a:	4b09      	ldr	r3, [pc, #36]	@ (8009ab0 <__assert_func+0x2c>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4605      	mov	r5, r0
 8009a90:	68d8      	ldr	r0, [r3, #12]
 8009a92:	b954      	cbnz	r4, 8009aaa <__assert_func+0x26>
 8009a94:	4b07      	ldr	r3, [pc, #28]	@ (8009ab4 <__assert_func+0x30>)
 8009a96:	461c      	mov	r4, r3
 8009a98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a9c:	9100      	str	r1, [sp, #0]
 8009a9e:	462b      	mov	r3, r5
 8009aa0:	4905      	ldr	r1, [pc, #20]	@ (8009ab8 <__assert_func+0x34>)
 8009aa2:	f000 f831 	bl	8009b08 <fiprintf>
 8009aa6:	f000 f841 	bl	8009b2c <abort>
 8009aaa:	4b04      	ldr	r3, [pc, #16]	@ (8009abc <__assert_func+0x38>)
 8009aac:	e7f4      	b.n	8009a98 <__assert_func+0x14>
 8009aae:	bf00      	nop
 8009ab0:	2400001c 	.word	0x2400001c
 8009ab4:	0800a46b 	.word	0x0800a46b
 8009ab8:	0800a43d 	.word	0x0800a43d
 8009abc:	0800a430 	.word	0x0800a430

08009ac0 <_calloc_r>:
 8009ac0:	b570      	push	{r4, r5, r6, lr}
 8009ac2:	fba1 5402 	umull	r5, r4, r1, r2
 8009ac6:	b93c      	cbnz	r4, 8009ad8 <_calloc_r+0x18>
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f7fd fd01 	bl	80074d0 <_malloc_r>
 8009ace:	4606      	mov	r6, r0
 8009ad0:	b928      	cbnz	r0, 8009ade <_calloc_r+0x1e>
 8009ad2:	2600      	movs	r6, #0
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	220c      	movs	r2, #12
 8009ada:	6002      	str	r2, [r0, #0]
 8009adc:	e7f9      	b.n	8009ad2 <_calloc_r+0x12>
 8009ade:	462a      	mov	r2, r5
 8009ae0:	4621      	mov	r1, r4
 8009ae2:	f7fd fc06 	bl	80072f2 <memset>
 8009ae6:	e7f5      	b.n	8009ad4 <_calloc_r+0x14>

08009ae8 <malloc>:
 8009ae8:	4b02      	ldr	r3, [pc, #8]	@ (8009af4 <malloc+0xc>)
 8009aea:	4601      	mov	r1, r0
 8009aec:	6818      	ldr	r0, [r3, #0]
 8009aee:	f7fd bcef 	b.w	80074d0 <_malloc_r>
 8009af2:	bf00      	nop
 8009af4:	2400001c 	.word	0x2400001c

08009af8 <_malloc_usable_size_r>:
 8009af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009afc:	1f18      	subs	r0, r3, #4
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	bfbc      	itt	lt
 8009b02:	580b      	ldrlt	r3, [r1, r0]
 8009b04:	18c0      	addlt	r0, r0, r3
 8009b06:	4770      	bx	lr

08009b08 <fiprintf>:
 8009b08:	b40e      	push	{r1, r2, r3}
 8009b0a:	b503      	push	{r0, r1, lr}
 8009b0c:	4601      	mov	r1, r0
 8009b0e:	ab03      	add	r3, sp, #12
 8009b10:	4805      	ldr	r0, [pc, #20]	@ (8009b28 <fiprintf+0x20>)
 8009b12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b16:	6800      	ldr	r0, [r0, #0]
 8009b18:	9301      	str	r3, [sp, #4]
 8009b1a:	f000 f837 	bl	8009b8c <_vfiprintf_r>
 8009b1e:	b002      	add	sp, #8
 8009b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b24:	b003      	add	sp, #12
 8009b26:	4770      	bx	lr
 8009b28:	2400001c 	.word	0x2400001c

08009b2c <abort>:
 8009b2c:	b508      	push	{r3, lr}
 8009b2e:	2006      	movs	r0, #6
 8009b30:	f000 fa00 	bl	8009f34 <raise>
 8009b34:	2001      	movs	r0, #1
 8009b36:	f7f7 f857 	bl	8000be8 <_exit>

08009b3a <__sfputc_r>:
 8009b3a:	6893      	ldr	r3, [r2, #8]
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	b410      	push	{r4}
 8009b42:	6093      	str	r3, [r2, #8]
 8009b44:	da08      	bge.n	8009b58 <__sfputc_r+0x1e>
 8009b46:	6994      	ldr	r4, [r2, #24]
 8009b48:	42a3      	cmp	r3, r4
 8009b4a:	db01      	blt.n	8009b50 <__sfputc_r+0x16>
 8009b4c:	290a      	cmp	r1, #10
 8009b4e:	d103      	bne.n	8009b58 <__sfputc_r+0x1e>
 8009b50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b54:	f000 b932 	b.w	8009dbc <__swbuf_r>
 8009b58:	6813      	ldr	r3, [r2, #0]
 8009b5a:	1c58      	adds	r0, r3, #1
 8009b5c:	6010      	str	r0, [r2, #0]
 8009b5e:	7019      	strb	r1, [r3, #0]
 8009b60:	4608      	mov	r0, r1
 8009b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <__sfputs_r>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	4606      	mov	r6, r0
 8009b6c:	460f      	mov	r7, r1
 8009b6e:	4614      	mov	r4, r2
 8009b70:	18d5      	adds	r5, r2, r3
 8009b72:	42ac      	cmp	r4, r5
 8009b74:	d101      	bne.n	8009b7a <__sfputs_r+0x12>
 8009b76:	2000      	movs	r0, #0
 8009b78:	e007      	b.n	8009b8a <__sfputs_r+0x22>
 8009b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7e:	463a      	mov	r2, r7
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff ffda 	bl	8009b3a <__sfputc_r>
 8009b86:	1c43      	adds	r3, r0, #1
 8009b88:	d1f3      	bne.n	8009b72 <__sfputs_r+0xa>
 8009b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b8c <_vfiprintf_r>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	460d      	mov	r5, r1
 8009b92:	b09d      	sub	sp, #116	@ 0x74
 8009b94:	4614      	mov	r4, r2
 8009b96:	4698      	mov	r8, r3
 8009b98:	4606      	mov	r6, r0
 8009b9a:	b118      	cbz	r0, 8009ba4 <_vfiprintf_r+0x18>
 8009b9c:	6a03      	ldr	r3, [r0, #32]
 8009b9e:	b90b      	cbnz	r3, 8009ba4 <_vfiprintf_r+0x18>
 8009ba0:	f7fd fb0e 	bl	80071c0 <__sinit>
 8009ba4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ba6:	07d9      	lsls	r1, r3, #31
 8009ba8:	d405      	bmi.n	8009bb6 <_vfiprintf_r+0x2a>
 8009baa:	89ab      	ldrh	r3, [r5, #12]
 8009bac:	059a      	lsls	r2, r3, #22
 8009bae:	d402      	bmi.n	8009bb6 <_vfiprintf_r+0x2a>
 8009bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bb2:	f7fd fc18 	bl	80073e6 <__retarget_lock_acquire_recursive>
 8009bb6:	89ab      	ldrh	r3, [r5, #12]
 8009bb8:	071b      	lsls	r3, r3, #28
 8009bba:	d501      	bpl.n	8009bc0 <_vfiprintf_r+0x34>
 8009bbc:	692b      	ldr	r3, [r5, #16]
 8009bbe:	b99b      	cbnz	r3, 8009be8 <_vfiprintf_r+0x5c>
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	f000 f938 	bl	8009e38 <__swsetup_r>
 8009bc8:	b170      	cbz	r0, 8009be8 <_vfiprintf_r+0x5c>
 8009bca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bcc:	07dc      	lsls	r4, r3, #31
 8009bce:	d504      	bpl.n	8009bda <_vfiprintf_r+0x4e>
 8009bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd4:	b01d      	add	sp, #116	@ 0x74
 8009bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bda:	89ab      	ldrh	r3, [r5, #12]
 8009bdc:	0598      	lsls	r0, r3, #22
 8009bde:	d4f7      	bmi.n	8009bd0 <_vfiprintf_r+0x44>
 8009be0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009be2:	f7fd fc01 	bl	80073e8 <__retarget_lock_release_recursive>
 8009be6:	e7f3      	b.n	8009bd0 <_vfiprintf_r+0x44>
 8009be8:	2300      	movs	r3, #0
 8009bea:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bec:	2320      	movs	r3, #32
 8009bee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bf2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bf6:	2330      	movs	r3, #48	@ 0x30
 8009bf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009da8 <_vfiprintf_r+0x21c>
 8009bfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c00:	f04f 0901 	mov.w	r9, #1
 8009c04:	4623      	mov	r3, r4
 8009c06:	469a      	mov	sl, r3
 8009c08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c0c:	b10a      	cbz	r2, 8009c12 <_vfiprintf_r+0x86>
 8009c0e:	2a25      	cmp	r2, #37	@ 0x25
 8009c10:	d1f9      	bne.n	8009c06 <_vfiprintf_r+0x7a>
 8009c12:	ebba 0b04 	subs.w	fp, sl, r4
 8009c16:	d00b      	beq.n	8009c30 <_vfiprintf_r+0xa4>
 8009c18:	465b      	mov	r3, fp
 8009c1a:	4622      	mov	r2, r4
 8009c1c:	4629      	mov	r1, r5
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f7ff ffa2 	bl	8009b68 <__sfputs_r>
 8009c24:	3001      	adds	r0, #1
 8009c26:	f000 80a7 	beq.w	8009d78 <_vfiprintf_r+0x1ec>
 8009c2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c2c:	445a      	add	r2, fp
 8009c2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c30:	f89a 3000 	ldrb.w	r3, [sl]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	f000 809f 	beq.w	8009d78 <_vfiprintf_r+0x1ec>
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c44:	f10a 0a01 	add.w	sl, sl, #1
 8009c48:	9304      	str	r3, [sp, #16]
 8009c4a:	9307      	str	r3, [sp, #28]
 8009c4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c50:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c52:	4654      	mov	r4, sl
 8009c54:	2205      	movs	r2, #5
 8009c56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c5a:	4853      	ldr	r0, [pc, #332]	@ (8009da8 <_vfiprintf_r+0x21c>)
 8009c5c:	f7f6 fb40 	bl	80002e0 <memchr>
 8009c60:	9a04      	ldr	r2, [sp, #16]
 8009c62:	b9d8      	cbnz	r0, 8009c9c <_vfiprintf_r+0x110>
 8009c64:	06d1      	lsls	r1, r2, #27
 8009c66:	bf44      	itt	mi
 8009c68:	2320      	movmi	r3, #32
 8009c6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c6e:	0713      	lsls	r3, r2, #28
 8009c70:	bf44      	itt	mi
 8009c72:	232b      	movmi	r3, #43	@ 0x2b
 8009c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c78:	f89a 3000 	ldrb.w	r3, [sl]
 8009c7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c7e:	d015      	beq.n	8009cac <_vfiprintf_r+0x120>
 8009c80:	9a07      	ldr	r2, [sp, #28]
 8009c82:	4654      	mov	r4, sl
 8009c84:	2000      	movs	r0, #0
 8009c86:	f04f 0c0a 	mov.w	ip, #10
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c90:	3b30      	subs	r3, #48	@ 0x30
 8009c92:	2b09      	cmp	r3, #9
 8009c94:	d94b      	bls.n	8009d2e <_vfiprintf_r+0x1a2>
 8009c96:	b1b0      	cbz	r0, 8009cc6 <_vfiprintf_r+0x13a>
 8009c98:	9207      	str	r2, [sp, #28]
 8009c9a:	e014      	b.n	8009cc6 <_vfiprintf_r+0x13a>
 8009c9c:	eba0 0308 	sub.w	r3, r0, r8
 8009ca0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	9304      	str	r3, [sp, #16]
 8009ca8:	46a2      	mov	sl, r4
 8009caa:	e7d2      	b.n	8009c52 <_vfiprintf_r+0xc6>
 8009cac:	9b03      	ldr	r3, [sp, #12]
 8009cae:	1d19      	adds	r1, r3, #4
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	9103      	str	r1, [sp, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	bfbb      	ittet	lt
 8009cb8:	425b      	neglt	r3, r3
 8009cba:	f042 0202 	orrlt.w	r2, r2, #2
 8009cbe:	9307      	strge	r3, [sp, #28]
 8009cc0:	9307      	strlt	r3, [sp, #28]
 8009cc2:	bfb8      	it	lt
 8009cc4:	9204      	strlt	r2, [sp, #16]
 8009cc6:	7823      	ldrb	r3, [r4, #0]
 8009cc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cca:	d10a      	bne.n	8009ce2 <_vfiprintf_r+0x156>
 8009ccc:	7863      	ldrb	r3, [r4, #1]
 8009cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd0:	d132      	bne.n	8009d38 <_vfiprintf_r+0x1ac>
 8009cd2:	9b03      	ldr	r3, [sp, #12]
 8009cd4:	1d1a      	adds	r2, r3, #4
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	9203      	str	r2, [sp, #12]
 8009cda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cde:	3402      	adds	r4, #2
 8009ce0:	9305      	str	r3, [sp, #20]
 8009ce2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009db8 <_vfiprintf_r+0x22c>
 8009ce6:	7821      	ldrb	r1, [r4, #0]
 8009ce8:	2203      	movs	r2, #3
 8009cea:	4650      	mov	r0, sl
 8009cec:	f7f6 faf8 	bl	80002e0 <memchr>
 8009cf0:	b138      	cbz	r0, 8009d02 <_vfiprintf_r+0x176>
 8009cf2:	9b04      	ldr	r3, [sp, #16]
 8009cf4:	eba0 000a 	sub.w	r0, r0, sl
 8009cf8:	2240      	movs	r2, #64	@ 0x40
 8009cfa:	4082      	lsls	r2, r0
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	3401      	adds	r4, #1
 8009d00:	9304      	str	r3, [sp, #16]
 8009d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d06:	4829      	ldr	r0, [pc, #164]	@ (8009dac <_vfiprintf_r+0x220>)
 8009d08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d0c:	2206      	movs	r2, #6
 8009d0e:	f7f6 fae7 	bl	80002e0 <memchr>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	d03f      	beq.n	8009d96 <_vfiprintf_r+0x20a>
 8009d16:	4b26      	ldr	r3, [pc, #152]	@ (8009db0 <_vfiprintf_r+0x224>)
 8009d18:	bb1b      	cbnz	r3, 8009d62 <_vfiprintf_r+0x1d6>
 8009d1a:	9b03      	ldr	r3, [sp, #12]
 8009d1c:	3307      	adds	r3, #7
 8009d1e:	f023 0307 	bic.w	r3, r3, #7
 8009d22:	3308      	adds	r3, #8
 8009d24:	9303      	str	r3, [sp, #12]
 8009d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d28:	443b      	add	r3, r7
 8009d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d2c:	e76a      	b.n	8009c04 <_vfiprintf_r+0x78>
 8009d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d32:	460c      	mov	r4, r1
 8009d34:	2001      	movs	r0, #1
 8009d36:	e7a8      	b.n	8009c8a <_vfiprintf_r+0xfe>
 8009d38:	2300      	movs	r3, #0
 8009d3a:	3401      	adds	r4, #1
 8009d3c:	9305      	str	r3, [sp, #20]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	f04f 0c0a 	mov.w	ip, #10
 8009d44:	4620      	mov	r0, r4
 8009d46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d4a:	3a30      	subs	r2, #48	@ 0x30
 8009d4c:	2a09      	cmp	r2, #9
 8009d4e:	d903      	bls.n	8009d58 <_vfiprintf_r+0x1cc>
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d0c6      	beq.n	8009ce2 <_vfiprintf_r+0x156>
 8009d54:	9105      	str	r1, [sp, #20]
 8009d56:	e7c4      	b.n	8009ce2 <_vfiprintf_r+0x156>
 8009d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d5c:	4604      	mov	r4, r0
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e7f0      	b.n	8009d44 <_vfiprintf_r+0x1b8>
 8009d62:	ab03      	add	r3, sp, #12
 8009d64:	9300      	str	r3, [sp, #0]
 8009d66:	462a      	mov	r2, r5
 8009d68:	4b12      	ldr	r3, [pc, #72]	@ (8009db4 <_vfiprintf_r+0x228>)
 8009d6a:	a904      	add	r1, sp, #16
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	f3af 8000 	nop.w
 8009d72:	4607      	mov	r7, r0
 8009d74:	1c78      	adds	r0, r7, #1
 8009d76:	d1d6      	bne.n	8009d26 <_vfiprintf_r+0x19a>
 8009d78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d7a:	07d9      	lsls	r1, r3, #31
 8009d7c:	d405      	bmi.n	8009d8a <_vfiprintf_r+0x1fe>
 8009d7e:	89ab      	ldrh	r3, [r5, #12]
 8009d80:	059a      	lsls	r2, r3, #22
 8009d82:	d402      	bmi.n	8009d8a <_vfiprintf_r+0x1fe>
 8009d84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d86:	f7fd fb2f 	bl	80073e8 <__retarget_lock_release_recursive>
 8009d8a:	89ab      	ldrh	r3, [r5, #12]
 8009d8c:	065b      	lsls	r3, r3, #25
 8009d8e:	f53f af1f 	bmi.w	8009bd0 <_vfiprintf_r+0x44>
 8009d92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d94:	e71e      	b.n	8009bd4 <_vfiprintf_r+0x48>
 8009d96:	ab03      	add	r3, sp, #12
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	462a      	mov	r2, r5
 8009d9c:	4b05      	ldr	r3, [pc, #20]	@ (8009db4 <_vfiprintf_r+0x228>)
 8009d9e:	a904      	add	r1, sp, #16
 8009da0:	4630      	mov	r0, r6
 8009da2:	f7fe fc1b 	bl	80085dc <_printf_i>
 8009da6:	e7e4      	b.n	8009d72 <_vfiprintf_r+0x1e6>
 8009da8:	0800a211 	.word	0x0800a211
 8009dac:	0800a21b 	.word	0x0800a21b
 8009db0:	00000000 	.word	0x00000000
 8009db4:	08009b69 	.word	0x08009b69
 8009db8:	0800a217 	.word	0x0800a217

08009dbc <__swbuf_r>:
 8009dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dbe:	460e      	mov	r6, r1
 8009dc0:	4614      	mov	r4, r2
 8009dc2:	4605      	mov	r5, r0
 8009dc4:	b118      	cbz	r0, 8009dce <__swbuf_r+0x12>
 8009dc6:	6a03      	ldr	r3, [r0, #32]
 8009dc8:	b90b      	cbnz	r3, 8009dce <__swbuf_r+0x12>
 8009dca:	f7fd f9f9 	bl	80071c0 <__sinit>
 8009dce:	69a3      	ldr	r3, [r4, #24]
 8009dd0:	60a3      	str	r3, [r4, #8]
 8009dd2:	89a3      	ldrh	r3, [r4, #12]
 8009dd4:	071a      	lsls	r2, r3, #28
 8009dd6:	d501      	bpl.n	8009ddc <__swbuf_r+0x20>
 8009dd8:	6923      	ldr	r3, [r4, #16]
 8009dda:	b943      	cbnz	r3, 8009dee <__swbuf_r+0x32>
 8009ddc:	4621      	mov	r1, r4
 8009dde:	4628      	mov	r0, r5
 8009de0:	f000 f82a 	bl	8009e38 <__swsetup_r>
 8009de4:	b118      	cbz	r0, 8009dee <__swbuf_r+0x32>
 8009de6:	f04f 37ff 	mov.w	r7, #4294967295
 8009dea:	4638      	mov	r0, r7
 8009dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dee:	6823      	ldr	r3, [r4, #0]
 8009df0:	6922      	ldr	r2, [r4, #16]
 8009df2:	1a98      	subs	r0, r3, r2
 8009df4:	6963      	ldr	r3, [r4, #20]
 8009df6:	b2f6      	uxtb	r6, r6
 8009df8:	4283      	cmp	r3, r0
 8009dfa:	4637      	mov	r7, r6
 8009dfc:	dc05      	bgt.n	8009e0a <__swbuf_r+0x4e>
 8009dfe:	4621      	mov	r1, r4
 8009e00:	4628      	mov	r0, r5
 8009e02:	f7fe fd8f 	bl	8008924 <_fflush_r>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d1ed      	bne.n	8009de6 <__swbuf_r+0x2a>
 8009e0a:	68a3      	ldr	r3, [r4, #8]
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	60a3      	str	r3, [r4, #8]
 8009e10:	6823      	ldr	r3, [r4, #0]
 8009e12:	1c5a      	adds	r2, r3, #1
 8009e14:	6022      	str	r2, [r4, #0]
 8009e16:	701e      	strb	r6, [r3, #0]
 8009e18:	6962      	ldr	r2, [r4, #20]
 8009e1a:	1c43      	adds	r3, r0, #1
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d004      	beq.n	8009e2a <__swbuf_r+0x6e>
 8009e20:	89a3      	ldrh	r3, [r4, #12]
 8009e22:	07db      	lsls	r3, r3, #31
 8009e24:	d5e1      	bpl.n	8009dea <__swbuf_r+0x2e>
 8009e26:	2e0a      	cmp	r6, #10
 8009e28:	d1df      	bne.n	8009dea <__swbuf_r+0x2e>
 8009e2a:	4621      	mov	r1, r4
 8009e2c:	4628      	mov	r0, r5
 8009e2e:	f7fe fd79 	bl	8008924 <_fflush_r>
 8009e32:	2800      	cmp	r0, #0
 8009e34:	d0d9      	beq.n	8009dea <__swbuf_r+0x2e>
 8009e36:	e7d6      	b.n	8009de6 <__swbuf_r+0x2a>

08009e38 <__swsetup_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	4b29      	ldr	r3, [pc, #164]	@ (8009ee0 <__swsetup_r+0xa8>)
 8009e3c:	4605      	mov	r5, r0
 8009e3e:	6818      	ldr	r0, [r3, #0]
 8009e40:	460c      	mov	r4, r1
 8009e42:	b118      	cbz	r0, 8009e4c <__swsetup_r+0x14>
 8009e44:	6a03      	ldr	r3, [r0, #32]
 8009e46:	b90b      	cbnz	r3, 8009e4c <__swsetup_r+0x14>
 8009e48:	f7fd f9ba 	bl	80071c0 <__sinit>
 8009e4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e50:	0719      	lsls	r1, r3, #28
 8009e52:	d422      	bmi.n	8009e9a <__swsetup_r+0x62>
 8009e54:	06da      	lsls	r2, r3, #27
 8009e56:	d407      	bmi.n	8009e68 <__swsetup_r+0x30>
 8009e58:	2209      	movs	r2, #9
 8009e5a:	602a      	str	r2, [r5, #0]
 8009e5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e60:	81a3      	strh	r3, [r4, #12]
 8009e62:	f04f 30ff 	mov.w	r0, #4294967295
 8009e66:	e033      	b.n	8009ed0 <__swsetup_r+0x98>
 8009e68:	0758      	lsls	r0, r3, #29
 8009e6a:	d512      	bpl.n	8009e92 <__swsetup_r+0x5a>
 8009e6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e6e:	b141      	cbz	r1, 8009e82 <__swsetup_r+0x4a>
 8009e70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e74:	4299      	cmp	r1, r3
 8009e76:	d002      	beq.n	8009e7e <__swsetup_r+0x46>
 8009e78:	4628      	mov	r0, r5
 8009e7a:	f7fd fabd 	bl	80073f8 <_free_r>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e82:	89a3      	ldrh	r3, [r4, #12]
 8009e84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e88:	81a3      	strh	r3, [r4, #12]
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	6063      	str	r3, [r4, #4]
 8009e8e:	6923      	ldr	r3, [r4, #16]
 8009e90:	6023      	str	r3, [r4, #0]
 8009e92:	89a3      	ldrh	r3, [r4, #12]
 8009e94:	f043 0308 	orr.w	r3, r3, #8
 8009e98:	81a3      	strh	r3, [r4, #12]
 8009e9a:	6923      	ldr	r3, [r4, #16]
 8009e9c:	b94b      	cbnz	r3, 8009eb2 <__swsetup_r+0x7a>
 8009e9e:	89a3      	ldrh	r3, [r4, #12]
 8009ea0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ea8:	d003      	beq.n	8009eb2 <__swsetup_r+0x7a>
 8009eaa:	4621      	mov	r1, r4
 8009eac:	4628      	mov	r0, r5
 8009eae:	f000 f883 	bl	8009fb8 <__smakebuf_r>
 8009eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eb6:	f013 0201 	ands.w	r2, r3, #1
 8009eba:	d00a      	beq.n	8009ed2 <__swsetup_r+0x9a>
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	60a2      	str	r2, [r4, #8]
 8009ec0:	6962      	ldr	r2, [r4, #20]
 8009ec2:	4252      	negs	r2, r2
 8009ec4:	61a2      	str	r2, [r4, #24]
 8009ec6:	6922      	ldr	r2, [r4, #16]
 8009ec8:	b942      	cbnz	r2, 8009edc <__swsetup_r+0xa4>
 8009eca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ece:	d1c5      	bne.n	8009e5c <__swsetup_r+0x24>
 8009ed0:	bd38      	pop	{r3, r4, r5, pc}
 8009ed2:	0799      	lsls	r1, r3, #30
 8009ed4:	bf58      	it	pl
 8009ed6:	6962      	ldrpl	r2, [r4, #20]
 8009ed8:	60a2      	str	r2, [r4, #8]
 8009eda:	e7f4      	b.n	8009ec6 <__swsetup_r+0x8e>
 8009edc:	2000      	movs	r0, #0
 8009ede:	e7f7      	b.n	8009ed0 <__swsetup_r+0x98>
 8009ee0:	2400001c 	.word	0x2400001c

08009ee4 <_raise_r>:
 8009ee4:	291f      	cmp	r1, #31
 8009ee6:	b538      	push	{r3, r4, r5, lr}
 8009ee8:	4605      	mov	r5, r0
 8009eea:	460c      	mov	r4, r1
 8009eec:	d904      	bls.n	8009ef8 <_raise_r+0x14>
 8009eee:	2316      	movs	r3, #22
 8009ef0:	6003      	str	r3, [r0, #0]
 8009ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef6:	bd38      	pop	{r3, r4, r5, pc}
 8009ef8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009efa:	b112      	cbz	r2, 8009f02 <_raise_r+0x1e>
 8009efc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f00:	b94b      	cbnz	r3, 8009f16 <_raise_r+0x32>
 8009f02:	4628      	mov	r0, r5
 8009f04:	f000 f830 	bl	8009f68 <_getpid_r>
 8009f08:	4622      	mov	r2, r4
 8009f0a:	4601      	mov	r1, r0
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f12:	f000 b817 	b.w	8009f44 <_kill_r>
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d00a      	beq.n	8009f30 <_raise_r+0x4c>
 8009f1a:	1c59      	adds	r1, r3, #1
 8009f1c:	d103      	bne.n	8009f26 <_raise_r+0x42>
 8009f1e:	2316      	movs	r3, #22
 8009f20:	6003      	str	r3, [r0, #0]
 8009f22:	2001      	movs	r0, #1
 8009f24:	e7e7      	b.n	8009ef6 <_raise_r+0x12>
 8009f26:	2100      	movs	r1, #0
 8009f28:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	4798      	blx	r3
 8009f30:	2000      	movs	r0, #0
 8009f32:	e7e0      	b.n	8009ef6 <_raise_r+0x12>

08009f34 <raise>:
 8009f34:	4b02      	ldr	r3, [pc, #8]	@ (8009f40 <raise+0xc>)
 8009f36:	4601      	mov	r1, r0
 8009f38:	6818      	ldr	r0, [r3, #0]
 8009f3a:	f7ff bfd3 	b.w	8009ee4 <_raise_r>
 8009f3e:	bf00      	nop
 8009f40:	2400001c 	.word	0x2400001c

08009f44 <_kill_r>:
 8009f44:	b538      	push	{r3, r4, r5, lr}
 8009f46:	4d07      	ldr	r5, [pc, #28]	@ (8009f64 <_kill_r+0x20>)
 8009f48:	2300      	movs	r3, #0
 8009f4a:	4604      	mov	r4, r0
 8009f4c:	4608      	mov	r0, r1
 8009f4e:	4611      	mov	r1, r2
 8009f50:	602b      	str	r3, [r5, #0]
 8009f52:	f7f6 fe39 	bl	8000bc8 <_kill>
 8009f56:	1c43      	adds	r3, r0, #1
 8009f58:	d102      	bne.n	8009f60 <_kill_r+0x1c>
 8009f5a:	682b      	ldr	r3, [r5, #0]
 8009f5c:	b103      	cbz	r3, 8009f60 <_kill_r+0x1c>
 8009f5e:	6023      	str	r3, [r4, #0]
 8009f60:	bd38      	pop	{r3, r4, r5, pc}
 8009f62:	bf00      	nop
 8009f64:	24000404 	.word	0x24000404

08009f68 <_getpid_r>:
 8009f68:	f7f6 be26 	b.w	8000bb8 <_getpid>

08009f6c <__swhatbuf_r>:
 8009f6c:	b570      	push	{r4, r5, r6, lr}
 8009f6e:	460c      	mov	r4, r1
 8009f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f74:	2900      	cmp	r1, #0
 8009f76:	b096      	sub	sp, #88	@ 0x58
 8009f78:	4615      	mov	r5, r2
 8009f7a:	461e      	mov	r6, r3
 8009f7c:	da0d      	bge.n	8009f9a <__swhatbuf_r+0x2e>
 8009f7e:	89a3      	ldrh	r3, [r4, #12]
 8009f80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f84:	f04f 0100 	mov.w	r1, #0
 8009f88:	bf14      	ite	ne
 8009f8a:	2340      	movne	r3, #64	@ 0x40
 8009f8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f90:	2000      	movs	r0, #0
 8009f92:	6031      	str	r1, [r6, #0]
 8009f94:	602b      	str	r3, [r5, #0]
 8009f96:	b016      	add	sp, #88	@ 0x58
 8009f98:	bd70      	pop	{r4, r5, r6, pc}
 8009f9a:	466a      	mov	r2, sp
 8009f9c:	f000 f848 	bl	800a030 <_fstat_r>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	dbec      	blt.n	8009f7e <__swhatbuf_r+0x12>
 8009fa4:	9901      	ldr	r1, [sp, #4]
 8009fa6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009faa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009fae:	4259      	negs	r1, r3
 8009fb0:	4159      	adcs	r1, r3
 8009fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fb6:	e7eb      	b.n	8009f90 <__swhatbuf_r+0x24>

08009fb8 <__smakebuf_r>:
 8009fb8:	898b      	ldrh	r3, [r1, #12]
 8009fba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fbc:	079d      	lsls	r5, r3, #30
 8009fbe:	4606      	mov	r6, r0
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	d507      	bpl.n	8009fd4 <__smakebuf_r+0x1c>
 8009fc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	6123      	str	r3, [r4, #16]
 8009fcc:	2301      	movs	r3, #1
 8009fce:	6163      	str	r3, [r4, #20]
 8009fd0:	b003      	add	sp, #12
 8009fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd4:	ab01      	add	r3, sp, #4
 8009fd6:	466a      	mov	r2, sp
 8009fd8:	f7ff ffc8 	bl	8009f6c <__swhatbuf_r>
 8009fdc:	9f00      	ldr	r7, [sp, #0]
 8009fde:	4605      	mov	r5, r0
 8009fe0:	4639      	mov	r1, r7
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	f7fd fa74 	bl	80074d0 <_malloc_r>
 8009fe8:	b948      	cbnz	r0, 8009ffe <__smakebuf_r+0x46>
 8009fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fee:	059a      	lsls	r2, r3, #22
 8009ff0:	d4ee      	bmi.n	8009fd0 <__smakebuf_r+0x18>
 8009ff2:	f023 0303 	bic.w	r3, r3, #3
 8009ff6:	f043 0302 	orr.w	r3, r3, #2
 8009ffa:	81a3      	strh	r3, [r4, #12]
 8009ffc:	e7e2      	b.n	8009fc4 <__smakebuf_r+0xc>
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	6020      	str	r0, [r4, #0]
 800a002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a006:	81a3      	strh	r3, [r4, #12]
 800a008:	9b01      	ldr	r3, [sp, #4]
 800a00a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a00e:	b15b      	cbz	r3, 800a028 <__smakebuf_r+0x70>
 800a010:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a014:	4630      	mov	r0, r6
 800a016:	f000 f81d 	bl	800a054 <_isatty_r>
 800a01a:	b128      	cbz	r0, 800a028 <__smakebuf_r+0x70>
 800a01c:	89a3      	ldrh	r3, [r4, #12]
 800a01e:	f023 0303 	bic.w	r3, r3, #3
 800a022:	f043 0301 	orr.w	r3, r3, #1
 800a026:	81a3      	strh	r3, [r4, #12]
 800a028:	89a3      	ldrh	r3, [r4, #12]
 800a02a:	431d      	orrs	r5, r3
 800a02c:	81a5      	strh	r5, [r4, #12]
 800a02e:	e7cf      	b.n	8009fd0 <__smakebuf_r+0x18>

0800a030 <_fstat_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4d07      	ldr	r5, [pc, #28]	@ (800a050 <_fstat_r+0x20>)
 800a034:	2300      	movs	r3, #0
 800a036:	4604      	mov	r4, r0
 800a038:	4608      	mov	r0, r1
 800a03a:	4611      	mov	r1, r2
 800a03c:	602b      	str	r3, [r5, #0]
 800a03e:	f7f6 fe23 	bl	8000c88 <_fstat>
 800a042:	1c43      	adds	r3, r0, #1
 800a044:	d102      	bne.n	800a04c <_fstat_r+0x1c>
 800a046:	682b      	ldr	r3, [r5, #0]
 800a048:	b103      	cbz	r3, 800a04c <_fstat_r+0x1c>
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	bd38      	pop	{r3, r4, r5, pc}
 800a04e:	bf00      	nop
 800a050:	24000404 	.word	0x24000404

0800a054 <_isatty_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	4d06      	ldr	r5, [pc, #24]	@ (800a070 <_isatty_r+0x1c>)
 800a058:	2300      	movs	r3, #0
 800a05a:	4604      	mov	r4, r0
 800a05c:	4608      	mov	r0, r1
 800a05e:	602b      	str	r3, [r5, #0]
 800a060:	f7f6 fe22 	bl	8000ca8 <_isatty>
 800a064:	1c43      	adds	r3, r0, #1
 800a066:	d102      	bne.n	800a06e <_isatty_r+0x1a>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	b103      	cbz	r3, 800a06e <_isatty_r+0x1a>
 800a06c:	6023      	str	r3, [r4, #0]
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	24000404 	.word	0x24000404

0800a074 <_init>:
 800a074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a076:	bf00      	nop
 800a078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a07a:	bc08      	pop	{r3}
 800a07c:	469e      	mov	lr, r3
 800a07e:	4770      	bx	lr

0800a080 <_fini>:
 800a080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a082:	bf00      	nop
 800a084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a086:	bc08      	pop	{r3}
 800a088:	469e      	mov	lr, r3
 800a08a:	4770      	bx	lr
