Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 29 14:09:36 2024
| Host         : Srinath running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   338 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     4 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             382 |           86 |
| No           | No                    | Yes                    |             140 |           39 |
| No           | Yes                   | No                     |             468 |          177 |
| Yes          | No                    | No                     |             605 |          119 |
| Yes          | No                    | Yes                    |             100 |           22 |
| Yes          | Yes                   | No                     |             447 |          114 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/sysmul/i[3]_i_2_n_0                                                                                                                                                                              | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/sysmul/i                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSy41/i[4]_i_1__6_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSy31/i[4]_i_1__5_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSy21/i[4]_i_1__4_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSy11/i[4]_i_1__3_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSx14/i[4]_i_1__2_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSx13/i[4]_i_1__1_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSx12/i[4]_i_1__0_n_0                                                                                                                                                                          | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/RSYSx11/i[4]_i_1_n_0                                                                                                                                                                             | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                  | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                  | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                   | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                  | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                     |                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       |                                                                                                                                                                                                                                                     |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                             | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/CSYS/outx3[27]_i_1_n_0                                                                                                                                                                           | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/CSYS/outx1[27]_i_1_n_0                                                                                                                                                                           | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/CSYS/outx4[27]_i_1_n_0                                                                                                                                                                           | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/sys_aes/s1/CSYS/outx2[27]_i_1_n_0                                                                                                                                                                           | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                     |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                     |                6 |             47 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               30 |            149 |         4.97 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               58 |            235 |         4.05 |
|  design_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                                             | design_1_i/myip_mix_imix_0/inst/myip_mix_imix_v1_0_S00_AXI_inst/slv_reg0[0]                                                                                                                                                                         |              160 |            436 |         2.72 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


