// Seed: 4204476109
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  logic [1 : 1 'b0 |  id_4] id_7 = id_2[-1];
  module_0 modCall_1 (
      id_6,
      id_7
  );
  wire [1 : id_4] id_8;
endmodule
