$date
	Sat Nov 29 23:46:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_bit_comp_tb $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
1#
0"
0!
$end
#10
0#
1!
b1 '
1%
#20
1"
b0 '
0%
0#
0!
b1 &
1$
#30
1#
0"
b0 &
0$
#40
0#
1"
b1 &
1$
#50
1#
0"
b1 '
1%
#60
0#
1!
b0 &
0$
#70
1"
b0 '
0%
0#
0!
b1 &
1$
#80
1#
0"
b0 &
0$
#90
0#
1"
b1 &
1$
#100
1#
0"
b0 &
0$
#110
0#
1"
b1 &
1$
#120
1#
0"
b0 &
0$
#130
0#
1"
b1 &
1$
#140
1!
b1 '
1%
0#
0"
b0 &
0$
#150
1#
0!
b1 &
1$
#160
