<stg><name>edgeblock<ap_fixed,ap_uint,ap_fixed,config7></name>


<trans_list>

<trans id="3045" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="17" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="64">
<![CDATA[
:0  %node_attr_1D_mat_0_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="256" op_0_bw="64">
<![CDATA[
:1  %node_attr_1D_mat_0_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="256" op_0_bw="64">
<![CDATA[
:2  %node_attr_1D_mat_0_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="256" op_0_bw="64">
<![CDATA[
:3  %node_attr_1D_mat_1_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="256" op_0_bw="64">
<![CDATA[
:4  %node_attr_1D_mat_1_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="256" op_0_bw="64">
<![CDATA[
:5  %node_attr_1D_mat_1_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="256" op_0_bw="64">
<![CDATA[
:6  %node_attr_1D_mat_2_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="64">
<![CDATA[
:7  %node_attr_1D_mat_2_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="256" op_0_bw="64">
<![CDATA[
:8  %node_attr_1D_mat_2_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="256" op_0_bw="64">
<![CDATA[
:9  %node_attr_1D_mat_3_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="256" op_0_bw="64">
<![CDATA[
:10  %node_attr_1D_mat_3_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="64">
<![CDATA[
:11  %node_attr_1D_mat_3_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="64">
<![CDATA[
:12  %node_attr_1D_mat_4_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="256" op_0_bw="64">
<![CDATA[
:13  %node_attr_1D_mat_4_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="256" op_0_bw="64">
<![CDATA[
:14  %node_attr_1D_mat_4_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="256" op_0_bw="64">
<![CDATA[
:15  %node_attr_1D_mat_5_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="256" op_0_bw="64">
<![CDATA[
:16  %node_attr_1D_mat_5_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="256" op_0_bw="64">
<![CDATA[
:17  %node_attr_1D_mat_5_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="256" op_0_bw="64">
<![CDATA[
:18  %node_attr_1D_mat_6_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="256" op_0_bw="64">
<![CDATA[
:19  %node_attr_1D_mat_6_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="256" op_0_bw="64">
<![CDATA[
:20  %node_attr_1D_mat_6_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="256" op_0_bw="64">
<![CDATA[
:21  %node_attr_1D_mat_7_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="256" op_0_bw="64">
<![CDATA[
:22  %node_attr_1D_mat_7_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="256" op_0_bw="64">
<![CDATA[
:23  %node_attr_1D_mat_7_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="256" op_0_bw="64">
<![CDATA[
:24  %node_attr_1D_mat_8_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="256" op_0_bw="64">
<![CDATA[
:25  %node_attr_1D_mat_8_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="256" op_0_bw="64">
<![CDATA[
:26  %node_attr_1D_mat_8_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="256" op_0_bw="64">
<![CDATA[
:27  %node_attr_1D_mat_9_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="256" op_0_bw="64">
<![CDATA[
:28  %node_attr_1D_mat_9_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="256" op_0_bw="64">
<![CDATA[
:29  %node_attr_1D_mat_9_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="256" op_0_bw="64">
<![CDATA[
:30  %node_attr_1D_mat_10_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="256" op_0_bw="64">
<![CDATA[
:31  %node_attr_1D_mat_10_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="256" op_0_bw="64">
<![CDATA[
:32  %node_attr_1D_mat_10_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="256" op_0_bw="64">
<![CDATA[
:33  %node_attr_1D_mat_11_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="256" op_0_bw="64">
<![CDATA[
:34  %node_attr_1D_mat_11_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="256" op_0_bw="64">
<![CDATA[
:35  %node_attr_1D_mat_11_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="256" op_0_bw="64">
<![CDATA[
:36  %node_attr_1D_mat_12_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="256" op_0_bw="64">
<![CDATA[
:37  %node_attr_1D_mat_12_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="256" op_0_bw="64">
<![CDATA[
:38  %node_attr_1D_mat_12_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="256" op_0_bw="64">
<![CDATA[
:39  %node_attr_1D_mat_13_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="256" op_0_bw="64">
<![CDATA[
:40  %node_attr_1D_mat_13_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="256" op_0_bw="64">
<![CDATA[
:41  %node_attr_1D_mat_13_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="256" op_0_bw="64">
<![CDATA[
:42  %node_attr_1D_mat_14_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="256" op_0_bw="64">
<![CDATA[
:43  %node_attr_1D_mat_14_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="256" op_0_bw="64">
<![CDATA[
:44  %node_attr_1D_mat_14_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="256" op_0_bw="64">
<![CDATA[
:45  %node_attr_1D_mat_15_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="256" op_0_bw="64">
<![CDATA[
:46  %node_attr_1D_mat_15_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="256" op_0_bw="64">
<![CDATA[
:47  %node_attr_1D_mat_15_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %1

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %indvars_iv2201 = phi i3 [ %add_ln437_1, %replicate_loop ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="indvars_iv2201"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_i_0 = phi i7 [ %add_ln437, %replicate_loop ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="j_0_i_0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln437 = icmp eq i7 %j_0_i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln437"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln437_1 = add i3 %indvars_iv2201, 1

]]></Node>
<StgValue><ssdm name="add_ln437_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln437, label %edge_loop_1.preheader, label %replicate_loop

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3">
<![CDATA[
replicate_loop:3  %zext_ln203_2 = zext i3 %indvars_iv2201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:4  %node_attr_1D_0_V_addr = getelementptr [7 x i16]* %node_attr_1D_0_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_0_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:5  %node_attr_1D_0_V_load = load i16* %node_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_0_V_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
replicate_loop:6  %lshr_ln203_s = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_0_i_0, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln203_s"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:9  %node_attr_1D_1_V_addr = getelementptr [7 x i16]* %node_attr_1D_1_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_1_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:10  %node_attr_1D_1_V_load = load i16* %node_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_1_V_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:12  %node_attr_1D_2_V_addr = getelementptr [7 x i16]* %node_attr_1D_2_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_2_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:13  %node_attr_1D_2_V_load = load i16* %node_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_2_V_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:61  %node_attr_1D_3_V_addr = getelementptr [7 x i16]* %node_attr_1D_3_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_3_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:62  %node_attr_1D_3_V_load = load i16* %node_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_3_V_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:63  %node_attr_1D_4_V_addr = getelementptr [7 x i16]* %node_attr_1D_4_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_4_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:64  %node_attr_1D_4_V_load = load i16* %node_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_4_V_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:65  %node_attr_1D_5_V_addr = getelementptr [7 x i16]* %node_attr_1D_5_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_5_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:66  %node_attr_1D_5_V_load = load i16* %node_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_5_V_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:67  %node_attr_1D_6_V_addr = getelementptr [7 x i16]* %node_attr_1D_6_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_6_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:68  %node_attr_1D_6_V_load = load i16* %node_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_6_V_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:69  %node_attr_1D_7_V_addr = getelementptr [7 x i16]* %node_attr_1D_7_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_7_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:70  %node_attr_1D_7_V_load = load i16* %node_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_7_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:71  %node_attr_1D_8_V_addr = getelementptr [7 x i16]* %node_attr_1D_8_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_8_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:72  %node_attr_1D_8_V_load = load i16* %node_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_8_V_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:73  %node_attr_1D_9_V_addr = getelementptr [7 x i16]* %node_attr_1D_9_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_9_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:74  %node_attr_1D_9_V_load = load i16* %node_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_9_V_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:75  %node_attr_1D_10_V_addr = getelementptr [7 x i16]* %node_attr_1D_10_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_10_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:76  %node_attr_1D_10_V_load = load i16* %node_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_10_V_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:77  %node_attr_1D_11_V_addr = getelementptr [7 x i16]* %node_attr_1D_11_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_11_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:78  %node_attr_1D_11_V_load = load i16* %node_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_11_V_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:79  %node_attr_1D_12_V_addr = getelementptr [7 x i16]* %node_attr_1D_12_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_12_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:80  %node_attr_1D_12_V_load = load i16* %node_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_12_V_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:81  %node_attr_1D_13_V_addr = getelementptr [7 x i16]* %node_attr_1D_13_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_13_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:82  %node_attr_1D_13_V_load = load i16* %node_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_13_V_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:83  %node_attr_1D_14_V_addr = getelementptr [7 x i16]* %node_attr_1D_14_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_14_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:84  %node_attr_1D_14_V_load = load i16* %node_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_14_V_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:85  %node_attr_1D_15_V_addr = getelementptr [7 x i16]* %node_attr_1D_15_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_15_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:86  %node_attr_1D_15_V_load = load i16* %node_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_15_V_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:87  %node_attr_1D_16_V_addr = getelementptr [7 x i16]* %node_attr_1D_16_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_16_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:88  %node_attr_1D_16_V_load = load i16* %node_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_16_V_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:89  %node_attr_1D_17_V_addr = getelementptr [7 x i16]* %node_attr_1D_17_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_17_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:90  %node_attr_1D_17_V_load = load i16* %node_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_17_V_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:91  %node_attr_1D_18_V_addr = getelementptr [7 x i16]* %node_attr_1D_18_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_18_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:92  %node_attr_1D_18_V_load = load i16* %node_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_18_V_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:93  %node_attr_1D_19_V_addr = getelementptr [7 x i16]* %node_attr_1D_19_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_19_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:94  %node_attr_1D_19_V_load = load i16* %node_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_19_V_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:95  %node_attr_1D_20_V_addr = getelementptr [7 x i16]* %node_attr_1D_20_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_20_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:96  %node_attr_1D_20_V_load = load i16* %node_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_20_V_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:97  %node_attr_1D_21_V_addr = getelementptr [7 x i16]* %node_attr_1D_21_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_21_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:98  %node_attr_1D_21_V_load = load i16* %node_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_21_V_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:99  %node_attr_1D_22_V_addr = getelementptr [7 x i16]* %node_attr_1D_22_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_22_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:100  %node_attr_1D_22_V_load = load i16* %node_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_22_V_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:101  %node_attr_1D_23_V_addr = getelementptr [7 x i16]* %node_attr_1D_23_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_23_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:102  %node_attr_1D_23_V_load = load i16* %node_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_23_V_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:103  %node_attr_1D_24_V_addr = getelementptr [7 x i16]* %node_attr_1D_24_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_24_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:104  %node_attr_1D_24_V_load = load i16* %node_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_24_V_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:105  %node_attr_1D_25_V_addr = getelementptr [7 x i16]* %node_attr_1D_25_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_25_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:106  %node_attr_1D_25_V_load = load i16* %node_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_25_V_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:107  %node_attr_1D_26_V_addr = getelementptr [7 x i16]* %node_attr_1D_26_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_26_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:108  %node_attr_1D_26_V_load = load i16* %node_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_26_V_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:109  %node_attr_1D_27_V_addr = getelementptr [7 x i16]* %node_attr_1D_27_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_27_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:110  %node_attr_1D_27_V_load = load i16* %node_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_27_V_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:111  %node_attr_1D_28_V_addr = getelementptr [7 x i16]* %node_attr_1D_28_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_28_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:112  %node_attr_1D_28_V_load = load i16* %node_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_28_V_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:113  %node_attr_1D_29_V_addr = getelementptr [7 x i16]* %node_attr_1D_29_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_29_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:114  %node_attr_1D_29_V_load = load i16* %node_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_29_V_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:115  %node_attr_1D_30_V_addr = getelementptr [7 x i16]* %node_attr_1D_30_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_30_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:116  %node_attr_1D_30_V_load = load i16* %node_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_30_V_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:117  %node_attr_1D_31_V_addr = getelementptr [7 x i16]* %node_attr_1D_31_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_31_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:118  %node_attr_1D_31_V_load = load i16* %node_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_31_V_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:119  %node_attr_1D_32_V_addr = getelementptr [7 x i16]* %node_attr_1D_32_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_32_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:120  %node_attr_1D_32_V_load = load i16* %node_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_32_V_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:121  %node_attr_1D_33_V_addr = getelementptr [7 x i16]* %node_attr_1D_33_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_33_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:122  %node_attr_1D_33_V_load = load i16* %node_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_33_V_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:123  %node_attr_1D_34_V_addr = getelementptr [7 x i16]* %node_attr_1D_34_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_34_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:124  %node_attr_1D_34_V_load = load i16* %node_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_34_V_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:125  %node_attr_1D_35_V_addr = getelementptr [7 x i16]* %node_attr_1D_35_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_35_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:126  %node_attr_1D_35_V_load = load i16* %node_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_35_V_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:127  %node_attr_1D_36_V_addr = getelementptr [7 x i16]* %node_attr_1D_36_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_36_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:128  %node_attr_1D_36_V_load = load i16* %node_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_36_V_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:129  %node_attr_1D_37_V_addr = getelementptr [7 x i16]* %node_attr_1D_37_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_37_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:130  %node_attr_1D_37_V_load = load i16* %node_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_37_V_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:131  %node_attr_1D_38_V_addr = getelementptr [7 x i16]* %node_attr_1D_38_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_38_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:132  %node_attr_1D_38_V_load = load i16* %node_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_38_V_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:133  %node_attr_1D_39_V_addr = getelementptr [7 x i16]* %node_attr_1D_39_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_39_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:134  %node_attr_1D_39_V_load = load i16* %node_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_39_V_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:135  %node_attr_1D_40_V_addr = getelementptr [7 x i16]* %node_attr_1D_40_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_40_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:136  %node_attr_1D_40_V_load = load i16* %node_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_40_V_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:137  %node_attr_1D_41_V_addr = getelementptr [7 x i16]* %node_attr_1D_41_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_41_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:138  %node_attr_1D_41_V_load = load i16* %node_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_41_V_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:139  %node_attr_1D_42_V_addr = getelementptr [7 x i16]* %node_attr_1D_42_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_42_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:140  %node_attr_1D_42_V_load = load i16* %node_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_42_V_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:141  %node_attr_1D_43_V_addr = getelementptr [7 x i16]* %node_attr_1D_43_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_43_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:142  %node_attr_1D_43_V_load = load i16* %node_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_43_V_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:143  %node_attr_1D_44_V_addr = getelementptr [7 x i16]* %node_attr_1D_44_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_44_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:144  %node_attr_1D_44_V_load = load i16* %node_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_44_V_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:145  %node_attr_1D_45_V_addr = getelementptr [7 x i16]* %node_attr_1D_45_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_45_V_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:146  %node_attr_1D_45_V_load = load i16* %node_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_45_V_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:149  %node_attr_1D_46_V_addr = getelementptr [7 x i16]* %node_attr_1D_46_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_46_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:150  %node_attr_1D_46_V_load = load i16* %node_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_46_V_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:153  %node_attr_1D_47_V_addr = getelementptr [7 x i16]* %node_attr_1D_47_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="node_attr_1D_47_V_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:154  %node_attr_1D_47_V_load = load i16* %node_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_47_V_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
replicate_loop:202  %add_ln437 = add i7 %j_0_i_0, 16

]]></Node>
<StgValue><ssdm name="add_ln437"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
replicate_loop:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln438"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
replicate_loop:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
replicate_loop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln439"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:5  %node_attr_1D_0_V_load = load i16* %node_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_0_V_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="3">
<![CDATA[
replicate_loop:7  %zext_ln203_3 = zext i3 %lshr_ln203_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:8  %node_attr_1D_mat_0_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_0_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:10  %node_attr_1D_1_V_load = load i16* %node_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_1_V_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:11  %node_attr_1D_mat_0_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_0_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:13  %node_attr_1D_2_V_load = load i16* %node_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_2_V_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:14  %node_attr_1D_mat_0_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_0_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:15  %node_attr_1D_mat_1_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_1_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:16  %node_attr_1D_mat_1_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_1_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:17  %node_attr_1D_mat_1_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_1_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:18  %node_attr_1D_mat_2_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_2_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:19  %node_attr_1D_mat_2_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_2_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:20  %node_attr_1D_mat_2_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_2_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:21  %node_attr_1D_mat_3_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_3_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:22  %node_attr_1D_mat_3_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_3_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:23  %node_attr_1D_mat_3_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_3_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:24  %node_attr_1D_mat_4_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_4_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_addr_2"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:25  %node_attr_1D_mat_4_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_4_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:26  %node_attr_1D_mat_4_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_4_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_addr_2"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:27  %node_attr_1D_mat_5_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_5_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_addr_2"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:28  %node_attr_1D_mat_5_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_5_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:29  %node_attr_1D_mat_5_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_5_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:30  %node_attr_1D_mat_6_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_6_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:31  %node_attr_1D_mat_6_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_6_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:32  %node_attr_1D_mat_6_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_6_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:33  %node_attr_1D_mat_7_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_7_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:34  %node_attr_1D_mat_7_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_7_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:35  %node_attr_1D_mat_7_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_7_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:36  %node_attr_1D_mat_8_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_8_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:37  %node_attr_1D_mat_8_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_8_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:38  %node_attr_1D_mat_8_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_8_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:39  %node_attr_1D_mat_9_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_9_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:40  %node_attr_1D_mat_9_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_9_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:41  %node_attr_1D_mat_9_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_9_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:42  %node_attr_1D_mat_10_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_10_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:43  %node_attr_1D_mat_10_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_10_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:44  %node_attr_1D_mat_10_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_10_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:45  %node_attr_1D_mat_11_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_11_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:46  %node_attr_1D_mat_11_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_11_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:47  %node_attr_1D_mat_11_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_11_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:48  %node_attr_1D_mat_12_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_12_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:49  %node_attr_1D_mat_12_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_12_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:50  %node_attr_1D_mat_12_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_12_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:51  %node_attr_1D_mat_13_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_13_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:52  %node_attr_1D_mat_13_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_13_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:53  %node_attr_1D_mat_13_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_13_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:54  %node_attr_1D_mat_14_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_14_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:55  %node_attr_1D_mat_14_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_14_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:56  %node_attr_1D_mat_14_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_14_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:57  %node_attr_1D_mat_15_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_15_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:58  %node_attr_1D_mat_15_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_15_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:59  %node_attr_1D_mat_15_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_15_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
replicate_loop:60  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str28, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:62  %node_attr_1D_3_V_load = load i16* %node_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_3_V_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:64  %node_attr_1D_4_V_load = load i16* %node_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_4_V_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:66  %node_attr_1D_5_V_load = load i16* %node_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_5_V_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:68  %node_attr_1D_6_V_load = load i16* %node_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_6_V_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:70  %node_attr_1D_7_V_load = load i16* %node_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_7_V_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:72  %node_attr_1D_8_V_load = load i16* %node_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_8_V_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:74  %node_attr_1D_9_V_load = load i16* %node_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_9_V_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:76  %node_attr_1D_10_V_load = load i16* %node_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_10_V_load"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:78  %node_attr_1D_11_V_load = load i16* %node_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_11_V_load"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:80  %node_attr_1D_12_V_load = load i16* %node_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_12_V_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:82  %node_attr_1D_13_V_load = load i16* %node_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_13_V_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:84  %node_attr_1D_14_V_load = load i16* %node_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_14_V_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:86  %node_attr_1D_15_V_load = load i16* %node_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_15_V_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:88  %node_attr_1D_16_V_load = load i16* %node_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_16_V_load"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:90  %node_attr_1D_17_V_load = load i16* %node_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_17_V_load"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:92  %node_attr_1D_18_V_load = load i16* %node_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_18_V_load"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:94  %node_attr_1D_19_V_load = load i16* %node_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_19_V_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:96  %node_attr_1D_20_V_load = load i16* %node_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_20_V_load"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:98  %node_attr_1D_21_V_load = load i16* %node_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_21_V_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:100  %node_attr_1D_22_V_load = load i16* %node_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_22_V_load"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:102  %node_attr_1D_23_V_load = load i16* %node_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_23_V_load"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:104  %node_attr_1D_24_V_load = load i16* %node_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_24_V_load"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:106  %node_attr_1D_25_V_load = load i16* %node_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_25_V_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:108  %node_attr_1D_26_V_load = load i16* %node_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_26_V_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:110  %node_attr_1D_27_V_load = load i16* %node_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_27_V_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:112  %node_attr_1D_28_V_load = load i16* %node_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_28_V_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:114  %node_attr_1D_29_V_load = load i16* %node_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_29_V_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:116  %node_attr_1D_30_V_load = load i16* %node_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_30_V_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:118  %node_attr_1D_31_V_load = load i16* %node_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_31_V_load"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:120  %node_attr_1D_32_V_load = load i16* %node_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_32_V_load"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:122  %node_attr_1D_33_V_load = load i16* %node_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_33_V_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:124  %node_attr_1D_34_V_load = load i16* %node_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_34_V_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:126  %node_attr_1D_35_V_load = load i16* %node_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_35_V_load"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:128  %node_attr_1D_36_V_load = load i16* %node_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_36_V_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:130  %node_attr_1D_37_V_load = load i16* %node_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_37_V_load"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:132  %node_attr_1D_38_V_load = load i16* %node_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_38_V_load"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:134  %node_attr_1D_39_V_load = load i16* %node_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_39_V_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:136  %node_attr_1D_40_V_load = load i16* %node_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_40_V_load"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:138  %node_attr_1D_41_V_load = load i16* %node_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_41_V_load"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:140  %node_attr_1D_42_V_load = load i16* %node_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_42_V_load"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:142  %node_attr_1D_43_V_load = load i16* %node_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_43_V_load"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:144  %node_attr_1D_44_V_load = load i16* %node_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_44_V_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:146  %node_attr_1D_45_V_load = load i16* %node_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_45_V_load"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
replicate_loop:147  %tmp_1 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %node_attr_1D_45_V_load, i16 %node_attr_1D_42_V_load, i16 %node_attr_1D_39_V_load, i16 %node_attr_1D_36_V_load, i16 %node_attr_1D_33_V_load, i16 %node_attr_1D_30_V_load, i16 %node_attr_1D_27_V_load, i16 %node_attr_1D_24_V_load, i16 %node_attr_1D_21_V_load, i16 %node_attr_1D_18_V_load, i16 %node_attr_1D_15_V_load, i16 %node_attr_1D_12_V_load, i16 %node_attr_1D_9_V_load, i16 %node_attr_1D_6_V_load, i16 %node_attr_1D_3_V_load, i16 %node_attr_1D_0_V_load)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:148  store i256 %tmp_1, i256* %node_attr_1D_mat_0_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:150  %node_attr_1D_46_V_load = load i16* %node_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_46_V_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
replicate_loop:151  %tmp_2 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %node_attr_1D_46_V_load, i16 %node_attr_1D_43_V_load, i16 %node_attr_1D_40_V_load, i16 %node_attr_1D_37_V_load, i16 %node_attr_1D_34_V_load, i16 %node_attr_1D_31_V_load, i16 %node_attr_1D_28_V_load, i16 %node_attr_1D_25_V_load, i16 %node_attr_1D_22_V_load, i16 %node_attr_1D_19_V_load, i16 %node_attr_1D_16_V_load, i16 %node_attr_1D_13_V_load, i16 %node_attr_1D_10_V_load, i16 %node_attr_1D_7_V_load, i16 %node_attr_1D_4_V_load, i16 %node_attr_1D_1_V_load)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:152  store i256 %tmp_2, i256* %node_attr_1D_mat_0_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:154  %node_attr_1D_47_V_load = load i16* %node_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_47_V_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
replicate_loop:155  %tmp_3 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %node_attr_1D_47_V_load, i16 %node_attr_1D_44_V_load, i16 %node_attr_1D_41_V_load, i16 %node_attr_1D_38_V_load, i16 %node_attr_1D_35_V_load, i16 %node_attr_1D_32_V_load, i16 %node_attr_1D_29_V_load, i16 %node_attr_1D_26_V_load, i16 %node_attr_1D_23_V_load, i16 %node_attr_1D_20_V_load, i16 %node_attr_1D_17_V_load, i16 %node_attr_1D_14_V_load, i16 %node_attr_1D_11_V_load, i16 %node_attr_1D_8_V_load, i16 %node_attr_1D_5_V_load, i16 %node_attr_1D_2_V_load)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:156  store i256 %tmp_3, i256* %node_attr_1D_mat_0_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:157  store i256 %tmp_1, i256* %node_attr_1D_mat_1_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:158  store i256 %tmp_2, i256* %node_attr_1D_mat_1_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:159  store i256 %tmp_3, i256* %node_attr_1D_mat_1_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:160  store i256 %tmp_1, i256* %node_attr_1D_mat_2_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:161  store i256 %tmp_2, i256* %node_attr_1D_mat_2_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:162  store i256 %tmp_3, i256* %node_attr_1D_mat_2_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:163  store i256 %tmp_1, i256* %node_attr_1D_mat_3_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:164  store i256 %tmp_2, i256* %node_attr_1D_mat_3_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:165  store i256 %tmp_3, i256* %node_attr_1D_mat_3_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:166  store i256 %tmp_1, i256* %node_attr_1D_mat_4_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:167  store i256 %tmp_2, i256* %node_attr_1D_mat_4_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:168  store i256 %tmp_3, i256* %node_attr_1D_mat_4_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:169  store i256 %tmp_1, i256* %node_attr_1D_mat_5_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:170  store i256 %tmp_2, i256* %node_attr_1D_mat_5_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:171  store i256 %tmp_3, i256* %node_attr_1D_mat_5_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:172  store i256 %tmp_1, i256* %node_attr_1D_mat_6_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:173  store i256 %tmp_2, i256* %node_attr_1D_mat_6_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:174  store i256 %tmp_3, i256* %node_attr_1D_mat_6_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:175  store i256 %tmp_1, i256* %node_attr_1D_mat_7_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:176  store i256 %tmp_2, i256* %node_attr_1D_mat_7_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:177  store i256 %tmp_3, i256* %node_attr_1D_mat_7_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:178  store i256 %tmp_1, i256* %node_attr_1D_mat_8_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:179  store i256 %tmp_2, i256* %node_attr_1D_mat_8_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:180  store i256 %tmp_3, i256* %node_attr_1D_mat_8_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:181  store i256 %tmp_1, i256* %node_attr_1D_mat_9_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:182  store i256 %tmp_2, i256* %node_attr_1D_mat_9_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:183  store i256 %tmp_3, i256* %node_attr_1D_mat_9_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:184  store i256 %tmp_1, i256* %node_attr_1D_mat_10_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:185  store i256 %tmp_2, i256* %node_attr_1D_mat_10_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:186  store i256 %tmp_3, i256* %node_attr_1D_mat_10_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:187  store i256 %tmp_1, i256* %node_attr_1D_mat_11_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:188  store i256 %tmp_2, i256* %node_attr_1D_mat_11_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:189  store i256 %tmp_3, i256* %node_attr_1D_mat_11_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:190  store i256 %tmp_1, i256* %node_attr_1D_mat_12_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:191  store i256 %tmp_2, i256* %node_attr_1D_mat_12_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:192  store i256 %tmp_3, i256* %node_attr_1D_mat_12_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:193  store i256 %tmp_1, i256* %node_attr_1D_mat_13_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:194  store i256 %tmp_2, i256* %node_attr_1D_mat_13_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:195  store i256 %tmp_3, i256* %node_attr_1D_mat_13_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:196  store i256 %tmp_1, i256* %node_attr_1D_mat_14_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:197  store i256 %tmp_2, i256* %node_attr_1D_mat_14_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:198  store i256 %tmp_3, i256* %node_attr_1D_mat_14_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:199  store i256 %tmp_1, i256* %node_attr_1D_mat_15_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:200  store i256 %tmp_2, i256* %node_attr_1D_mat_15_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:201  store i256 %tmp_3, i256* %node_attr_1D_mat_15_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
replicate_loop:203  br label %1

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
edge_loop_1.preheader:0  br label %edge_loop_1

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
edge_loop_1:0  %i7_0_i_0 = phi i8 [ %add_ln464, %arrayctor.loop13.preheader.i.12 ], [ 0, %edge_loop_1.preheader ]

]]></Node>
<StgValue><ssdm name="i7_0_i_0"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:4  %trunc_ln203_s = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i7_0_i_0, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln203_s"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:5  %zext_ln203 = zext i4 %trunc_ln203_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:6  %edge_attr_1D_0_V_addr = getelementptr [13 x i16]* %edge_attr_1D_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_0_V_addr"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:7  %phi_input_6_V = load i16* %edge_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:8  %edge_attr_1D_1_V_addr = getelementptr [13 x i16]* %edge_attr_1D_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_1_V_addr"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:9  %phi_input_7_V = load i16* %edge_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:10  %edge_attr_1D_2_V_addr = getelementptr [13 x i16]* %edge_attr_1D_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_2_V_addr"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:11  %phi_input_8_V = load i16* %edge_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:12  %edge_attr_1D_3_V_addr = getelementptr [13 x i16]* %edge_attr_1D_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_3_V_addr"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:13  %phi_input_9_V = load i16* %edge_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:14  %edge_index_1D_0_V_addr = getelementptr [13 x i16]* %edge_index_1D_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_0_V_addr"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:15  %edge_index_1D_0_V_load = load i16* %edge_index_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_0_V_load"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:16  %edge_index_1D_1_V_addr = getelementptr [13 x i16]* %edge_index_1D_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_1_V_addr"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:17  %edge_index_1D_1_V_load = load i16* %edge_index_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_1_V_load"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:156  %edge_attr_1D_4_V_addr = getelementptr [13 x i16]* %edge_attr_1D_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_4_V_addr"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:157  %phi_input_6_V_16 = load i16* %edge_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_16"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:158  %edge_attr_1D_5_V_addr = getelementptr [13 x i16]* %edge_attr_1D_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_5_V_addr"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:159  %phi_input_7_V_1 = load i16* %edge_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_1"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:160  %edge_attr_1D_6_V_addr = getelementptr [13 x i16]* %edge_attr_1D_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_6_V_addr"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:161  %phi_input_8_V_1 = load i16* %edge_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_1"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:162  %edge_attr_1D_7_V_addr = getelementptr [13 x i16]* %edge_attr_1D_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_7_V_addr"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:163  %phi_input_9_V_1 = load i16* %edge_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:164  %edge_index_1D_2_V_addr = getelementptr [13 x i16]* %edge_index_1D_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_2_V_addr"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:165  %edge_index_1D_2_V_load = load i16* %edge_index_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_2_V_load"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:166  %edge_index_1D_3_V_addr = getelementptr [13 x i16]* %edge_index_1D_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_3_V_addr"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:167  %edge_index_1D_3_V_load = load i16* %edge_index_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_3_V_load"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:305  %edge_attr_1D_8_V_addr = getelementptr [13 x i16]* %edge_attr_1D_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_8_V_addr"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:306  %phi_input_6_V_17 = load i16* %edge_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_17"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:307  %edge_attr_1D_9_V_addr = getelementptr [13 x i16]* %edge_attr_1D_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_9_V_addr"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:308  %phi_input_7_V_2 = load i16* %edge_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:309  %edge_attr_1D_10_V_addr = getelementptr [13 x i16]* %edge_attr_1D_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_10_V_addr"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:310  %phi_input_8_V_2 = load i16* %edge_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_2"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:311  %edge_attr_1D_11_V_addr = getelementptr [13 x i16]* %edge_attr_1D_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_11_V_addr"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:312  %phi_input_9_V_2 = load i16* %edge_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_2"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:313  %edge_index_1D_4_V_addr = getelementptr [13 x i16]* %edge_index_1D_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_4_V_addr"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:314  %edge_index_1D_4_V_load = load i16* %edge_index_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_4_V_load"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:315  %edge_index_1D_5_V_addr = getelementptr [13 x i16]* %edge_index_1D_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_5_V_addr"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:316  %edge_index_1D_5_V_load = load i16* %edge_index_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_5_V_load"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:454  %edge_attr_1D_12_V_addr = getelementptr [13 x i16]* %edge_attr_1D_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_12_V_addr"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:455  %phi_input_6_V_18 = load i16* %edge_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_18"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:456  %edge_attr_1D_13_V_addr = getelementptr [13 x i16]* %edge_attr_1D_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_13_V_addr"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:457  %phi_input_7_V_3 = load i16* %edge_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_3"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:458  %edge_attr_1D_14_V_addr = getelementptr [13 x i16]* %edge_attr_1D_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_14_V_addr"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:459  %phi_input_8_V_3 = load i16* %edge_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_3"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:460  %edge_attr_1D_15_V_addr = getelementptr [13 x i16]* %edge_attr_1D_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_15_V_addr"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:461  %phi_input_9_V_3 = load i16* %edge_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_3"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:462  %edge_index_1D_6_V_addr = getelementptr [13 x i16]* %edge_index_1D_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_6_V_addr"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:463  %edge_index_1D_6_V_load = load i16* %edge_index_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_6_V_load"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:464  %edge_index_1D_7_V_addr = getelementptr [13 x i16]* %edge_index_1D_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_7_V_addr"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:465  %edge_index_1D_7_V_load = load i16* %edge_index_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_7_V_load"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:603  %edge_attr_1D_16_V_addr = getelementptr [13 x i16]* %edge_attr_1D_16_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_16_V_addr"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:604  %phi_input_6_V_19 = load i16* %edge_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_19"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:605  %edge_attr_1D_17_V_addr = getelementptr [13 x i16]* %edge_attr_1D_17_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_17_V_addr"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:606  %phi_input_7_V_4 = load i16* %edge_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_4"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:607  %edge_attr_1D_18_V_addr = getelementptr [13 x i16]* %edge_attr_1D_18_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_18_V_addr"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:608  %phi_input_8_V_4 = load i16* %edge_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_4"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:609  %edge_attr_1D_19_V_addr = getelementptr [13 x i16]* %edge_attr_1D_19_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_19_V_addr"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:610  %phi_input_9_V_4 = load i16* %edge_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_4"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:611  %edge_index_1D_8_V_addr = getelementptr [13 x i16]* %edge_index_1D_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_8_V_addr"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:612  %edge_index_1D_8_V_load = load i16* %edge_index_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_8_V_load"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:613  %edge_index_1D_9_V_addr = getelementptr [13 x i16]* %edge_index_1D_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_9_V_addr"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:614  %edge_index_1D_9_V_load = load i16* %edge_index_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_9_V_load"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:752  %edge_attr_1D_20_V_addr = getelementptr [13 x i16]* %edge_attr_1D_20_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_20_V_addr"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:753  %phi_input_6_V_20 = load i16* %edge_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_20"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:754  %edge_attr_1D_21_V_addr = getelementptr [13 x i16]* %edge_attr_1D_21_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_21_V_addr"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:755  %phi_input_7_V_5 = load i16* %edge_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_5"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:756  %edge_attr_1D_22_V_addr = getelementptr [13 x i16]* %edge_attr_1D_22_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_22_V_addr"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:757  %phi_input_8_V_5 = load i16* %edge_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_5"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:758  %edge_attr_1D_23_V_addr = getelementptr [13 x i16]* %edge_attr_1D_23_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_23_V_addr"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:759  %phi_input_9_V_5 = load i16* %edge_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_5"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:760  %edge_index_1D_10_V_addr = getelementptr [13 x i16]* %edge_index_1D_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_10_V_addr"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:761  %edge_index_1D_10_V_load = load i16* %edge_index_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_10_V_load"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:762  %edge_index_1D_11_V_addr = getelementptr [13 x i16]* %edge_index_1D_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_11_V_addr"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:763  %edge_index_1D_11_V_load = load i16* %edge_index_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_11_V_load"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:901  %edge_attr_1D_24_V_addr = getelementptr [13 x i16]* %edge_attr_1D_24_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_24_V_addr"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:902  %phi_input_6_V_21 = load i16* %edge_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_21"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:903  %edge_attr_1D_25_V_addr = getelementptr [13 x i16]* %edge_attr_1D_25_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_25_V_addr"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:904  %phi_input_7_V_6 = load i16* %edge_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_6"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:905  %edge_attr_1D_26_V_addr = getelementptr [13 x i16]* %edge_attr_1D_26_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_26_V_addr"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:906  %phi_input_8_V_6 = load i16* %edge_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_6"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:907  %edge_attr_1D_27_V_addr = getelementptr [13 x i16]* %edge_attr_1D_27_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_27_V_addr"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:908  %phi_input_9_V_6 = load i16* %edge_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_6"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:909  %edge_index_1D_12_V_addr = getelementptr [13 x i16]* %edge_index_1D_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_12_V_addr"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:910  %edge_index_1D_12_V_load = load i16* %edge_index_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_12_V_load"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:911  %edge_index_1D_13_V_addr = getelementptr [13 x i16]* %edge_index_1D_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_13_V_addr"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:912  %edge_index_1D_13_V_load = load i16* %edge_index_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_13_V_load"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1050  %edge_attr_1D_28_V_addr = getelementptr [13 x i16]* %edge_attr_1D_28_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_28_V_addr"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1051  %phi_input_6_V_22 = load i16* %edge_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_22"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1052  %edge_attr_1D_29_V_addr = getelementptr [13 x i16]* %edge_attr_1D_29_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_29_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1053  %phi_input_7_V_7 = load i16* %edge_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_7"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1054  %edge_attr_1D_30_V_addr = getelementptr [13 x i16]* %edge_attr_1D_30_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_30_V_addr"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1055  %phi_input_8_V_7 = load i16* %edge_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_7"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1056  %edge_attr_1D_31_V_addr = getelementptr [13 x i16]* %edge_attr_1D_31_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_31_V_addr"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1057  %phi_input_9_V_7 = load i16* %edge_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_7"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1058  %edge_index_1D_14_V_addr = getelementptr [13 x i16]* %edge_index_1D_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_14_V_addr"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1059  %edge_index_1D_14_V_load = load i16* %edge_index_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_14_V_load"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1060  %edge_index_1D_15_V_addr = getelementptr [13 x i16]* %edge_index_1D_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_15_V_addr"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1061  %edge_index_1D_15_V_load = load i16* %edge_index_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_15_V_load"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1199  %edge_attr_1D_32_V_addr = getelementptr [13 x i16]* %edge_attr_1D_32_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_32_V_addr"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1200  %phi_input_6_V_23 = load i16* %edge_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_23"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1201  %edge_attr_1D_33_V_addr = getelementptr [13 x i16]* %edge_attr_1D_33_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_33_V_addr"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1202  %phi_input_7_V_8 = load i16* %edge_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_8"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1203  %edge_attr_1D_34_V_addr = getelementptr [13 x i16]* %edge_attr_1D_34_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_34_V_addr"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1204  %phi_input_8_V_8 = load i16* %edge_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_8"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1205  %edge_attr_1D_35_V_addr = getelementptr [13 x i16]* %edge_attr_1D_35_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_35_V_addr"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1206  %phi_input_9_V_8 = load i16* %edge_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_8"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1207  %edge_index_1D_16_V_addr = getelementptr [13 x i16]* %edge_index_1D_16_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_16_V_addr"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1208  %edge_index_1D_16_V_load = load i16* %edge_index_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_16_V_load"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1209  %edge_index_1D_17_V_addr = getelementptr [13 x i16]* %edge_index_1D_17_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_17_V_addr"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1210  %edge_index_1D_17_V_load = load i16* %edge_index_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_17_V_load"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1348  %edge_attr_1D_36_V_addr = getelementptr [13 x i16]* %edge_attr_1D_36_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_36_V_addr"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1349  %phi_input_6_V_24 = load i16* %edge_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_24"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1350  %edge_attr_1D_37_V_addr = getelementptr [13 x i16]* %edge_attr_1D_37_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_37_V_addr"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1351  %phi_input_7_V_9 = load i16* %edge_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_9"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1352  %edge_attr_1D_38_V_addr = getelementptr [13 x i16]* %edge_attr_1D_38_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_38_V_addr"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1353  %phi_input_8_V_9 = load i16* %edge_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_9"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1354  %edge_attr_1D_39_V_addr = getelementptr [13 x i16]* %edge_attr_1D_39_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_39_V_addr"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1355  %phi_input_9_V_9 = load i16* %edge_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_9"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1356  %edge_index_1D_18_V_addr = getelementptr [13 x i16]* %edge_index_1D_18_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_18_V_addr"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1357  %edge_index_1D_18_V_load = load i16* %edge_index_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_18_V_load"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1358  %edge_index_1D_19_V_addr = getelementptr [13 x i16]* %edge_index_1D_19_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_19_V_addr"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1359  %edge_index_1D_19_V_load = load i16* %edge_index_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_19_V_load"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1497  %edge_attr_1D_40_V_addr = getelementptr [13 x i16]* %edge_attr_1D_40_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_40_V_addr"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1498  %phi_input_6_V_25 = load i16* %edge_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_25"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1499  %edge_attr_1D_41_V_addr = getelementptr [13 x i16]* %edge_attr_1D_41_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_41_V_addr"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1500  %phi_input_7_V_10 = load i16* %edge_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_10"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1501  %edge_attr_1D_42_V_addr = getelementptr [13 x i16]* %edge_attr_1D_42_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_42_V_addr"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1502  %phi_input_8_V_10 = load i16* %edge_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_10"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1503  %edge_attr_1D_43_V_addr = getelementptr [13 x i16]* %edge_attr_1D_43_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_43_V_addr"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1504  %phi_input_9_V_10 = load i16* %edge_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_10"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1505  %edge_index_1D_20_V_addr = getelementptr [13 x i16]* %edge_index_1D_20_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_20_V_addr"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1506  %edge_index_1D_20_V_load = load i16* %edge_index_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_20_V_load"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1507  %edge_index_1D_21_V_addr = getelementptr [13 x i16]* %edge_index_1D_21_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_21_V_addr"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1508  %edge_index_1D_21_V_load = load i16* %edge_index_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_21_V_load"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1646  %edge_attr_1D_44_V_addr = getelementptr [13 x i16]* %edge_attr_1D_44_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_44_V_addr"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1647  %phi_input_6_V_26 = load i16* %edge_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_26"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1648  %edge_attr_1D_45_V_addr = getelementptr [13 x i16]* %edge_attr_1D_45_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_45_V_addr"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1649  %phi_input_7_V_11 = load i16* %edge_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_11"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1650  %edge_attr_1D_46_V_addr = getelementptr [13 x i16]* %edge_attr_1D_46_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_46_V_addr"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1651  %phi_input_8_V_11 = load i16* %edge_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_11"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1652  %edge_attr_1D_47_V_addr = getelementptr [13 x i16]* %edge_attr_1D_47_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_47_V_addr"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1653  %phi_input_9_V_11 = load i16* %edge_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_11"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1654  %edge_index_1D_22_V_addr = getelementptr [13 x i16]* %edge_index_1D_22_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_22_V_addr"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1655  %edge_index_1D_22_V_load = load i16* %edge_index_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_22_V_load"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1656  %edge_index_1D_23_V_addr = getelementptr [13 x i16]* %edge_index_1D_23_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_23_V_addr"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1657  %edge_index_1D_23_V_load = load i16* %edge_index_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_23_V_load"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1795  %or_ln464 = or i8 %i7_0_i_0, 12

]]></Node>
<StgValue><ssdm name="or_ln464"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1796  %icmp_ln464 = icmp eq i8 %or_ln464, -52

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
edge_loop_1:1798  br i1 %icmp_ln464, label %"edgeblock_dataflow<ap_fixed<16, 8, 5, 3, 0>, ap_uint<16>, ap_fixed<16, 8, 5, 3, 0>, config7>.exit", label %arrayctor.loop13.preheader.i.12

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:0  %edge_attr_1D_48_V_addr = getelementptr [12 x i16]* %edge_attr_1D_48_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_48_V_addr"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:1  %phi_input_6_V_27 = load i16* %edge_attr_1D_48_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_27"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:2  %edge_attr_1D_49_V_addr = getelementptr [12 x i16]* %edge_attr_1D_49_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_49_V_addr"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:3  %phi_input_7_V_12 = load i16* %edge_attr_1D_49_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_12"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:4  %edge_attr_1D_50_V_addr = getelementptr [12 x i16]* %edge_attr_1D_50_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_50_V_addr"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:5  %phi_input_8_V_12 = load i16* %edge_attr_1D_50_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_12"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:6  %edge_attr_1D_51_V_addr = getelementptr [12 x i16]* %edge_attr_1D_51_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_51_V_addr"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:7  %phi_input_9_V_12 = load i16* %edge_attr_1D_51_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_12"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:8  %edge_index_1D_24_V_addr = getelementptr [12 x i16]* %edge_index_1D_24_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_24_V_addr"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:9  %edge_index_1D_24_V_load = load i16* %edge_index_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_24_V_load"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:10  %edge_index_1D_25_V_addr = getelementptr [12 x i16]* %edge_index_1D_25_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_25_V_addr"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:11  %edge_index_1D_25_V_load = load i16* %edge_index_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_25_V_load"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:149  %edge_attr_1D_52_V_addr = getelementptr [12 x i16]* %edge_attr_1D_52_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_52_V_addr"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:150  %phi_input_6_V_28 = load i16* %edge_attr_1D_52_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_28"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:151  %edge_attr_1D_53_V_addr = getelementptr [12 x i16]* %edge_attr_1D_53_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_53_V_addr"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:152  %phi_input_7_V_13 = load i16* %edge_attr_1D_53_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_13"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:153  %edge_attr_1D_54_V_addr = getelementptr [12 x i16]* %edge_attr_1D_54_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_54_V_addr"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:154  %phi_input_8_V_13 = load i16* %edge_attr_1D_54_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_13"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:155  %edge_attr_1D_55_V_addr = getelementptr [12 x i16]* %edge_attr_1D_55_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_55_V_addr"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:156  %phi_input_9_V_13 = load i16* %edge_attr_1D_55_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_13"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:157  %edge_index_1D_26_V_addr = getelementptr [12 x i16]* %edge_index_1D_26_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_26_V_addr"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:158  %edge_index_1D_26_V_load = load i16* %edge_index_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_26_V_load"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:159  %edge_index_1D_27_V_addr = getelementptr [12 x i16]* %edge_index_1D_27_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_27_V_addr"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:160  %edge_index_1D_27_V_load = load i16* %edge_index_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_27_V_load"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:298  %edge_attr_1D_56_V_addr = getelementptr [12 x i16]* %edge_attr_1D_56_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_56_V_addr"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:299  %phi_input_6_V_29 = load i16* %edge_attr_1D_56_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_29"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:300  %edge_attr_1D_57_V_addr = getelementptr [12 x i16]* %edge_attr_1D_57_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_57_V_addr"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:301  %phi_input_7_V_14 = load i16* %edge_attr_1D_57_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_14"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:302  %edge_attr_1D_58_V_addr = getelementptr [12 x i16]* %edge_attr_1D_58_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_58_V_addr"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:303  %phi_input_8_V_14 = load i16* %edge_attr_1D_58_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_14"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:304  %edge_attr_1D_59_V_addr = getelementptr [12 x i16]* %edge_attr_1D_59_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_59_V_addr"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:305  %phi_input_9_V_14 = load i16* %edge_attr_1D_59_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_14"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:306  %edge_index_1D_28_V_addr = getelementptr [12 x i16]* %edge_index_1D_28_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_28_V_addr"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:307  %edge_index_1D_28_V_load = load i16* %edge_index_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_28_V_load"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:308  %edge_index_1D_29_V_addr = getelementptr [12 x i16]* %edge_index_1D_29_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_29_V_addr"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:309  %edge_index_1D_29_V_load = load i16* %edge_index_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_29_V_load"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:447  %edge_attr_1D_60_V_addr = getelementptr [12 x i16]* %edge_attr_1D_60_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_60_V_addr"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:448  %phi_input_6_V_30 = load i16* %edge_attr_1D_60_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_30"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:449  %edge_attr_1D_61_V_addr = getelementptr [12 x i16]* %edge_attr_1D_61_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_61_V_addr"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:450  %phi_input_7_V_15 = load i16* %edge_attr_1D_61_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_15"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:451  %edge_attr_1D_62_V_addr = getelementptr [12 x i16]* %edge_attr_1D_62_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_62_V_addr"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:452  %phi_input_8_V_15 = load i16* %edge_attr_1D_62_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_15"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:453  %edge_attr_1D_63_V_addr = getelementptr [12 x i16]* %edge_attr_1D_63_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_63_V_addr"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:454  %phi_input_9_V_15 = load i16* %edge_attr_1D_63_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_15"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:455  %edge_index_1D_30_V_addr = getelementptr [12 x i16]* %edge_index_1D_30_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_30_V_addr"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:456  %edge_index_1D_30_V_load = load i16* %edge_index_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_30_V_load"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:457  %edge_index_1D_31_V_addr = getelementptr [12 x i16]* %edge_index_1D_31_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_31_V_addr"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:458  %edge_index_1D_31_V_load = load i16* %edge_index_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_31_V_load"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:596  %add_ln464 = add i8 16, %i7_0_i_0

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="526" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:7  %phi_input_6_V = load i16* %edge_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:9  %phi_input_7_V = load i16* %edge_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:11  %phi_input_8_V = load i16* %edge_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:13  %phi_input_9_V = load i16* %edge_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:15  %edge_index_1D_0_V_load = load i16* %edge_index_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_0_V_load"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:17  %edge_index_1D_1_V_load = load i16* %edge_index_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_1_V_load"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:18  %lshr_ln203_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_0_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:19  %zext_ln203_4 = zext i4 %lshr_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:20  %node_attr_1D_mat_0_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_0_0_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_addr"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:21  %node_attr_1D_mat_0_0_V_load = load i256* %node_attr_1D_mat_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:22  %empty_35 = trunc i16 %edge_index_1D_0_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:42  %lshr_ln203_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_1_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:43  %zext_ln203_9 = zext i4 %lshr_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:44  %node_attr_1D_mat_0_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_0_0_V, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_addr_1"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:45  %node_attr_1D_mat_0_0_V_load_1 = load i256* %node_attr_1D_mat_0_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load_1"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:46  %empty_37 = trunc i16 %edge_index_1D_1_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:66  %node_attr_1D_mat_0_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_0_1_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_addr"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:67  %node_attr_1D_mat_0_1_V_load = load i256* %node_attr_1D_mat_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:85  %node_attr_1D_mat_0_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_0_1_V, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_addr_1"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:86  %node_attr_1D_mat_0_1_V_load_1 = load i256* %node_attr_1D_mat_0_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load_1"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:104  %node_attr_1D_mat_0_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_0_2_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_addr"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:105  %node_attr_1D_mat_0_2_V_load = load i256* %node_attr_1D_mat_0_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:123  %node_attr_1D_mat_0_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_0_2_V, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_addr_1"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:124  %node_attr_1D_mat_0_2_V_load_1 = load i256* %node_attr_1D_mat_0_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load_1"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:157  %phi_input_6_V_16 = load i16* %edge_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_16"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:159  %phi_input_7_V_1 = load i16* %edge_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_1"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:161  %phi_input_8_V_1 = load i16* %edge_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_1"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:163  %phi_input_9_V_1 = load i16* %edge_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_1"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:165  %edge_index_1D_2_V_load = load i16* %edge_index_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_2_V_load"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:167  %edge_index_1D_3_V_load = load i16* %edge_index_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_3_V_load"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:168  %lshr_ln203_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_2_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:169  %zext_ln203_30 = zext i4 %lshr_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_30"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:170  %node_attr_1D_mat_1_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_1_0_V, i64 0, i64 %zext_ln203_30

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_addr"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:171  %node_attr_1D_mat_1_0_V_load = load i256* %node_attr_1D_mat_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:172  %empty_40 = trunc i16 %edge_index_1D_2_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:192  %lshr_ln203_4 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_3_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:193  %zext_ln203_35 = zext i4 %lshr_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_35"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:194  %node_attr_1D_mat_1_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_1_0_V, i64 0, i64 %zext_ln203_35

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_addr_1"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:195  %node_attr_1D_mat_1_0_V_load_1 = load i256* %node_attr_1D_mat_1_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load_1"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:196  %empty_42 = trunc i16 %edge_index_1D_3_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:216  %node_attr_1D_mat_1_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_1_1_V, i64 0, i64 %zext_ln203_30

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_addr"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:217  %node_attr_1D_mat_1_1_V_load = load i256* %node_attr_1D_mat_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:235  %node_attr_1D_mat_1_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_1_1_V, i64 0, i64 %zext_ln203_35

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_addr_1"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:236  %node_attr_1D_mat_1_1_V_load_1 = load i256* %node_attr_1D_mat_1_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load_1"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:254  %node_attr_1D_mat_1_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_1_2_V, i64 0, i64 %zext_ln203_30

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_addr"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:255  %node_attr_1D_mat_1_2_V_load = load i256* %node_attr_1D_mat_1_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:273  %node_attr_1D_mat_1_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_1_2_V, i64 0, i64 %zext_ln203_35

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_addr_1"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:274  %node_attr_1D_mat_1_2_V_load_1 = load i256* %node_attr_1D_mat_1_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load_1"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:306  %phi_input_6_V_17 = load i16* %edge_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_17"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:308  %phi_input_7_V_2 = load i16* %edge_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_2"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:310  %phi_input_8_V_2 = load i16* %edge_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_2"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:312  %phi_input_9_V_2 = load i16* %edge_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_2"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:314  %edge_index_1D_4_V_load = load i16* %edge_index_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_4_V_load"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:316  %edge_index_1D_5_V_load = load i16* %edge_index_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_5_V_load"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:317  %lshr_ln203_5 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_4_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_5"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:318  %zext_ln203_56 = zext i4 %lshr_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_56"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:319  %node_attr_1D_mat_2_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_2_0_V, i64 0, i64 %zext_ln203_56

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_addr"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:320  %node_attr_1D_mat_2_0_V_load = load i256* %node_attr_1D_mat_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:321  %empty_44 = trunc i16 %edge_index_1D_4_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:341  %lshr_ln203_6 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_5_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:342  %zext_ln203_59 = zext i4 %lshr_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_59"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:343  %node_attr_1D_mat_2_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_2_0_V, i64 0, i64 %zext_ln203_59

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_addr_1"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:344  %node_attr_1D_mat_2_0_V_load_1 = load i256* %node_attr_1D_mat_2_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load_1"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:345  %empty_46 = trunc i16 %edge_index_1D_5_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:365  %node_attr_1D_mat_2_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_2_1_V, i64 0, i64 %zext_ln203_56

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_addr"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:366  %node_attr_1D_mat_2_1_V_load = load i256* %node_attr_1D_mat_2_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:384  %node_attr_1D_mat_2_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_2_1_V, i64 0, i64 %zext_ln203_59

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_addr_1"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:385  %node_attr_1D_mat_2_1_V_load_1 = load i256* %node_attr_1D_mat_2_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load_1"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:403  %node_attr_1D_mat_2_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_2_2_V, i64 0, i64 %zext_ln203_56

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_addr"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:404  %node_attr_1D_mat_2_2_V_load = load i256* %node_attr_1D_mat_2_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:422  %node_attr_1D_mat_2_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_2_2_V, i64 0, i64 %zext_ln203_59

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_addr_1"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:423  %node_attr_1D_mat_2_2_V_load_1 = load i256* %node_attr_1D_mat_2_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load_1"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:455  %phi_input_6_V_18 = load i16* %edge_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_18"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:457  %phi_input_7_V_3 = load i16* %edge_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_3"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:459  %phi_input_8_V_3 = load i16* %edge_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_3"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:461  %phi_input_9_V_3 = load i16* %edge_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_3"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:463  %edge_index_1D_6_V_load = load i16* %edge_index_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_6_V_load"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:465  %edge_index_1D_7_V_load = load i16* %edge_index_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_7_V_load"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:466  %lshr_ln203_7 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_6_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_7"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:467  %zext_ln203_61 = zext i4 %lshr_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_61"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:468  %node_attr_1D_mat_3_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_3_0_V, i64 0, i64 %zext_ln203_61

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_addr"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:469  %node_attr_1D_mat_3_0_V_load = load i256* %node_attr_1D_mat_3_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:470  %empty_48 = trunc i16 %edge_index_1D_6_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:490  %lshr_ln203_8 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_7_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_8"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:491  %zext_ln203_63 = zext i4 %lshr_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_63"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:492  %node_attr_1D_mat_3_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_3_0_V, i64 0, i64 %zext_ln203_63

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_addr_1"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:493  %node_attr_1D_mat_3_0_V_load_1 = load i256* %node_attr_1D_mat_3_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load_1"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:494  %empty_50 = trunc i16 %edge_index_1D_7_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:514  %node_attr_1D_mat_3_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_3_1_V, i64 0, i64 %zext_ln203_61

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_addr"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:515  %node_attr_1D_mat_3_1_V_load = load i256* %node_attr_1D_mat_3_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:533  %node_attr_1D_mat_3_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_3_1_V, i64 0, i64 %zext_ln203_63

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_addr_1"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:534  %node_attr_1D_mat_3_1_V_load_1 = load i256* %node_attr_1D_mat_3_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load_1"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:552  %node_attr_1D_mat_3_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_3_2_V, i64 0, i64 %zext_ln203_61

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_addr"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:553  %node_attr_1D_mat_3_2_V_load = load i256* %node_attr_1D_mat_3_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:571  %node_attr_1D_mat_3_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_3_2_V, i64 0, i64 %zext_ln203_63

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_addr_1"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:572  %node_attr_1D_mat_3_2_V_load_1 = load i256* %node_attr_1D_mat_3_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load_1"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:604  %phi_input_6_V_19 = load i16* %edge_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_19"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:606  %phi_input_7_V_4 = load i16* %edge_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_4"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:608  %phi_input_8_V_4 = load i16* %edge_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_4"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:610  %phi_input_9_V_4 = load i16* %edge_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_4"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:612  %edge_index_1D_8_V_load = load i16* %edge_index_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_8_V_load"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:614  %edge_index_1D_9_V_load = load i16* %edge_index_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_9_V_load"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:615  %lshr_ln203_9 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_8_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_9"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:616  %zext_ln203_65 = zext i4 %lshr_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_65"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:617  %node_attr_1D_mat_4_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_4_0_V, i64 0, i64 %zext_ln203_65

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_addr"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:618  %node_attr_1D_mat_4_0_V_load = load i256* %node_attr_1D_mat_4_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:619  %empty_52 = trunc i16 %edge_index_1D_8_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:639  %lshr_ln203_10 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_9_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_10"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:640  %zext_ln203_67 = zext i4 %lshr_ln203_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_67"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:641  %node_attr_1D_mat_4_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_4_0_V, i64 0, i64 %zext_ln203_67

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_addr_1"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:642  %node_attr_1D_mat_4_0_V_load_1 = load i256* %node_attr_1D_mat_4_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load_1"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:643  %empty_54 = trunc i16 %edge_index_1D_9_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:663  %node_attr_1D_mat_4_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_4_1_V, i64 0, i64 %zext_ln203_65

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_addr"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:664  %node_attr_1D_mat_4_1_V_load = load i256* %node_attr_1D_mat_4_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:682  %node_attr_1D_mat_4_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_4_1_V, i64 0, i64 %zext_ln203_67

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:683  %node_attr_1D_mat_4_1_V_load_1 = load i256* %node_attr_1D_mat_4_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load_1"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:701  %node_attr_1D_mat_4_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_4_2_V, i64 0, i64 %zext_ln203_65

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_addr"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:702  %node_attr_1D_mat_4_2_V_load = load i256* %node_attr_1D_mat_4_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:720  %node_attr_1D_mat_4_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_4_2_V, i64 0, i64 %zext_ln203_67

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:721  %node_attr_1D_mat_4_2_V_load_1 = load i256* %node_attr_1D_mat_4_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load_1"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:753  %phi_input_6_V_20 = load i16* %edge_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_20"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:755  %phi_input_7_V_5 = load i16* %edge_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_5"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:757  %phi_input_8_V_5 = load i16* %edge_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_5"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:759  %phi_input_9_V_5 = load i16* %edge_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_5"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:761  %edge_index_1D_10_V_load = load i16* %edge_index_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_10_V_load"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:763  %edge_index_1D_11_V_load = load i16* %edge_index_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_11_V_load"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:764  %lshr_ln203_11 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_10_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_11"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:765  %zext_ln203_69 = zext i4 %lshr_ln203_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_69"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:766  %node_attr_1D_mat_5_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_5_0_V, i64 0, i64 %zext_ln203_69

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_addr"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:767  %node_attr_1D_mat_5_0_V_load = load i256* %node_attr_1D_mat_5_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:768  %empty_56 = trunc i16 %edge_index_1D_10_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:788  %lshr_ln203_12 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_11_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_12"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:789  %zext_ln203_71 = zext i4 %lshr_ln203_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_71"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:790  %node_attr_1D_mat_5_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_5_0_V, i64 0, i64 %zext_ln203_71

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:791  %node_attr_1D_mat_5_0_V_load_1 = load i256* %node_attr_1D_mat_5_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load_1"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:792  %empty_58 = trunc i16 %edge_index_1D_11_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:812  %node_attr_1D_mat_5_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_5_1_V, i64 0, i64 %zext_ln203_69

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_addr"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:813  %node_attr_1D_mat_5_1_V_load = load i256* %node_attr_1D_mat_5_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:831  %node_attr_1D_mat_5_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_5_1_V, i64 0, i64 %zext_ln203_71

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_addr_1"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:832  %node_attr_1D_mat_5_1_V_load_1 = load i256* %node_attr_1D_mat_5_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load_1"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:850  %node_attr_1D_mat_5_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_5_2_V, i64 0, i64 %zext_ln203_69

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_addr"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:851  %node_attr_1D_mat_5_2_V_load = load i256* %node_attr_1D_mat_5_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:869  %node_attr_1D_mat_5_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_5_2_V, i64 0, i64 %zext_ln203_71

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:870  %node_attr_1D_mat_5_2_V_load_1 = load i256* %node_attr_1D_mat_5_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load_1"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:902  %phi_input_6_V_21 = load i16* %edge_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_21"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:904  %phi_input_7_V_6 = load i16* %edge_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_6"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:906  %phi_input_8_V_6 = load i16* %edge_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_6"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:908  %phi_input_9_V_6 = load i16* %edge_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_6"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:910  %edge_index_1D_12_V_load = load i16* %edge_index_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_12_V_load"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:912  %edge_index_1D_13_V_load = load i16* %edge_index_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_13_V_load"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:913  %lshr_ln203_13 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_12_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_13"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:914  %zext_ln203_73 = zext i4 %lshr_ln203_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_73"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:915  %node_attr_1D_mat_6_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_6_0_V, i64 0, i64 %zext_ln203_73

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_addr"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:916  %node_attr_1D_mat_6_0_V_load = load i256* %node_attr_1D_mat_6_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:917  %empty_60 = trunc i16 %edge_index_1D_12_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:937  %lshr_ln203_14 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_13_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_14"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:938  %zext_ln203_75 = zext i4 %lshr_ln203_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_75"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:939  %node_attr_1D_mat_6_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_6_0_V, i64 0, i64 %zext_ln203_75

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_addr_1"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:940  %node_attr_1D_mat_6_0_V_load_1 = load i256* %node_attr_1D_mat_6_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load_1"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:941  %empty_62 = trunc i16 %edge_index_1D_13_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:961  %node_attr_1D_mat_6_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_6_1_V, i64 0, i64 %zext_ln203_73

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_addr"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:962  %node_attr_1D_mat_6_1_V_load = load i256* %node_attr_1D_mat_6_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:980  %node_attr_1D_mat_6_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_6_1_V, i64 0, i64 %zext_ln203_75

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_addr_1"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:981  %node_attr_1D_mat_6_1_V_load_1 = load i256* %node_attr_1D_mat_6_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load_1"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:999  %node_attr_1D_mat_6_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_6_2_V, i64 0, i64 %zext_ln203_73

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_addr"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1000  %node_attr_1D_mat_6_2_V_load = load i256* %node_attr_1D_mat_6_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1018  %node_attr_1D_mat_6_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_6_2_V, i64 0, i64 %zext_ln203_75

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_addr_1"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1019  %node_attr_1D_mat_6_2_V_load_1 = load i256* %node_attr_1D_mat_6_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load_1"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1051  %phi_input_6_V_22 = load i16* %edge_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_22"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1053  %phi_input_7_V_7 = load i16* %edge_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_7"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1055  %phi_input_8_V_7 = load i16* %edge_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_7"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1057  %phi_input_9_V_7 = load i16* %edge_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_7"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1059  %edge_index_1D_14_V_load = load i16* %edge_index_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_14_V_load"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1061  %edge_index_1D_15_V_load = load i16* %edge_index_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_15_V_load"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1062  %lshr_ln203_15 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_14_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_15"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1063  %zext_ln203_77 = zext i4 %lshr_ln203_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_77"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1064  %node_attr_1D_mat_7_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_7_0_V, i64 0, i64 %zext_ln203_77

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_addr"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1065  %node_attr_1D_mat_7_0_V_load = load i256* %node_attr_1D_mat_7_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1066  %empty_64 = trunc i16 %edge_index_1D_14_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1086  %lshr_ln203_16 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_15_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_16"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1087  %zext_ln203_79 = zext i4 %lshr_ln203_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_79"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1088  %node_attr_1D_mat_7_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_7_0_V, i64 0, i64 %zext_ln203_79

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_addr_1"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1089  %node_attr_1D_mat_7_0_V_load_1 = load i256* %node_attr_1D_mat_7_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load_1"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1090  %empty_66 = trunc i16 %edge_index_1D_15_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1110  %node_attr_1D_mat_7_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_7_1_V, i64 0, i64 %zext_ln203_77

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_addr"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1111  %node_attr_1D_mat_7_1_V_load = load i256* %node_attr_1D_mat_7_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1129  %node_attr_1D_mat_7_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_7_1_V, i64 0, i64 %zext_ln203_79

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_addr_1"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1130  %node_attr_1D_mat_7_1_V_load_1 = load i256* %node_attr_1D_mat_7_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load_1"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1148  %node_attr_1D_mat_7_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_7_2_V, i64 0, i64 %zext_ln203_77

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_addr"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1149  %node_attr_1D_mat_7_2_V_load = load i256* %node_attr_1D_mat_7_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1167  %node_attr_1D_mat_7_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_7_2_V, i64 0, i64 %zext_ln203_79

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_addr_1"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1168  %node_attr_1D_mat_7_2_V_load_1 = load i256* %node_attr_1D_mat_7_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load_1"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1200  %phi_input_6_V_23 = load i16* %edge_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_23"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1202  %phi_input_7_V_8 = load i16* %edge_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_8"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1204  %phi_input_8_V_8 = load i16* %edge_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_8"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1206  %phi_input_9_V_8 = load i16* %edge_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_8"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1208  %edge_index_1D_16_V_load = load i16* %edge_index_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_16_V_load"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1210  %edge_index_1D_17_V_load = load i16* %edge_index_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_17_V_load"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1211  %lshr_ln203_17 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_16_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_17"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1212  %zext_ln203_81 = zext i4 %lshr_ln203_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_81"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1213  %node_attr_1D_mat_8_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_8_0_V, i64 0, i64 %zext_ln203_81

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_addr"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1214  %node_attr_1D_mat_8_0_V_load = load i256* %node_attr_1D_mat_8_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1215  %empty_68 = trunc i16 %edge_index_1D_16_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1235  %lshr_ln203_18 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_17_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_18"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1236  %zext_ln203_83 = zext i4 %lshr_ln203_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_83"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1237  %node_attr_1D_mat_8_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_8_0_V, i64 0, i64 %zext_ln203_83

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_addr_1"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1238  %node_attr_1D_mat_8_0_V_load_1 = load i256* %node_attr_1D_mat_8_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load_1"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1239  %empty_70 = trunc i16 %edge_index_1D_17_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1259  %node_attr_1D_mat_8_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_8_1_V, i64 0, i64 %zext_ln203_81

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_addr"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1260  %node_attr_1D_mat_8_1_V_load = load i256* %node_attr_1D_mat_8_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1278  %node_attr_1D_mat_8_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_8_1_V, i64 0, i64 %zext_ln203_83

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1279  %node_attr_1D_mat_8_1_V_load_1 = load i256* %node_attr_1D_mat_8_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load_1"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1297  %node_attr_1D_mat_8_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_8_2_V, i64 0, i64 %zext_ln203_81

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_addr"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1298  %node_attr_1D_mat_8_2_V_load = load i256* %node_attr_1D_mat_8_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1316  %node_attr_1D_mat_8_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_8_2_V, i64 0, i64 %zext_ln203_83

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_addr_1"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1317  %node_attr_1D_mat_8_2_V_load_1 = load i256* %node_attr_1D_mat_8_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load_1"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1349  %phi_input_6_V_24 = load i16* %edge_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_24"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1351  %phi_input_7_V_9 = load i16* %edge_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_9"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1353  %phi_input_8_V_9 = load i16* %edge_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_9"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1355  %phi_input_9_V_9 = load i16* %edge_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_9"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1357  %edge_index_1D_18_V_load = load i16* %edge_index_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_18_V_load"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1359  %edge_index_1D_19_V_load = load i16* %edge_index_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_19_V_load"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1360  %lshr_ln203_19 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_18_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_19"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1361  %zext_ln203_85 = zext i4 %lshr_ln203_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_85"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1362  %node_attr_1D_mat_9_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_9_0_V, i64 0, i64 %zext_ln203_85

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_addr"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1363  %node_attr_1D_mat_9_0_V_load = load i256* %node_attr_1D_mat_9_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1364  %empty_72 = trunc i16 %edge_index_1D_18_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1384  %lshr_ln203_20 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_19_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_20"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1385  %zext_ln203_87 = zext i4 %lshr_ln203_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_87"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1386  %node_attr_1D_mat_9_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_9_0_V, i64 0, i64 %zext_ln203_87

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_addr_1"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1387  %node_attr_1D_mat_9_0_V_load_1 = load i256* %node_attr_1D_mat_9_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load_1"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1388  %empty_74 = trunc i16 %edge_index_1D_19_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1408  %node_attr_1D_mat_9_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_9_1_V, i64 0, i64 %zext_ln203_85

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_addr"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1409  %node_attr_1D_mat_9_1_V_load = load i256* %node_attr_1D_mat_9_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1427  %node_attr_1D_mat_9_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_9_1_V, i64 0, i64 %zext_ln203_87

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_addr_1"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1428  %node_attr_1D_mat_9_1_V_load_1 = load i256* %node_attr_1D_mat_9_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load_1"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1446  %node_attr_1D_mat_9_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_9_2_V, i64 0, i64 %zext_ln203_85

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_addr"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1447  %node_attr_1D_mat_9_2_V_load = load i256* %node_attr_1D_mat_9_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1465  %node_attr_1D_mat_9_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_9_2_V, i64 0, i64 %zext_ln203_87

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_addr_1"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1466  %node_attr_1D_mat_9_2_V_load_1 = load i256* %node_attr_1D_mat_9_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load_1"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1498  %phi_input_6_V_25 = load i16* %edge_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_25"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1500  %phi_input_7_V_10 = load i16* %edge_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_10"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1502  %phi_input_8_V_10 = load i16* %edge_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_10"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1504  %phi_input_9_V_10 = load i16* %edge_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_10"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1506  %edge_index_1D_20_V_load = load i16* %edge_index_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_20_V_load"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1508  %edge_index_1D_21_V_load = load i16* %edge_index_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_21_V_load"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1509  %lshr_ln203_21 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_20_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_21"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1510  %zext_ln203_89 = zext i4 %lshr_ln203_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_89"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1511  %node_attr_1D_mat_10_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_10_0_V, i64 0, i64 %zext_ln203_89

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_addr"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1512  %node_attr_1D_mat_10_0_V_load = load i256* %node_attr_1D_mat_10_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1513  %empty_76 = trunc i16 %edge_index_1D_20_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1533  %lshr_ln203_22 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_21_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_22"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1534  %zext_ln203_91 = zext i4 %lshr_ln203_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_91"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1535  %node_attr_1D_mat_10_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_10_0_V, i64 0, i64 %zext_ln203_91

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_addr_1"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1536  %node_attr_1D_mat_10_0_V_load_1 = load i256* %node_attr_1D_mat_10_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load_1"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1537  %empty_78 = trunc i16 %edge_index_1D_21_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1557  %node_attr_1D_mat_10_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_10_1_V, i64 0, i64 %zext_ln203_89

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_addr"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1558  %node_attr_1D_mat_10_1_V_load = load i256* %node_attr_1D_mat_10_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1576  %node_attr_1D_mat_10_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_10_1_V, i64 0, i64 %zext_ln203_91

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1577  %node_attr_1D_mat_10_1_V_load_1 = load i256* %node_attr_1D_mat_10_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load_1"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1595  %node_attr_1D_mat_10_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_10_2_V, i64 0, i64 %zext_ln203_89

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_addr"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1596  %node_attr_1D_mat_10_2_V_load = load i256* %node_attr_1D_mat_10_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1614  %node_attr_1D_mat_10_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_10_2_V, i64 0, i64 %zext_ln203_91

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_addr_1"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1615  %node_attr_1D_mat_10_2_V_load_1 = load i256* %node_attr_1D_mat_10_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load_1"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1647  %phi_input_6_V_26 = load i16* %edge_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_26"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1649  %phi_input_7_V_11 = load i16* %edge_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_11"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1651  %phi_input_8_V_11 = load i16* %edge_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_11"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1653  %phi_input_9_V_11 = load i16* %edge_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_11"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1655  %edge_index_1D_22_V_load = load i16* %edge_index_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_22_V_load"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1657  %edge_index_1D_23_V_load = load i16* %edge_index_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_23_V_load"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1658  %lshr_ln203_23 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_22_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_23"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1659  %zext_ln203_93 = zext i4 %lshr_ln203_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_93"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1660  %node_attr_1D_mat_11_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_11_0_V, i64 0, i64 %zext_ln203_93

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_addr"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1661  %node_attr_1D_mat_11_0_V_load = load i256* %node_attr_1D_mat_11_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1662  %empty_80 = trunc i16 %edge_index_1D_22_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1682  %lshr_ln203_24 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_23_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_24"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1683  %zext_ln203_95 = zext i4 %lshr_ln203_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_95"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1684  %node_attr_1D_mat_11_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_11_0_V, i64 0, i64 %zext_ln203_95

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_addr_1"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1685  %node_attr_1D_mat_11_0_V_load_1 = load i256* %node_attr_1D_mat_11_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load_1"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1686  %empty_82 = trunc i16 %edge_index_1D_23_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1706  %node_attr_1D_mat_11_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_11_1_V, i64 0, i64 %zext_ln203_93

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_addr"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1707  %node_attr_1D_mat_11_1_V_load = load i256* %node_attr_1D_mat_11_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1725  %node_attr_1D_mat_11_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_11_1_V, i64 0, i64 %zext_ln203_95

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_addr_1"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1726  %node_attr_1D_mat_11_1_V_load_1 = load i256* %node_attr_1D_mat_11_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load_1"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1744  %node_attr_1D_mat_11_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_11_2_V, i64 0, i64 %zext_ln203_93

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_addr"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1745  %node_attr_1D_mat_11_2_V_load = load i256* %node_attr_1D_mat_11_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1763  %node_attr_1D_mat_11_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_11_2_V, i64 0, i64 %zext_ln203_95

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_addr_1"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1764  %node_attr_1D_mat_11_2_V_load_1 = load i256* %node_attr_1D_mat_11_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load_1"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:1  %phi_input_6_V_27 = load i16* %edge_attr_1D_48_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_27"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:3  %phi_input_7_V_12 = load i16* %edge_attr_1D_49_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_12"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:5  %phi_input_8_V_12 = load i16* %edge_attr_1D_50_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_12"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:7  %phi_input_9_V_12 = load i16* %edge_attr_1D_51_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_12"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:9  %edge_index_1D_24_V_load = load i16* %edge_index_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_24_V_load"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:11  %edge_index_1D_25_V_load = load i16* %edge_index_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_25_V_load"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:12  %lshr_ln203_25 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_24_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_25"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:13  %zext_ln203_122 = zext i4 %lshr_ln203_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_122"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:14  %node_attr_1D_mat_12_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_12_0_V, i64 0, i64 %zext_ln203_122

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_addr_1"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:15  %node_attr_1D_mat_12_0_V_load = load i256* %node_attr_1D_mat_12_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:16  %empty_85 = trunc i16 %edge_index_1D_24_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:36  %lshr_ln203_26 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_25_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_26"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:37  %zext_ln203_123 = zext i4 %lshr_ln203_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_123"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:38  %node_attr_1D_mat_12_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_12_0_V, i64 0, i64 %zext_ln203_123

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_addr_2"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:39  %node_attr_1D_mat_12_0_V_load_1 = load i256* %node_attr_1D_mat_12_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load_1"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:40  %empty_87 = trunc i16 %edge_index_1D_25_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:60  %node_attr_1D_mat_12_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_12_1_V, i64 0, i64 %zext_ln203_122

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_addr_1"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:61  %node_attr_1D_mat_12_1_V_load = load i256* %node_attr_1D_mat_12_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:79  %node_attr_1D_mat_12_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_12_1_V, i64 0, i64 %zext_ln203_123

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_addr_2"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:80  %node_attr_1D_mat_12_1_V_load_1 = load i256* %node_attr_1D_mat_12_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load_1"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:98  %node_attr_1D_mat_12_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_12_2_V, i64 0, i64 %zext_ln203_122

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_addr_1"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:99  %node_attr_1D_mat_12_2_V_load = load i256* %node_attr_1D_mat_12_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:117  %node_attr_1D_mat_12_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_12_2_V, i64 0, i64 %zext_ln203_123

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_addr_2"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:118  %node_attr_1D_mat_12_2_V_load_1 = load i256* %node_attr_1D_mat_12_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load_1"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:150  %phi_input_6_V_28 = load i16* %edge_attr_1D_52_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_28"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:152  %phi_input_7_V_13 = load i16* %edge_attr_1D_53_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_13"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:154  %phi_input_8_V_13 = load i16* %edge_attr_1D_54_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_13"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:156  %phi_input_9_V_13 = load i16* %edge_attr_1D_55_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_13"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:158  %edge_index_1D_26_V_load = load i16* %edge_index_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_26_V_load"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:160  %edge_index_1D_27_V_load = load i16* %edge_index_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_27_V_load"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:161  %lshr_ln203_27 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_26_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_27"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:162  %zext_ln203_124 = zext i4 %lshr_ln203_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_124"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:163  %node_attr_1D_mat_13_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_13_0_V, i64 0, i64 %zext_ln203_124

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_addr_1"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:164  %node_attr_1D_mat_13_0_V_load = load i256* %node_attr_1D_mat_13_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:165  %empty_89 = trunc i16 %edge_index_1D_26_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:185  %lshr_ln203_28 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_27_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_28"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:186  %zext_ln203_125 = zext i4 %lshr_ln203_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_125"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:187  %node_attr_1D_mat_13_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_13_0_V, i64 0, i64 %zext_ln203_125

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_addr_2"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:188  %node_attr_1D_mat_13_0_V_load_1 = load i256* %node_attr_1D_mat_13_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load_1"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:189  %empty_91 = trunc i16 %edge_index_1D_27_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:209  %node_attr_1D_mat_13_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_13_1_V, i64 0, i64 %zext_ln203_124

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_addr_1"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:210  %node_attr_1D_mat_13_1_V_load = load i256* %node_attr_1D_mat_13_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:228  %node_attr_1D_mat_13_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_13_1_V, i64 0, i64 %zext_ln203_125

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_addr_2"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:229  %node_attr_1D_mat_13_1_V_load_1 = load i256* %node_attr_1D_mat_13_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load_1"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:247  %node_attr_1D_mat_13_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_13_2_V, i64 0, i64 %zext_ln203_124

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_addr_1"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:248  %node_attr_1D_mat_13_2_V_load = load i256* %node_attr_1D_mat_13_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:266  %node_attr_1D_mat_13_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_13_2_V, i64 0, i64 %zext_ln203_125

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_addr_2"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:267  %node_attr_1D_mat_13_2_V_load_1 = load i256* %node_attr_1D_mat_13_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load_1"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:299  %phi_input_6_V_29 = load i16* %edge_attr_1D_56_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_29"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:301  %phi_input_7_V_14 = load i16* %edge_attr_1D_57_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_14"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:303  %phi_input_8_V_14 = load i16* %edge_attr_1D_58_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_14"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:305  %phi_input_9_V_14 = load i16* %edge_attr_1D_59_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_14"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:307  %edge_index_1D_28_V_load = load i16* %edge_index_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_28_V_load"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:309  %edge_index_1D_29_V_load = load i16* %edge_index_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_29_V_load"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:310  %lshr_ln203_29 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_28_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_29"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:311  %zext_ln203_126 = zext i4 %lshr_ln203_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_126"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:312  %node_attr_1D_mat_14_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_14_0_V, i64 0, i64 %zext_ln203_126

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_addr_1"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:313  %node_attr_1D_mat_14_0_V_load = load i256* %node_attr_1D_mat_14_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:314  %empty_93 = trunc i16 %edge_index_1D_28_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:334  %lshr_ln203_30 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_29_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_30"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:335  %zext_ln203_127 = zext i4 %lshr_ln203_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_127"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:336  %node_attr_1D_mat_14_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_14_0_V, i64 0, i64 %zext_ln203_127

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_addr_2"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:337  %node_attr_1D_mat_14_0_V_load_1 = load i256* %node_attr_1D_mat_14_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load_1"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:338  %empty_95 = trunc i16 %edge_index_1D_29_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:358  %node_attr_1D_mat_14_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_14_1_V, i64 0, i64 %zext_ln203_126

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_addr_1"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:359  %node_attr_1D_mat_14_1_V_load = load i256* %node_attr_1D_mat_14_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:377  %node_attr_1D_mat_14_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_14_1_V, i64 0, i64 %zext_ln203_127

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_addr_2"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:378  %node_attr_1D_mat_14_1_V_load_1 = load i256* %node_attr_1D_mat_14_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load_1"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:396  %node_attr_1D_mat_14_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_14_2_V, i64 0, i64 %zext_ln203_126

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_addr_1"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:397  %node_attr_1D_mat_14_2_V_load = load i256* %node_attr_1D_mat_14_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:415  %node_attr_1D_mat_14_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_14_2_V, i64 0, i64 %zext_ln203_127

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_addr_2"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:416  %node_attr_1D_mat_14_2_V_load_1 = load i256* %node_attr_1D_mat_14_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load_1"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:448  %phi_input_6_V_30 = load i16* %edge_attr_1D_60_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_30"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:450  %phi_input_7_V_15 = load i16* %edge_attr_1D_61_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_15"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:452  %phi_input_8_V_15 = load i16* %edge_attr_1D_62_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_15"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:454  %phi_input_9_V_15 = load i16* %edge_attr_1D_63_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_15"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:456  %edge_index_1D_30_V_load = load i16* %edge_index_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_30_V_load"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:458  %edge_index_1D_31_V_load = load i16* %edge_index_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_31_V_load"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:459  %lshr_ln203_31 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_30_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_31"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:460  %zext_ln203_128 = zext i4 %lshr_ln203_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_128"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:461  %node_attr_1D_mat_15_0_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_15_0_V, i64 0, i64 %zext_ln203_128

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_addr_1"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:462  %node_attr_1D_mat_15_0_V_load = load i256* %node_attr_1D_mat_15_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:463  %empty_97 = trunc i16 %edge_index_1D_30_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:483  %lshr_ln203_32 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_31_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_32"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:484  %zext_ln203_129 = zext i4 %lshr_ln203_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_129"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:485  %node_attr_1D_mat_15_0_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_15_0_V, i64 0, i64 %zext_ln203_129

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_addr_2"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:486  %node_attr_1D_mat_15_0_V_load_1 = load i256* %node_attr_1D_mat_15_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load_1"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:487  %empty_99 = trunc i16 %edge_index_1D_31_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:507  %node_attr_1D_mat_15_1_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_15_1_V, i64 0, i64 %zext_ln203_128

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_addr_1"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:508  %node_attr_1D_mat_15_1_V_load = load i256* %node_attr_1D_mat_15_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:526  %node_attr_1D_mat_15_1_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_15_1_V, i64 0, i64 %zext_ln203_129

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_addr_2"/></StgValue>
</operation>

<operation id="905" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:527  %node_attr_1D_mat_15_1_V_load_1 = load i256* %node_attr_1D_mat_15_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load_1"/></StgValue>
</operation>

<operation id="906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:545  %node_attr_1D_mat_15_2_V_addr_1 = getelementptr [7 x i256]* %node_attr_1D_mat_15_2_V, i64 0, i64 %zext_ln203_128

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_addr_1"/></StgValue>
</operation>

<operation id="907" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:546  %node_attr_1D_mat_15_2_V_load = load i256* %node_attr_1D_mat_15_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load"/></StgValue>
</operation>

<operation id="908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:564  %node_attr_1D_mat_15_2_V_addr_2 = getelementptr [7 x i256]* %node_attr_1D_mat_15_2_V, i64 0, i64 %zext_ln203_129

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_addr_2"/></StgValue>
</operation>

<operation id="909" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:565  %node_attr_1D_mat_15_2_V_load_1 = load i256* %node_attr_1D_mat_15_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="910" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:21  %node_attr_1D_mat_0_0_V_load = load i256* %node_attr_1D_mat_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:23  %tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_35, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:24  %empty_36 = or i8 %tmp_5, 15

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:25  %icmp_ln203 = icmp ugt i8 %tmp_5, %empty_36

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:26  %zext_ln203_5 = zext i8 %tmp_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:27  %zext_ln203_6 = zext i8 %empty_36 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:28  %tmp_4 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:29  %sub_ln203 = sub i9 %zext_ln203_5, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:30  %xor_ln203 = xor i9 %zext_ln203_5, 255

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:31  %sub_ln203_1 = sub i9 %zext_ln203_6, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:32  %select_ln203 = select i1 %icmp_ln203, i9 %sub_ln203, i9 %sub_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:33  %select_ln203_1 = select i1 %icmp_ln203, i256 %tmp_4, i256 %node_attr_1D_mat_0_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:34  %select_ln203_2 = select i1 %icmp_ln203, i9 %xor_ln203, i9 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:35  %sub_ln203_2 = sub i9 255, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:36  %zext_ln203_7 = zext i9 %select_ln203_2 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:37  %zext_ln203_8 = zext i9 %sub_ln203_2 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:38  %lshr_ln203 = lshr i256 %select_ln203_1, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:39  %lshr_ln203_33 = lshr i256 -1, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="lshr_ln203_33"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:40  %and_ln203 = and i256 %lshr_ln203, %lshr_ln203_33

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:41  %phi_input_3_V = trunc i256 %and_ln203 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:45  %node_attr_1D_mat_0_0_V_load_1 = load i256* %node_attr_1D_mat_0_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load_1"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:47  %tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_37, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:48  %empty_38 = or i8 %tmp_7, 15

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:49  %icmp_ln203_1 = icmp ugt i8 %tmp_7, %empty_38

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:50  %zext_ln203_10 = zext i8 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:51  %zext_ln203_11 = zext i8 %empty_38 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:52  %tmp_6 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:53  %sub_ln203_3 = sub i9 %zext_ln203_10, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:54  %xor_ln203_1 = xor i9 %zext_ln203_10, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:55  %sub_ln203_4 = sub i9 %zext_ln203_11, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:56  %select_ln203_3 = select i1 %icmp_ln203_1, i9 %sub_ln203_3, i9 %sub_ln203_4

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:57  %select_ln203_4 = select i1 %icmp_ln203_1, i256 %tmp_6, i256 %node_attr_1D_mat_0_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:58  %select_ln203_5 = select i1 %icmp_ln203_1, i9 %xor_ln203_1, i9 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:59  %sub_ln203_5 = sub i9 255, %select_ln203_3

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:60  %zext_ln203_12 = zext i9 %select_ln203_5 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:61  %zext_ln203_13 = zext i9 %sub_ln203_5 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:62  %lshr_ln203_34 = lshr i256 %select_ln203_4, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="lshr_ln203_34"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:63  %lshr_ln203_35 = lshr i256 -1, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="lshr_ln203_35"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:64  %and_ln203_1 = and i256 %lshr_ln203_34, %lshr_ln203_35

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:65  %phi_input_0_V = trunc i256 %and_ln203_1 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:67  %node_attr_1D_mat_0_1_V_load = load i256* %node_attr_1D_mat_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:68  %icmp_ln203_2 = icmp ugt i8 %tmp_5, %empty_36

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:69  %zext_ln203_14 = zext i8 %tmp_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:70  %zext_ln203_15 = zext i8 %empty_36 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:71  %tmp_8 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:72  %sub_ln203_6 = sub i9 %zext_ln203_14, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:73  %xor_ln203_2 = xor i9 %zext_ln203_14, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:74  %sub_ln203_7 = sub i9 %zext_ln203_15, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:75  %select_ln203_6 = select i1 %icmp_ln203_2, i9 %sub_ln203_6, i9 %sub_ln203_7

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:76  %select_ln203_7 = select i1 %icmp_ln203_2, i256 %tmp_8, i256 %node_attr_1D_mat_0_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:77  %select_ln203_8 = select i1 %icmp_ln203_2, i9 %xor_ln203_2, i9 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:78  %sub_ln203_8 = sub i9 255, %select_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:79  %zext_ln203_16 = zext i9 %select_ln203_8 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:80  %zext_ln203_17 = zext i9 %sub_ln203_8 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:81  %lshr_ln203_36 = lshr i256 %select_ln203_7, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="lshr_ln203_36"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:82  %lshr_ln203_37 = lshr i256 -1, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="lshr_ln203_37"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:83  %and_ln203_2 = and i256 %lshr_ln203_36, %lshr_ln203_37

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:84  %phi_input_4_V = trunc i256 %and_ln203_2 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:86  %node_attr_1D_mat_0_1_V_load_1 = load i256* %node_attr_1D_mat_0_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load_1"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:87  %icmp_ln203_3 = icmp ugt i8 %tmp_7, %empty_38

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:88  %zext_ln203_18 = zext i8 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:89  %zext_ln203_19 = zext i8 %empty_38 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:90  %tmp_10 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:91  %sub_ln203_9 = sub i9 %zext_ln203_18, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:92  %xor_ln203_3 = xor i9 %zext_ln203_18, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_3"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:93  %sub_ln203_10 = sub i9 %zext_ln203_19, %zext_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:94  %select_ln203_9 = select i1 %icmp_ln203_3, i9 %sub_ln203_9, i9 %sub_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:95  %select_ln203_10 = select i1 %icmp_ln203_3, i256 %tmp_10, i256 %node_attr_1D_mat_0_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:96  %select_ln203_11 = select i1 %icmp_ln203_3, i9 %xor_ln203_3, i9 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:97  %sub_ln203_11 = sub i9 255, %select_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_11"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:98  %zext_ln203_20 = zext i9 %select_ln203_11 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:99  %zext_ln203_21 = zext i9 %sub_ln203_11 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:100  %lshr_ln203_38 = lshr i256 %select_ln203_10, %zext_ln203_20

]]></Node>
<StgValue><ssdm name="lshr_ln203_38"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:101  %lshr_ln203_39 = lshr i256 -1, %zext_ln203_21

]]></Node>
<StgValue><ssdm name="lshr_ln203_39"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:102  %and_ln203_3 = and i256 %lshr_ln203_38, %lshr_ln203_39

]]></Node>
<StgValue><ssdm name="and_ln203_3"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:103  %phi_input_1_V = trunc i256 %and_ln203_3 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:105  %node_attr_1D_mat_0_2_V_load = load i256* %node_attr_1D_mat_0_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:106  %icmp_ln203_4 = icmp ugt i8 %tmp_5, %empty_36

]]></Node>
<StgValue><ssdm name="icmp_ln203_4"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:107  %zext_ln203_22 = zext i8 %tmp_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:108  %zext_ln203_23 = zext i8 %empty_36 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:109  %tmp_12 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:110  %sub_ln203_12 = sub i9 %zext_ln203_22, %zext_ln203_23

]]></Node>
<StgValue><ssdm name="sub_ln203_12"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:111  %xor_ln203_4 = xor i9 %zext_ln203_22, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_4"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:112  %sub_ln203_13 = sub i9 %zext_ln203_23, %zext_ln203_22

]]></Node>
<StgValue><ssdm name="sub_ln203_13"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:113  %select_ln203_12 = select i1 %icmp_ln203_4, i9 %sub_ln203_12, i9 %sub_ln203_13

]]></Node>
<StgValue><ssdm name="select_ln203_12"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:114  %select_ln203_13 = select i1 %icmp_ln203_4, i256 %tmp_12, i256 %node_attr_1D_mat_0_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_13"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:115  %select_ln203_14 = select i1 %icmp_ln203_4, i9 %xor_ln203_4, i9 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="select_ln203_14"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:116  %sub_ln203_14 = sub i9 255, %select_ln203_12

]]></Node>
<StgValue><ssdm name="sub_ln203_14"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:117  %zext_ln203_24 = zext i9 %select_ln203_14 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:118  %zext_ln203_25 = zext i9 %sub_ln203_14 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:119  %lshr_ln203_40 = lshr i256 %select_ln203_13, %zext_ln203_24

]]></Node>
<StgValue><ssdm name="lshr_ln203_40"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:120  %lshr_ln203_41 = lshr i256 -1, %zext_ln203_25

]]></Node>
<StgValue><ssdm name="lshr_ln203_41"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:121  %and_ln203_4 = and i256 %lshr_ln203_40, %lshr_ln203_41

]]></Node>
<StgValue><ssdm name="and_ln203_4"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:122  %phi_input_5_V = trunc i256 %and_ln203_4 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:124  %node_attr_1D_mat_0_2_V_load_1 = load i256* %node_attr_1D_mat_0_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load_1"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:125  %icmp_ln203_5 = icmp ugt i8 %tmp_7, %empty_38

]]></Node>
<StgValue><ssdm name="icmp_ln203_5"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:126  %zext_ln203_26 = zext i8 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_26"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:127  %zext_ln203_27 = zext i8 %empty_38 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_27"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:128  %tmp_14 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:129  %sub_ln203_15 = sub i9 %zext_ln203_26, %zext_ln203_27

]]></Node>
<StgValue><ssdm name="sub_ln203_15"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:130  %xor_ln203_5 = xor i9 %zext_ln203_26, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_5"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:131  %sub_ln203_16 = sub i9 %zext_ln203_27, %zext_ln203_26

]]></Node>
<StgValue><ssdm name="sub_ln203_16"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:132  %select_ln203_15 = select i1 %icmp_ln203_5, i9 %sub_ln203_15, i9 %sub_ln203_16

]]></Node>
<StgValue><ssdm name="select_ln203_15"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:133  %select_ln203_16 = select i1 %icmp_ln203_5, i256 %tmp_14, i256 %node_attr_1D_mat_0_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_16"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:134  %select_ln203_17 = select i1 %icmp_ln203_5, i9 %xor_ln203_5, i9 %zext_ln203_26

]]></Node>
<StgValue><ssdm name="select_ln203_17"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:135  %sub_ln203_17 = sub i9 255, %select_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_17"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:136  %zext_ln203_28 = zext i9 %select_ln203_17 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_28"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:137  %zext_ln203_29 = zext i9 %sub_ln203_17 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_29"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:138  %lshr_ln203_42 = lshr i256 %select_ln203_16, %zext_ln203_28

]]></Node>
<StgValue><ssdm name="lshr_ln203_42"/></StgValue>
</operation>

<operation id="1019" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:139  %lshr_ln203_43 = lshr i256 -1, %zext_ln203_29

]]></Node>
<StgValue><ssdm name="lshr_ln203_43"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:140  %and_ln203_5 = and i256 %lshr_ln203_42, %lshr_ln203_43

]]></Node>
<StgValue><ssdm name="and_ln203_5"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:141  %phi_input_2_V = trunc i256 %and_ln203_5 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:171  %node_attr_1D_mat_1_0_V_load = load i256* %node_attr_1D_mat_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:173  %tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_40, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:174  %empty_41 = or i8 %tmp_9, 15

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:175  %icmp_ln203_6 = icmp ugt i8 %tmp_9, %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln203_6"/></StgValue>
</operation>

<operation id="1026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:176  %zext_ln203_31 = zext i8 %tmp_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_31"/></StgValue>
</operation>

<operation id="1027" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:177  %zext_ln203_32 = zext i8 %empty_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_32"/></StgValue>
</operation>

<operation id="1028" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:178  %tmp_16 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1029" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:179  %sub_ln203_18 = sub i9 %zext_ln203_31, %zext_ln203_32

]]></Node>
<StgValue><ssdm name="sub_ln203_18"/></StgValue>
</operation>

<operation id="1030" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:180  %xor_ln203_6 = xor i9 %zext_ln203_31, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_6"/></StgValue>
</operation>

<operation id="1031" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:181  %sub_ln203_19 = sub i9 %zext_ln203_32, %zext_ln203_31

]]></Node>
<StgValue><ssdm name="sub_ln203_19"/></StgValue>
</operation>

<operation id="1032" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:182  %select_ln203_18 = select i1 %icmp_ln203_6, i9 %sub_ln203_18, i9 %sub_ln203_19

]]></Node>
<StgValue><ssdm name="select_ln203_18"/></StgValue>
</operation>

<operation id="1033" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:183  %select_ln203_19 = select i1 %icmp_ln203_6, i256 %tmp_16, i256 %node_attr_1D_mat_1_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_19"/></StgValue>
</operation>

<operation id="1034" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:184  %select_ln203_20 = select i1 %icmp_ln203_6, i9 %xor_ln203_6, i9 %zext_ln203_31

]]></Node>
<StgValue><ssdm name="select_ln203_20"/></StgValue>
</operation>

<operation id="1035" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:185  %sub_ln203_20 = sub i9 255, %select_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_20"/></StgValue>
</operation>

<operation id="1036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:186  %zext_ln203_33 = zext i9 %select_ln203_20 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_33"/></StgValue>
</operation>

<operation id="1037" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:187  %zext_ln203_34 = zext i9 %sub_ln203_20 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_34"/></StgValue>
</operation>

<operation id="1038" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:188  %lshr_ln203_44 = lshr i256 %select_ln203_19, %zext_ln203_33

]]></Node>
<StgValue><ssdm name="lshr_ln203_44"/></StgValue>
</operation>

<operation id="1039" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:189  %lshr_ln203_45 = lshr i256 -1, %zext_ln203_34

]]></Node>
<StgValue><ssdm name="lshr_ln203_45"/></StgValue>
</operation>

<operation id="1040" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:190  %and_ln203_6 = and i256 %lshr_ln203_44, %lshr_ln203_45

]]></Node>
<StgValue><ssdm name="and_ln203_6"/></StgValue>
</operation>

<operation id="1041" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:191  %phi_input_3_V_16 = trunc i256 %and_ln203_6 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_16"/></StgValue>
</operation>

<operation id="1042" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:195  %node_attr_1D_mat_1_0_V_load_1 = load i256* %node_attr_1D_mat_1_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load_1"/></StgValue>
</operation>

<operation id="1043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:197  %tmp_11 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_42, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1044" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:198  %empty_43 = or i8 %tmp_11, 15

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1045" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:199  %icmp_ln203_7 = icmp ugt i8 %tmp_11, %empty_43

]]></Node>
<StgValue><ssdm name="icmp_ln203_7"/></StgValue>
</operation>

<operation id="1046" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:200  %zext_ln203_36 = zext i8 %tmp_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_36"/></StgValue>
</operation>

<operation id="1047" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:201  %zext_ln203_37 = zext i8 %empty_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_37"/></StgValue>
</operation>

<operation id="1048" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:202  %tmp_18 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1049" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:203  %sub_ln203_21 = sub i9 %zext_ln203_36, %zext_ln203_37

]]></Node>
<StgValue><ssdm name="sub_ln203_21"/></StgValue>
</operation>

<operation id="1050" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:204  %xor_ln203_7 = xor i9 %zext_ln203_36, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_7"/></StgValue>
</operation>

<operation id="1051" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:205  %sub_ln203_22 = sub i9 %zext_ln203_37, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="sub_ln203_22"/></StgValue>
</operation>

<operation id="1052" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:206  %select_ln203_21 = select i1 %icmp_ln203_7, i9 %sub_ln203_21, i9 %sub_ln203_22

]]></Node>
<StgValue><ssdm name="select_ln203_21"/></StgValue>
</operation>

<operation id="1053" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:207  %select_ln203_22 = select i1 %icmp_ln203_7, i256 %tmp_18, i256 %node_attr_1D_mat_1_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_22"/></StgValue>
</operation>

<operation id="1054" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:208  %select_ln203_23 = select i1 %icmp_ln203_7, i9 %xor_ln203_7, i9 %zext_ln203_36

]]></Node>
<StgValue><ssdm name="select_ln203_23"/></StgValue>
</operation>

<operation id="1055" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:209  %sub_ln203_23 = sub i9 255, %select_ln203_21

]]></Node>
<StgValue><ssdm name="sub_ln203_23"/></StgValue>
</operation>

<operation id="1056" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:210  %zext_ln203_38 = zext i9 %select_ln203_23 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_38"/></StgValue>
</operation>

<operation id="1057" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:211  %zext_ln203_39 = zext i9 %sub_ln203_23 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_39"/></StgValue>
</operation>

<operation id="1058" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:212  %lshr_ln203_46 = lshr i256 %select_ln203_22, %zext_ln203_38

]]></Node>
<StgValue><ssdm name="lshr_ln203_46"/></StgValue>
</operation>

<operation id="1059" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:213  %lshr_ln203_47 = lshr i256 -1, %zext_ln203_39

]]></Node>
<StgValue><ssdm name="lshr_ln203_47"/></StgValue>
</operation>

<operation id="1060" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:214  %and_ln203_7 = and i256 %lshr_ln203_46, %lshr_ln203_47

]]></Node>
<StgValue><ssdm name="and_ln203_7"/></StgValue>
</operation>

<operation id="1061" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:215  %phi_input_0_V_16 = trunc i256 %and_ln203_7 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_16"/></StgValue>
</operation>

<operation id="1062" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:217  %node_attr_1D_mat_1_1_V_load = load i256* %node_attr_1D_mat_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load"/></StgValue>
</operation>

<operation id="1063" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:218  %icmp_ln203_8 = icmp ugt i8 %tmp_9, %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln203_8"/></StgValue>
</operation>

<operation id="1064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:219  %zext_ln203_40 = zext i8 %tmp_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_40"/></StgValue>
</operation>

<operation id="1065" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:220  %zext_ln203_41 = zext i8 %empty_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_41"/></StgValue>
</operation>

<operation id="1066" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:221  %tmp_20 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1067" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:222  %sub_ln203_24 = sub i9 %zext_ln203_40, %zext_ln203_41

]]></Node>
<StgValue><ssdm name="sub_ln203_24"/></StgValue>
</operation>

<operation id="1068" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:223  %xor_ln203_8 = xor i9 %zext_ln203_40, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_8"/></StgValue>
</operation>

<operation id="1069" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:224  %sub_ln203_25 = sub i9 %zext_ln203_41, %zext_ln203_40

]]></Node>
<StgValue><ssdm name="sub_ln203_25"/></StgValue>
</operation>

<operation id="1070" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:225  %select_ln203_24 = select i1 %icmp_ln203_8, i9 %sub_ln203_24, i9 %sub_ln203_25

]]></Node>
<StgValue><ssdm name="select_ln203_24"/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:226  %select_ln203_25 = select i1 %icmp_ln203_8, i256 %tmp_20, i256 %node_attr_1D_mat_1_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_25"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:227  %select_ln203_26 = select i1 %icmp_ln203_8, i9 %xor_ln203_8, i9 %zext_ln203_40

]]></Node>
<StgValue><ssdm name="select_ln203_26"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:228  %sub_ln203_26 = sub i9 255, %select_ln203_24

]]></Node>
<StgValue><ssdm name="sub_ln203_26"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:229  %zext_ln203_42 = zext i9 %select_ln203_26 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_42"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:230  %zext_ln203_43 = zext i9 %sub_ln203_26 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_43"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:231  %lshr_ln203_48 = lshr i256 %select_ln203_25, %zext_ln203_42

]]></Node>
<StgValue><ssdm name="lshr_ln203_48"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:232  %lshr_ln203_49 = lshr i256 -1, %zext_ln203_43

]]></Node>
<StgValue><ssdm name="lshr_ln203_49"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:233  %and_ln203_8 = and i256 %lshr_ln203_48, %lshr_ln203_49

]]></Node>
<StgValue><ssdm name="and_ln203_8"/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:234  %phi_input_4_V_16 = trunc i256 %and_ln203_8 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_16"/></StgValue>
</operation>

<operation id="1080" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:236  %node_attr_1D_mat_1_1_V_load_1 = load i256* %node_attr_1D_mat_1_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load_1"/></StgValue>
</operation>

<operation id="1081" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:237  %icmp_ln203_9 = icmp ugt i8 %tmp_11, %empty_43

]]></Node>
<StgValue><ssdm name="icmp_ln203_9"/></StgValue>
</operation>

<operation id="1082" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:238  %zext_ln203_44 = zext i8 %tmp_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_44"/></StgValue>
</operation>

<operation id="1083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:239  %zext_ln203_45 = zext i8 %empty_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_45"/></StgValue>
</operation>

<operation id="1084" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:240  %tmp_22 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1085" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:241  %sub_ln203_27 = sub i9 %zext_ln203_44, %zext_ln203_45

]]></Node>
<StgValue><ssdm name="sub_ln203_27"/></StgValue>
</operation>

<operation id="1086" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:242  %xor_ln203_9 = xor i9 %zext_ln203_44, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_9"/></StgValue>
</operation>

<operation id="1087" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:243  %sub_ln203_28 = sub i9 %zext_ln203_45, %zext_ln203_44

]]></Node>
<StgValue><ssdm name="sub_ln203_28"/></StgValue>
</operation>

<operation id="1088" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:244  %select_ln203_27 = select i1 %icmp_ln203_9, i9 %sub_ln203_27, i9 %sub_ln203_28

]]></Node>
<StgValue><ssdm name="select_ln203_27"/></StgValue>
</operation>

<operation id="1089" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:245  %select_ln203_28 = select i1 %icmp_ln203_9, i256 %tmp_22, i256 %node_attr_1D_mat_1_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_28"/></StgValue>
</operation>

<operation id="1090" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:246  %select_ln203_29 = select i1 %icmp_ln203_9, i9 %xor_ln203_9, i9 %zext_ln203_44

]]></Node>
<StgValue><ssdm name="select_ln203_29"/></StgValue>
</operation>

<operation id="1091" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:247  %sub_ln203_29 = sub i9 255, %select_ln203_27

]]></Node>
<StgValue><ssdm name="sub_ln203_29"/></StgValue>
</operation>

<operation id="1092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:248  %zext_ln203_46 = zext i9 %select_ln203_29 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_46"/></StgValue>
</operation>

<operation id="1093" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:249  %zext_ln203_47 = zext i9 %sub_ln203_29 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_47"/></StgValue>
</operation>

<operation id="1094" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:250  %lshr_ln203_50 = lshr i256 %select_ln203_28, %zext_ln203_46

]]></Node>
<StgValue><ssdm name="lshr_ln203_50"/></StgValue>
</operation>

<operation id="1095" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:251  %lshr_ln203_51 = lshr i256 -1, %zext_ln203_47

]]></Node>
<StgValue><ssdm name="lshr_ln203_51"/></StgValue>
</operation>

<operation id="1096" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:252  %and_ln203_9 = and i256 %lshr_ln203_50, %lshr_ln203_51

]]></Node>
<StgValue><ssdm name="and_ln203_9"/></StgValue>
</operation>

<operation id="1097" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:253  %phi_input_1_V_16 = trunc i256 %and_ln203_9 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_16"/></StgValue>
</operation>

<operation id="1098" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:255  %node_attr_1D_mat_1_2_V_load = load i256* %node_attr_1D_mat_1_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load"/></StgValue>
</operation>

<operation id="1099" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:256  %icmp_ln203_10 = icmp ugt i8 %tmp_9, %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln203_10"/></StgValue>
</operation>

<operation id="1100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:257  %zext_ln203_48 = zext i8 %tmp_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_48"/></StgValue>
</operation>

<operation id="1101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:258  %zext_ln203_49 = zext i8 %empty_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_49"/></StgValue>
</operation>

<operation id="1102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:259  %tmp_24 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1103" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:260  %sub_ln203_30 = sub i9 %zext_ln203_48, %zext_ln203_49

]]></Node>
<StgValue><ssdm name="sub_ln203_30"/></StgValue>
</operation>

<operation id="1104" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:261  %xor_ln203_10 = xor i9 %zext_ln203_48, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_10"/></StgValue>
</operation>

<operation id="1105" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:262  %sub_ln203_31 = sub i9 %zext_ln203_49, %zext_ln203_48

]]></Node>
<StgValue><ssdm name="sub_ln203_31"/></StgValue>
</operation>

<operation id="1106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:263  %select_ln203_30 = select i1 %icmp_ln203_10, i9 %sub_ln203_30, i9 %sub_ln203_31

]]></Node>
<StgValue><ssdm name="select_ln203_30"/></StgValue>
</operation>

<operation id="1107" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:264  %select_ln203_31 = select i1 %icmp_ln203_10, i256 %tmp_24, i256 %node_attr_1D_mat_1_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_31"/></StgValue>
</operation>

<operation id="1108" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:265  %select_ln203_32 = select i1 %icmp_ln203_10, i9 %xor_ln203_10, i9 %zext_ln203_48

]]></Node>
<StgValue><ssdm name="select_ln203_32"/></StgValue>
</operation>

<operation id="1109" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:266  %sub_ln203_32 = sub i9 255, %select_ln203_30

]]></Node>
<StgValue><ssdm name="sub_ln203_32"/></StgValue>
</operation>

<operation id="1110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:267  %zext_ln203_50 = zext i9 %select_ln203_32 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_50"/></StgValue>
</operation>

<operation id="1111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:268  %zext_ln203_51 = zext i9 %sub_ln203_32 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_51"/></StgValue>
</operation>

<operation id="1112" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:269  %lshr_ln203_52 = lshr i256 %select_ln203_31, %zext_ln203_50

]]></Node>
<StgValue><ssdm name="lshr_ln203_52"/></StgValue>
</operation>

<operation id="1113" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:270  %lshr_ln203_53 = lshr i256 -1, %zext_ln203_51

]]></Node>
<StgValue><ssdm name="lshr_ln203_53"/></StgValue>
</operation>

<operation id="1114" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:271  %and_ln203_10 = and i256 %lshr_ln203_52, %lshr_ln203_53

]]></Node>
<StgValue><ssdm name="and_ln203_10"/></StgValue>
</operation>

<operation id="1115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:272  %phi_input_5_V_16 = trunc i256 %and_ln203_10 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_16"/></StgValue>
</operation>

<operation id="1116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:274  %node_attr_1D_mat_1_2_V_load_1 = load i256* %node_attr_1D_mat_1_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load_1"/></StgValue>
</operation>

<operation id="1117" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:275  %icmp_ln203_11 = icmp ugt i8 %tmp_11, %empty_43

]]></Node>
<StgValue><ssdm name="icmp_ln203_11"/></StgValue>
</operation>

<operation id="1118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:276  %zext_ln203_52 = zext i8 %tmp_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_52"/></StgValue>
</operation>

<operation id="1119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:277  %zext_ln203_53 = zext i8 %empty_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_53"/></StgValue>
</operation>

<operation id="1120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:278  %tmp_26 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1121" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:279  %sub_ln203_33 = sub i9 %zext_ln203_52, %zext_ln203_53

]]></Node>
<StgValue><ssdm name="sub_ln203_33"/></StgValue>
</operation>

<operation id="1122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:280  %xor_ln203_11 = xor i9 %zext_ln203_52, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_11"/></StgValue>
</operation>

<operation id="1123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:281  %sub_ln203_34 = sub i9 %zext_ln203_53, %zext_ln203_52

]]></Node>
<StgValue><ssdm name="sub_ln203_34"/></StgValue>
</operation>

<operation id="1124" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:282  %select_ln203_33 = select i1 %icmp_ln203_11, i9 %sub_ln203_33, i9 %sub_ln203_34

]]></Node>
<StgValue><ssdm name="select_ln203_33"/></StgValue>
</operation>

<operation id="1125" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:283  %select_ln203_34 = select i1 %icmp_ln203_11, i256 %tmp_26, i256 %node_attr_1D_mat_1_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_34"/></StgValue>
</operation>

<operation id="1126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:284  %select_ln203_35 = select i1 %icmp_ln203_11, i9 %xor_ln203_11, i9 %zext_ln203_52

]]></Node>
<StgValue><ssdm name="select_ln203_35"/></StgValue>
</operation>

<operation id="1127" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:285  %sub_ln203_35 = sub i9 255, %select_ln203_33

]]></Node>
<StgValue><ssdm name="sub_ln203_35"/></StgValue>
</operation>

<operation id="1128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:286  %zext_ln203_54 = zext i9 %select_ln203_35 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_54"/></StgValue>
</operation>

<operation id="1129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:287  %zext_ln203_55 = zext i9 %sub_ln203_35 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_55"/></StgValue>
</operation>

<operation id="1130" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:288  %lshr_ln203_54 = lshr i256 %select_ln203_34, %zext_ln203_54

]]></Node>
<StgValue><ssdm name="lshr_ln203_54"/></StgValue>
</operation>

<operation id="1131" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:289  %lshr_ln203_55 = lshr i256 -1, %zext_ln203_55

]]></Node>
<StgValue><ssdm name="lshr_ln203_55"/></StgValue>
</operation>

<operation id="1132" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:290  %and_ln203_11 = and i256 %lshr_ln203_54, %lshr_ln203_55

]]></Node>
<StgValue><ssdm name="and_ln203_11"/></StgValue>
</operation>

<operation id="1133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:291  %phi_input_2_V_16 = trunc i256 %and_ln203_11 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_16"/></StgValue>
</operation>

<operation id="1134" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:320  %node_attr_1D_mat_2_0_V_load = load i256* %node_attr_1D_mat_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load"/></StgValue>
</operation>

<operation id="1135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:322  %tmp_13 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_44, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:323  %empty_45 = or i8 %tmp_13, 15

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1137" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:324  %icmp_ln203_12 = icmp ugt i8 %tmp_13, %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln203_12"/></StgValue>
</operation>

<operation id="1138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:325  %zext_ln203_57 = zext i8 %tmp_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_57"/></StgValue>
</operation>

<operation id="1139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:326  %zext_ln203_58 = zext i8 %empty_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_58"/></StgValue>
</operation>

<operation id="1140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:327  %tmp_28 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1141" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:328  %sub_ln203_36 = sub i9 %zext_ln203_57, %zext_ln203_58

]]></Node>
<StgValue><ssdm name="sub_ln203_36"/></StgValue>
</operation>

<operation id="1142" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:329  %xor_ln203_12 = xor i9 %zext_ln203_57, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_12"/></StgValue>
</operation>

<operation id="1143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:330  %sub_ln203_37 = sub i9 %zext_ln203_58, %zext_ln203_57

]]></Node>
<StgValue><ssdm name="sub_ln203_37"/></StgValue>
</operation>

<operation id="1144" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:331  %select_ln203_36 = select i1 %icmp_ln203_12, i9 %sub_ln203_36, i9 %sub_ln203_37

]]></Node>
<StgValue><ssdm name="select_ln203_36"/></StgValue>
</operation>

<operation id="1145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:332  %select_ln203_37 = select i1 %icmp_ln203_12, i256 %tmp_28, i256 %node_attr_1D_mat_2_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_37"/></StgValue>
</operation>

<operation id="1146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:333  %select_ln203_38 = select i1 %icmp_ln203_12, i9 %xor_ln203_12, i9 %zext_ln203_57

]]></Node>
<StgValue><ssdm name="select_ln203_38"/></StgValue>
</operation>

<operation id="1147" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:334  %sub_ln203_38 = sub i9 255, %select_ln203_36

]]></Node>
<StgValue><ssdm name="sub_ln203_38"/></StgValue>
</operation>

<operation id="1148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:335  %zext_ln203_60 = zext i9 %select_ln203_38 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_60"/></StgValue>
</operation>

<operation id="1149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:336  %zext_ln203_62 = zext i9 %sub_ln203_38 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_62"/></StgValue>
</operation>

<operation id="1150" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:337  %lshr_ln203_56 = lshr i256 %select_ln203_37, %zext_ln203_60

]]></Node>
<StgValue><ssdm name="lshr_ln203_56"/></StgValue>
</operation>

<operation id="1151" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:338  %lshr_ln203_57 = lshr i256 -1, %zext_ln203_62

]]></Node>
<StgValue><ssdm name="lshr_ln203_57"/></StgValue>
</operation>

<operation id="1152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:339  %and_ln203_12 = and i256 %lshr_ln203_56, %lshr_ln203_57

]]></Node>
<StgValue><ssdm name="and_ln203_12"/></StgValue>
</operation>

<operation id="1153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:340  %phi_input_3_V_17 = trunc i256 %and_ln203_12 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_17"/></StgValue>
</operation>

<operation id="1154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:344  %node_attr_1D_mat_2_0_V_load_1 = load i256* %node_attr_1D_mat_2_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load_1"/></StgValue>
</operation>

<operation id="1155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:346  %tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_46, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:347  %empty_47 = or i8 %tmp_15, 15

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1157" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:348  %icmp_ln203_13 = icmp ugt i8 %tmp_15, %empty_47

]]></Node>
<StgValue><ssdm name="icmp_ln203_13"/></StgValue>
</operation>

<operation id="1158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:349  %zext_ln203_64 = zext i8 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_64"/></StgValue>
</operation>

<operation id="1159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:350  %zext_ln203_66 = zext i8 %empty_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_66"/></StgValue>
</operation>

<operation id="1160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:351  %tmp_30 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:352  %sub_ln203_39 = sub i9 %zext_ln203_64, %zext_ln203_66

]]></Node>
<StgValue><ssdm name="sub_ln203_39"/></StgValue>
</operation>

<operation id="1162" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:353  %xor_ln203_13 = xor i9 %zext_ln203_64, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_13"/></StgValue>
</operation>

<operation id="1163" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:354  %sub_ln203_40 = sub i9 %zext_ln203_66, %zext_ln203_64

]]></Node>
<StgValue><ssdm name="sub_ln203_40"/></StgValue>
</operation>

<operation id="1164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:355  %select_ln203_39 = select i1 %icmp_ln203_13, i9 %sub_ln203_39, i9 %sub_ln203_40

]]></Node>
<StgValue><ssdm name="select_ln203_39"/></StgValue>
</operation>

<operation id="1165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:356  %select_ln203_40 = select i1 %icmp_ln203_13, i256 %tmp_30, i256 %node_attr_1D_mat_2_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_40"/></StgValue>
</operation>

<operation id="1166" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:357  %select_ln203_41 = select i1 %icmp_ln203_13, i9 %xor_ln203_13, i9 %zext_ln203_64

]]></Node>
<StgValue><ssdm name="select_ln203_41"/></StgValue>
</operation>

<operation id="1167" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:358  %sub_ln203_41 = sub i9 255, %select_ln203_39

]]></Node>
<StgValue><ssdm name="sub_ln203_41"/></StgValue>
</operation>

<operation id="1168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:359  %zext_ln203_68 = zext i9 %select_ln203_41 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_68"/></StgValue>
</operation>

<operation id="1169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:360  %zext_ln203_70 = zext i9 %sub_ln203_41 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_70"/></StgValue>
</operation>

<operation id="1170" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:361  %lshr_ln203_58 = lshr i256 %select_ln203_40, %zext_ln203_68

]]></Node>
<StgValue><ssdm name="lshr_ln203_58"/></StgValue>
</operation>

<operation id="1171" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:362  %lshr_ln203_59 = lshr i256 -1, %zext_ln203_70

]]></Node>
<StgValue><ssdm name="lshr_ln203_59"/></StgValue>
</operation>

<operation id="1172" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:363  %and_ln203_13 = and i256 %lshr_ln203_58, %lshr_ln203_59

]]></Node>
<StgValue><ssdm name="and_ln203_13"/></StgValue>
</operation>

<operation id="1173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:364  %phi_input_0_V_17 = trunc i256 %and_ln203_13 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_17"/></StgValue>
</operation>

<operation id="1174" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:366  %node_attr_1D_mat_2_1_V_load = load i256* %node_attr_1D_mat_2_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load"/></StgValue>
</operation>

<operation id="1175" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:367  %icmp_ln203_14 = icmp ugt i8 %tmp_13, %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln203_14"/></StgValue>
</operation>

<operation id="1176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:368  %zext_ln203_72 = zext i8 %tmp_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_72"/></StgValue>
</operation>

<operation id="1177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:369  %zext_ln203_74 = zext i8 %empty_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_74"/></StgValue>
</operation>

<operation id="1178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:370  %tmp_32 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:371  %sub_ln203_42 = sub i9 %zext_ln203_72, %zext_ln203_74

]]></Node>
<StgValue><ssdm name="sub_ln203_42"/></StgValue>
</operation>

<operation id="1180" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:372  %xor_ln203_14 = xor i9 %zext_ln203_72, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_14"/></StgValue>
</operation>

<operation id="1181" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:373  %sub_ln203_43 = sub i9 %zext_ln203_74, %zext_ln203_72

]]></Node>
<StgValue><ssdm name="sub_ln203_43"/></StgValue>
</operation>

<operation id="1182" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:374  %select_ln203_42 = select i1 %icmp_ln203_14, i9 %sub_ln203_42, i9 %sub_ln203_43

]]></Node>
<StgValue><ssdm name="select_ln203_42"/></StgValue>
</operation>

<operation id="1183" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:375  %select_ln203_43 = select i1 %icmp_ln203_14, i256 %tmp_32, i256 %node_attr_1D_mat_2_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_43"/></StgValue>
</operation>

<operation id="1184" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:376  %select_ln203_44 = select i1 %icmp_ln203_14, i9 %xor_ln203_14, i9 %zext_ln203_72

]]></Node>
<StgValue><ssdm name="select_ln203_44"/></StgValue>
</operation>

<operation id="1185" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:377  %sub_ln203_44 = sub i9 255, %select_ln203_42

]]></Node>
<StgValue><ssdm name="sub_ln203_44"/></StgValue>
</operation>

<operation id="1186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:378  %zext_ln203_76 = zext i9 %select_ln203_44 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_76"/></StgValue>
</operation>

<operation id="1187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:379  %zext_ln203_78 = zext i9 %sub_ln203_44 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_78"/></StgValue>
</operation>

<operation id="1188" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:380  %lshr_ln203_60 = lshr i256 %select_ln203_43, %zext_ln203_76

]]></Node>
<StgValue><ssdm name="lshr_ln203_60"/></StgValue>
</operation>

<operation id="1189" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:381  %lshr_ln203_61 = lshr i256 -1, %zext_ln203_78

]]></Node>
<StgValue><ssdm name="lshr_ln203_61"/></StgValue>
</operation>

<operation id="1190" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:382  %and_ln203_14 = and i256 %lshr_ln203_60, %lshr_ln203_61

]]></Node>
<StgValue><ssdm name="and_ln203_14"/></StgValue>
</operation>

<operation id="1191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:383  %phi_input_4_V_17 = trunc i256 %and_ln203_14 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_17"/></StgValue>
</operation>

<operation id="1192" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:385  %node_attr_1D_mat_2_1_V_load_1 = load i256* %node_attr_1D_mat_2_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load_1"/></StgValue>
</operation>

<operation id="1193" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:386  %icmp_ln203_15 = icmp ugt i8 %tmp_15, %empty_47

]]></Node>
<StgValue><ssdm name="icmp_ln203_15"/></StgValue>
</operation>

<operation id="1194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:387  %zext_ln203_80 = zext i8 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_80"/></StgValue>
</operation>

<operation id="1195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:388  %zext_ln203_82 = zext i8 %empty_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_82"/></StgValue>
</operation>

<operation id="1196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:389  %tmp_34 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:390  %sub_ln203_45 = sub i9 %zext_ln203_80, %zext_ln203_82

]]></Node>
<StgValue><ssdm name="sub_ln203_45"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:391  %xor_ln203_15 = xor i9 %zext_ln203_80, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_15"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:392  %sub_ln203_46 = sub i9 %zext_ln203_82, %zext_ln203_80

]]></Node>
<StgValue><ssdm name="sub_ln203_46"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:393  %select_ln203_45 = select i1 %icmp_ln203_15, i9 %sub_ln203_45, i9 %sub_ln203_46

]]></Node>
<StgValue><ssdm name="select_ln203_45"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:394  %select_ln203_46 = select i1 %icmp_ln203_15, i256 %tmp_34, i256 %node_attr_1D_mat_2_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_46"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:395  %select_ln203_47 = select i1 %icmp_ln203_15, i9 %xor_ln203_15, i9 %zext_ln203_80

]]></Node>
<StgValue><ssdm name="select_ln203_47"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:396  %sub_ln203_47 = sub i9 255, %select_ln203_45

]]></Node>
<StgValue><ssdm name="sub_ln203_47"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:397  %zext_ln203_84 = zext i9 %select_ln203_47 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_84"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:398  %zext_ln203_86 = zext i9 %sub_ln203_47 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_86"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:399  %lshr_ln203_62 = lshr i256 %select_ln203_46, %zext_ln203_84

]]></Node>
<StgValue><ssdm name="lshr_ln203_62"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:400  %lshr_ln203_63 = lshr i256 -1, %zext_ln203_86

]]></Node>
<StgValue><ssdm name="lshr_ln203_63"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:401  %and_ln203_15 = and i256 %lshr_ln203_62, %lshr_ln203_63

]]></Node>
<StgValue><ssdm name="and_ln203_15"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:402  %phi_input_1_V_17 = trunc i256 %and_ln203_15 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_17"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:404  %node_attr_1D_mat_2_2_V_load = load i256* %node_attr_1D_mat_2_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:405  %icmp_ln203_16 = icmp ugt i8 %tmp_13, %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln203_16"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:406  %zext_ln203_88 = zext i8 %tmp_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_88"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:407  %zext_ln203_90 = zext i8 %empty_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_90"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:408  %tmp_36 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:409  %sub_ln203_48 = sub i9 %zext_ln203_88, %zext_ln203_90

]]></Node>
<StgValue><ssdm name="sub_ln203_48"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:410  %xor_ln203_16 = xor i9 %zext_ln203_88, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_16"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:411  %sub_ln203_49 = sub i9 %zext_ln203_90, %zext_ln203_88

]]></Node>
<StgValue><ssdm name="sub_ln203_49"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:412  %select_ln203_48 = select i1 %icmp_ln203_16, i9 %sub_ln203_48, i9 %sub_ln203_49

]]></Node>
<StgValue><ssdm name="select_ln203_48"/></StgValue>
</operation>

<operation id="1219" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:413  %select_ln203_49 = select i1 %icmp_ln203_16, i256 %tmp_36, i256 %node_attr_1D_mat_2_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_49"/></StgValue>
</operation>

<operation id="1220" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:414  %select_ln203_50 = select i1 %icmp_ln203_16, i9 %xor_ln203_16, i9 %zext_ln203_88

]]></Node>
<StgValue><ssdm name="select_ln203_50"/></StgValue>
</operation>

<operation id="1221" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:415  %sub_ln203_50 = sub i9 255, %select_ln203_48

]]></Node>
<StgValue><ssdm name="sub_ln203_50"/></StgValue>
</operation>

<operation id="1222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:416  %zext_ln203_92 = zext i9 %select_ln203_50 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_92"/></StgValue>
</operation>

<operation id="1223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:417  %zext_ln203_94 = zext i9 %sub_ln203_50 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_94"/></StgValue>
</operation>

<operation id="1224" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:418  %lshr_ln203_64 = lshr i256 %select_ln203_49, %zext_ln203_92

]]></Node>
<StgValue><ssdm name="lshr_ln203_64"/></StgValue>
</operation>

<operation id="1225" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:419  %lshr_ln203_65 = lshr i256 -1, %zext_ln203_94

]]></Node>
<StgValue><ssdm name="lshr_ln203_65"/></StgValue>
</operation>

<operation id="1226" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:420  %and_ln203_16 = and i256 %lshr_ln203_64, %lshr_ln203_65

]]></Node>
<StgValue><ssdm name="and_ln203_16"/></StgValue>
</operation>

<operation id="1227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:421  %phi_input_5_V_17 = trunc i256 %and_ln203_16 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_17"/></StgValue>
</operation>

<operation id="1228" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:423  %node_attr_1D_mat_2_2_V_load_1 = load i256* %node_attr_1D_mat_2_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load_1"/></StgValue>
</operation>

<operation id="1229" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:424  %icmp_ln203_17 = icmp ugt i8 %tmp_15, %empty_47

]]></Node>
<StgValue><ssdm name="icmp_ln203_17"/></StgValue>
</operation>

<operation id="1230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:425  %zext_ln203_96 = zext i8 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_96"/></StgValue>
</operation>

<operation id="1231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:426  %zext_ln203_97 = zext i8 %empty_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_97"/></StgValue>
</operation>

<operation id="1232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:427  %tmp_38 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1233" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:428  %sub_ln203_51 = sub i9 %zext_ln203_96, %zext_ln203_97

]]></Node>
<StgValue><ssdm name="sub_ln203_51"/></StgValue>
</operation>

<operation id="1234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:429  %xor_ln203_17 = xor i9 %zext_ln203_96, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_17"/></StgValue>
</operation>

<operation id="1235" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:430  %sub_ln203_52 = sub i9 %zext_ln203_97, %zext_ln203_96

]]></Node>
<StgValue><ssdm name="sub_ln203_52"/></StgValue>
</operation>

<operation id="1236" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:431  %select_ln203_51 = select i1 %icmp_ln203_17, i9 %sub_ln203_51, i9 %sub_ln203_52

]]></Node>
<StgValue><ssdm name="select_ln203_51"/></StgValue>
</operation>

<operation id="1237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:432  %select_ln203_52 = select i1 %icmp_ln203_17, i256 %tmp_38, i256 %node_attr_1D_mat_2_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_52"/></StgValue>
</operation>

<operation id="1238" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:433  %select_ln203_53 = select i1 %icmp_ln203_17, i9 %xor_ln203_17, i9 %zext_ln203_96

]]></Node>
<StgValue><ssdm name="select_ln203_53"/></StgValue>
</operation>

<operation id="1239" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:434  %sub_ln203_53 = sub i9 255, %select_ln203_51

]]></Node>
<StgValue><ssdm name="sub_ln203_53"/></StgValue>
</operation>

<operation id="1240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:435  %zext_ln203_98 = zext i9 %select_ln203_53 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_98"/></StgValue>
</operation>

<operation id="1241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:436  %zext_ln203_99 = zext i9 %sub_ln203_53 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_99"/></StgValue>
</operation>

<operation id="1242" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:437  %lshr_ln203_66 = lshr i256 %select_ln203_52, %zext_ln203_98

]]></Node>
<StgValue><ssdm name="lshr_ln203_66"/></StgValue>
</operation>

<operation id="1243" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:438  %lshr_ln203_67 = lshr i256 -1, %zext_ln203_99

]]></Node>
<StgValue><ssdm name="lshr_ln203_67"/></StgValue>
</operation>

<operation id="1244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:439  %and_ln203_17 = and i256 %lshr_ln203_66, %lshr_ln203_67

]]></Node>
<StgValue><ssdm name="and_ln203_17"/></StgValue>
</operation>

<operation id="1245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:440  %phi_input_2_V_17 = trunc i256 %and_ln203_17 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_17"/></StgValue>
</operation>

<operation id="1246" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:469  %node_attr_1D_mat_3_0_V_load = load i256* %node_attr_1D_mat_3_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load"/></StgValue>
</operation>

<operation id="1247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:471  %tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_48, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:472  %empty_49 = or i8 %tmp_17, 15

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1249" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:473  %icmp_ln203_18 = icmp ugt i8 %tmp_17, %empty_49

]]></Node>
<StgValue><ssdm name="icmp_ln203_18"/></StgValue>
</operation>

<operation id="1250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:474  %zext_ln203_100 = zext i8 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_100"/></StgValue>
</operation>

<operation id="1251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:475  %zext_ln203_101 = zext i8 %empty_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_101"/></StgValue>
</operation>

<operation id="1252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:476  %tmp_40 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1253" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:477  %sub_ln203_54 = sub i9 %zext_ln203_100, %zext_ln203_101

]]></Node>
<StgValue><ssdm name="sub_ln203_54"/></StgValue>
</operation>

<operation id="1254" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:478  %xor_ln203_18 = xor i9 %zext_ln203_100, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_18"/></StgValue>
</operation>

<operation id="1255" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:479  %sub_ln203_55 = sub i9 %zext_ln203_101, %zext_ln203_100

]]></Node>
<StgValue><ssdm name="sub_ln203_55"/></StgValue>
</operation>

<operation id="1256" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:480  %select_ln203_54 = select i1 %icmp_ln203_18, i9 %sub_ln203_54, i9 %sub_ln203_55

]]></Node>
<StgValue><ssdm name="select_ln203_54"/></StgValue>
</operation>

<operation id="1257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:481  %select_ln203_55 = select i1 %icmp_ln203_18, i256 %tmp_40, i256 %node_attr_1D_mat_3_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_55"/></StgValue>
</operation>

<operation id="1258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:482  %select_ln203_56 = select i1 %icmp_ln203_18, i9 %xor_ln203_18, i9 %zext_ln203_100

]]></Node>
<StgValue><ssdm name="select_ln203_56"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:483  %sub_ln203_56 = sub i9 255, %select_ln203_54

]]></Node>
<StgValue><ssdm name="sub_ln203_56"/></StgValue>
</operation>

<operation id="1260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:484  %zext_ln203_102 = zext i9 %select_ln203_56 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_102"/></StgValue>
</operation>

<operation id="1261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:485  %zext_ln203_103 = zext i9 %sub_ln203_56 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_103"/></StgValue>
</operation>

<operation id="1262" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:486  %lshr_ln203_68 = lshr i256 %select_ln203_55, %zext_ln203_102

]]></Node>
<StgValue><ssdm name="lshr_ln203_68"/></StgValue>
</operation>

<operation id="1263" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:487  %lshr_ln203_69 = lshr i256 -1, %zext_ln203_103

]]></Node>
<StgValue><ssdm name="lshr_ln203_69"/></StgValue>
</operation>

<operation id="1264" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:488  %and_ln203_18 = and i256 %lshr_ln203_68, %lshr_ln203_69

]]></Node>
<StgValue><ssdm name="and_ln203_18"/></StgValue>
</operation>

<operation id="1265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:489  %phi_input_3_V_18 = trunc i256 %and_ln203_18 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_18"/></StgValue>
</operation>

<operation id="1266" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:493  %node_attr_1D_mat_3_0_V_load_1 = load i256* %node_attr_1D_mat_3_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load_1"/></StgValue>
</operation>

<operation id="1267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:495  %tmp_19 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_50, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:496  %empty_51 = or i8 %tmp_19, 15

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:497  %icmp_ln203_19 = icmp ugt i8 %tmp_19, %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln203_19"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:498  %zext_ln203_104 = zext i8 %tmp_19 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_104"/></StgValue>
</operation>

<operation id="1271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:499  %zext_ln203_105 = zext i8 %empty_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_105"/></StgValue>
</operation>

<operation id="1272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:500  %tmp_42 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1273" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:501  %sub_ln203_57 = sub i9 %zext_ln203_104, %zext_ln203_105

]]></Node>
<StgValue><ssdm name="sub_ln203_57"/></StgValue>
</operation>

<operation id="1274" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:502  %xor_ln203_19 = xor i9 %zext_ln203_104, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_19"/></StgValue>
</operation>

<operation id="1275" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:503  %sub_ln203_58 = sub i9 %zext_ln203_105, %zext_ln203_104

]]></Node>
<StgValue><ssdm name="sub_ln203_58"/></StgValue>
</operation>

<operation id="1276" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:504  %select_ln203_57 = select i1 %icmp_ln203_19, i9 %sub_ln203_57, i9 %sub_ln203_58

]]></Node>
<StgValue><ssdm name="select_ln203_57"/></StgValue>
</operation>

<operation id="1277" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:505  %select_ln203_58 = select i1 %icmp_ln203_19, i256 %tmp_42, i256 %node_attr_1D_mat_3_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_58"/></StgValue>
</operation>

<operation id="1278" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:506  %select_ln203_59 = select i1 %icmp_ln203_19, i9 %xor_ln203_19, i9 %zext_ln203_104

]]></Node>
<StgValue><ssdm name="select_ln203_59"/></StgValue>
</operation>

<operation id="1279" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:507  %sub_ln203_59 = sub i9 255, %select_ln203_57

]]></Node>
<StgValue><ssdm name="sub_ln203_59"/></StgValue>
</operation>

<operation id="1280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:508  %zext_ln203_106 = zext i9 %select_ln203_59 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_106"/></StgValue>
</operation>

<operation id="1281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:509  %zext_ln203_107 = zext i9 %sub_ln203_59 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_107"/></StgValue>
</operation>

<operation id="1282" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:510  %lshr_ln203_70 = lshr i256 %select_ln203_58, %zext_ln203_106

]]></Node>
<StgValue><ssdm name="lshr_ln203_70"/></StgValue>
</operation>

<operation id="1283" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:511  %lshr_ln203_71 = lshr i256 -1, %zext_ln203_107

]]></Node>
<StgValue><ssdm name="lshr_ln203_71"/></StgValue>
</operation>

<operation id="1284" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:512  %and_ln203_19 = and i256 %lshr_ln203_70, %lshr_ln203_71

]]></Node>
<StgValue><ssdm name="and_ln203_19"/></StgValue>
</operation>

<operation id="1285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:513  %phi_input_0_V_18 = trunc i256 %and_ln203_19 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_18"/></StgValue>
</operation>

<operation id="1286" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:515  %node_attr_1D_mat_3_1_V_load = load i256* %node_attr_1D_mat_3_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load"/></StgValue>
</operation>

<operation id="1287" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:516  %icmp_ln203_20 = icmp ugt i8 %tmp_17, %empty_49

]]></Node>
<StgValue><ssdm name="icmp_ln203_20"/></StgValue>
</operation>

<operation id="1288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:517  %zext_ln203_108 = zext i8 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_108"/></StgValue>
</operation>

<operation id="1289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:518  %zext_ln203_109 = zext i8 %empty_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_109"/></StgValue>
</operation>

<operation id="1290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:519  %tmp_44 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1291" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:520  %sub_ln203_60 = sub i9 %zext_ln203_108, %zext_ln203_109

]]></Node>
<StgValue><ssdm name="sub_ln203_60"/></StgValue>
</operation>

<operation id="1292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:521  %xor_ln203_20 = xor i9 %zext_ln203_108, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_20"/></StgValue>
</operation>

<operation id="1293" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:522  %sub_ln203_61 = sub i9 %zext_ln203_109, %zext_ln203_108

]]></Node>
<StgValue><ssdm name="sub_ln203_61"/></StgValue>
</operation>

<operation id="1294" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:523  %select_ln203_60 = select i1 %icmp_ln203_20, i9 %sub_ln203_60, i9 %sub_ln203_61

]]></Node>
<StgValue><ssdm name="select_ln203_60"/></StgValue>
</operation>

<operation id="1295" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:524  %select_ln203_61 = select i1 %icmp_ln203_20, i256 %tmp_44, i256 %node_attr_1D_mat_3_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_61"/></StgValue>
</operation>

<operation id="1296" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:525  %select_ln203_62 = select i1 %icmp_ln203_20, i9 %xor_ln203_20, i9 %zext_ln203_108

]]></Node>
<StgValue><ssdm name="select_ln203_62"/></StgValue>
</operation>

<operation id="1297" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:526  %sub_ln203_62 = sub i9 255, %select_ln203_60

]]></Node>
<StgValue><ssdm name="sub_ln203_62"/></StgValue>
</operation>

<operation id="1298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:527  %zext_ln203_110 = zext i9 %select_ln203_62 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_110"/></StgValue>
</operation>

<operation id="1299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:528  %zext_ln203_111 = zext i9 %sub_ln203_62 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_111"/></StgValue>
</operation>

<operation id="1300" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:529  %lshr_ln203_72 = lshr i256 %select_ln203_61, %zext_ln203_110

]]></Node>
<StgValue><ssdm name="lshr_ln203_72"/></StgValue>
</operation>

<operation id="1301" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:530  %lshr_ln203_73 = lshr i256 -1, %zext_ln203_111

]]></Node>
<StgValue><ssdm name="lshr_ln203_73"/></StgValue>
</operation>

<operation id="1302" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:531  %and_ln203_20 = and i256 %lshr_ln203_72, %lshr_ln203_73

]]></Node>
<StgValue><ssdm name="and_ln203_20"/></StgValue>
</operation>

<operation id="1303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:532  %phi_input_4_V_18 = trunc i256 %and_ln203_20 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_18"/></StgValue>
</operation>

<operation id="1304" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:534  %node_attr_1D_mat_3_1_V_load_1 = load i256* %node_attr_1D_mat_3_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load_1"/></StgValue>
</operation>

<operation id="1305" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:535  %icmp_ln203_21 = icmp ugt i8 %tmp_19, %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln203_21"/></StgValue>
</operation>

<operation id="1306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:536  %zext_ln203_112 = zext i8 %tmp_19 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_112"/></StgValue>
</operation>

<operation id="1307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:537  %zext_ln203_113 = zext i8 %empty_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_113"/></StgValue>
</operation>

<operation id="1308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:538  %tmp_46 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1309" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:539  %sub_ln203_63 = sub i9 %zext_ln203_112, %zext_ln203_113

]]></Node>
<StgValue><ssdm name="sub_ln203_63"/></StgValue>
</operation>

<operation id="1310" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:540  %xor_ln203_21 = xor i9 %zext_ln203_112, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_21"/></StgValue>
</operation>

<operation id="1311" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:541  %sub_ln203_64 = sub i9 %zext_ln203_113, %zext_ln203_112

]]></Node>
<StgValue><ssdm name="sub_ln203_64"/></StgValue>
</operation>

<operation id="1312" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:542  %select_ln203_63 = select i1 %icmp_ln203_21, i9 %sub_ln203_63, i9 %sub_ln203_64

]]></Node>
<StgValue><ssdm name="select_ln203_63"/></StgValue>
</operation>

<operation id="1313" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:543  %select_ln203_64 = select i1 %icmp_ln203_21, i256 %tmp_46, i256 %node_attr_1D_mat_3_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_64"/></StgValue>
</operation>

<operation id="1314" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:544  %select_ln203_65 = select i1 %icmp_ln203_21, i9 %xor_ln203_21, i9 %zext_ln203_112

]]></Node>
<StgValue><ssdm name="select_ln203_65"/></StgValue>
</operation>

<operation id="1315" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:545  %sub_ln203_65 = sub i9 255, %select_ln203_63

]]></Node>
<StgValue><ssdm name="sub_ln203_65"/></StgValue>
</operation>

<operation id="1316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:546  %zext_ln203_114 = zext i9 %select_ln203_65 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_114"/></StgValue>
</operation>

<operation id="1317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:547  %zext_ln203_115 = zext i9 %sub_ln203_65 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_115"/></StgValue>
</operation>

<operation id="1318" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:548  %lshr_ln203_74 = lshr i256 %select_ln203_64, %zext_ln203_114

]]></Node>
<StgValue><ssdm name="lshr_ln203_74"/></StgValue>
</operation>

<operation id="1319" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:549  %lshr_ln203_75 = lshr i256 -1, %zext_ln203_115

]]></Node>
<StgValue><ssdm name="lshr_ln203_75"/></StgValue>
</operation>

<operation id="1320" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:550  %and_ln203_21 = and i256 %lshr_ln203_74, %lshr_ln203_75

]]></Node>
<StgValue><ssdm name="and_ln203_21"/></StgValue>
</operation>

<operation id="1321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:551  %phi_input_1_V_18 = trunc i256 %and_ln203_21 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_18"/></StgValue>
</operation>

<operation id="1322" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:553  %node_attr_1D_mat_3_2_V_load = load i256* %node_attr_1D_mat_3_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load"/></StgValue>
</operation>

<operation id="1323" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:554  %icmp_ln203_22 = icmp ugt i8 %tmp_17, %empty_49

]]></Node>
<StgValue><ssdm name="icmp_ln203_22"/></StgValue>
</operation>

<operation id="1324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:555  %zext_ln203_116 = zext i8 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_116"/></StgValue>
</operation>

<operation id="1325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:556  %zext_ln203_117 = zext i8 %empty_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_117"/></StgValue>
</operation>

<operation id="1326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:557  %tmp_48 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1327" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:558  %sub_ln203_66 = sub i9 %zext_ln203_116, %zext_ln203_117

]]></Node>
<StgValue><ssdm name="sub_ln203_66"/></StgValue>
</operation>

<operation id="1328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:559  %xor_ln203_22 = xor i9 %zext_ln203_116, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_22"/></StgValue>
</operation>

<operation id="1329" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:560  %sub_ln203_67 = sub i9 %zext_ln203_117, %zext_ln203_116

]]></Node>
<StgValue><ssdm name="sub_ln203_67"/></StgValue>
</operation>

<operation id="1330" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:561  %select_ln203_66 = select i1 %icmp_ln203_22, i9 %sub_ln203_66, i9 %sub_ln203_67

]]></Node>
<StgValue><ssdm name="select_ln203_66"/></StgValue>
</operation>

<operation id="1331" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:562  %select_ln203_67 = select i1 %icmp_ln203_22, i256 %tmp_48, i256 %node_attr_1D_mat_3_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_67"/></StgValue>
</operation>

<operation id="1332" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:563  %select_ln203_68 = select i1 %icmp_ln203_22, i9 %xor_ln203_22, i9 %zext_ln203_116

]]></Node>
<StgValue><ssdm name="select_ln203_68"/></StgValue>
</operation>

<operation id="1333" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:564  %sub_ln203_68 = sub i9 255, %select_ln203_66

]]></Node>
<StgValue><ssdm name="sub_ln203_68"/></StgValue>
</operation>

<operation id="1334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:565  %zext_ln203_118 = zext i9 %select_ln203_68 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_118"/></StgValue>
</operation>

<operation id="1335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:566  %zext_ln203_119 = zext i9 %sub_ln203_68 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_119"/></StgValue>
</operation>

<operation id="1336" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:567  %lshr_ln203_76 = lshr i256 %select_ln203_67, %zext_ln203_118

]]></Node>
<StgValue><ssdm name="lshr_ln203_76"/></StgValue>
</operation>

<operation id="1337" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:568  %lshr_ln203_77 = lshr i256 -1, %zext_ln203_119

]]></Node>
<StgValue><ssdm name="lshr_ln203_77"/></StgValue>
</operation>

<operation id="1338" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:569  %and_ln203_22 = and i256 %lshr_ln203_76, %lshr_ln203_77

]]></Node>
<StgValue><ssdm name="and_ln203_22"/></StgValue>
</operation>

<operation id="1339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:570  %phi_input_5_V_18 = trunc i256 %and_ln203_22 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_18"/></StgValue>
</operation>

<operation id="1340" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:572  %node_attr_1D_mat_3_2_V_load_1 = load i256* %node_attr_1D_mat_3_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load_1"/></StgValue>
</operation>

<operation id="1341" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:573  %icmp_ln203_23 = icmp ugt i8 %tmp_19, %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln203_23"/></StgValue>
</operation>

<operation id="1342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:574  %zext_ln203_120 = zext i8 %tmp_19 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_120"/></StgValue>
</operation>

<operation id="1343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:575  %zext_ln203_121 = zext i8 %empty_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_121"/></StgValue>
</operation>

<operation id="1344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:576  %tmp_50 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1345" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:577  %sub_ln203_69 = sub i9 %zext_ln203_120, %zext_ln203_121

]]></Node>
<StgValue><ssdm name="sub_ln203_69"/></StgValue>
</operation>

<operation id="1346" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:578  %xor_ln203_23 = xor i9 %zext_ln203_120, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_23"/></StgValue>
</operation>

<operation id="1347" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:579  %sub_ln203_70 = sub i9 %zext_ln203_121, %zext_ln203_120

]]></Node>
<StgValue><ssdm name="sub_ln203_70"/></StgValue>
</operation>

<operation id="1348" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:580  %select_ln203_69 = select i1 %icmp_ln203_23, i9 %sub_ln203_69, i9 %sub_ln203_70

]]></Node>
<StgValue><ssdm name="select_ln203_69"/></StgValue>
</operation>

<operation id="1349" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:581  %select_ln203_70 = select i1 %icmp_ln203_23, i256 %tmp_50, i256 %node_attr_1D_mat_3_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_70"/></StgValue>
</operation>

<operation id="1350" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:582  %select_ln203_71 = select i1 %icmp_ln203_23, i9 %xor_ln203_23, i9 %zext_ln203_120

]]></Node>
<StgValue><ssdm name="select_ln203_71"/></StgValue>
</operation>

<operation id="1351" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:583  %sub_ln203_71 = sub i9 255, %select_ln203_69

]]></Node>
<StgValue><ssdm name="sub_ln203_71"/></StgValue>
</operation>

<operation id="1352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:584  %zext_ln203_130 = zext i9 %select_ln203_71 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_130"/></StgValue>
</operation>

<operation id="1353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:585  %zext_ln203_131 = zext i9 %sub_ln203_71 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_131"/></StgValue>
</operation>

<operation id="1354" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:586  %lshr_ln203_78 = lshr i256 %select_ln203_70, %zext_ln203_130

]]></Node>
<StgValue><ssdm name="lshr_ln203_78"/></StgValue>
</operation>

<operation id="1355" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:587  %lshr_ln203_79 = lshr i256 -1, %zext_ln203_131

]]></Node>
<StgValue><ssdm name="lshr_ln203_79"/></StgValue>
</operation>

<operation id="1356" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:588  %and_ln203_23 = and i256 %lshr_ln203_78, %lshr_ln203_79

]]></Node>
<StgValue><ssdm name="and_ln203_23"/></StgValue>
</operation>

<operation id="1357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:589  %phi_input_2_V_18 = trunc i256 %and_ln203_23 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_18"/></StgValue>
</operation>

<operation id="1358" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:618  %node_attr_1D_mat_4_0_V_load = load i256* %node_attr_1D_mat_4_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load"/></StgValue>
</operation>

<operation id="1359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:620  %tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_52, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:621  %empty_53 = or i8 %tmp_21, 15

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1361" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:622  %icmp_ln203_24 = icmp ugt i8 %tmp_21, %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln203_24"/></StgValue>
</operation>

<operation id="1362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:623  %zext_ln203_132 = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_132"/></StgValue>
</operation>

<operation id="1363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:624  %zext_ln203_133 = zext i8 %empty_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_133"/></StgValue>
</operation>

<operation id="1364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:625  %tmp_52 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1365" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:626  %sub_ln203_72 = sub i9 %zext_ln203_132, %zext_ln203_133

]]></Node>
<StgValue><ssdm name="sub_ln203_72"/></StgValue>
</operation>

<operation id="1366" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:627  %xor_ln203_24 = xor i9 %zext_ln203_132, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_24"/></StgValue>
</operation>

<operation id="1367" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:628  %sub_ln203_73 = sub i9 %zext_ln203_133, %zext_ln203_132

]]></Node>
<StgValue><ssdm name="sub_ln203_73"/></StgValue>
</operation>

<operation id="1368" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:629  %select_ln203_72 = select i1 %icmp_ln203_24, i9 %sub_ln203_72, i9 %sub_ln203_73

]]></Node>
<StgValue><ssdm name="select_ln203_72"/></StgValue>
</operation>

<operation id="1369" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:630  %select_ln203_73 = select i1 %icmp_ln203_24, i256 %tmp_52, i256 %node_attr_1D_mat_4_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_73"/></StgValue>
</operation>

<operation id="1370" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:631  %select_ln203_74 = select i1 %icmp_ln203_24, i9 %xor_ln203_24, i9 %zext_ln203_132

]]></Node>
<StgValue><ssdm name="select_ln203_74"/></StgValue>
</operation>

<operation id="1371" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:632  %sub_ln203_74 = sub i9 255, %select_ln203_72

]]></Node>
<StgValue><ssdm name="sub_ln203_74"/></StgValue>
</operation>

<operation id="1372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:633  %zext_ln203_134 = zext i9 %select_ln203_74 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_134"/></StgValue>
</operation>

<operation id="1373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:634  %zext_ln203_135 = zext i9 %sub_ln203_74 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_135"/></StgValue>
</operation>

<operation id="1374" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:635  %lshr_ln203_80 = lshr i256 %select_ln203_73, %zext_ln203_134

]]></Node>
<StgValue><ssdm name="lshr_ln203_80"/></StgValue>
</operation>

<operation id="1375" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:636  %lshr_ln203_81 = lshr i256 -1, %zext_ln203_135

]]></Node>
<StgValue><ssdm name="lshr_ln203_81"/></StgValue>
</operation>

<operation id="1376" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:637  %and_ln203_24 = and i256 %lshr_ln203_80, %lshr_ln203_81

]]></Node>
<StgValue><ssdm name="and_ln203_24"/></StgValue>
</operation>

<operation id="1377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:638  %phi_input_3_V_19 = trunc i256 %and_ln203_24 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_19"/></StgValue>
</operation>

<operation id="1378" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:642  %node_attr_1D_mat_4_0_V_load_1 = load i256* %node_attr_1D_mat_4_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load_1"/></StgValue>
</operation>

<operation id="1379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:644  %tmp_23 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_54, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:645  %empty_55 = or i8 %tmp_23, 15

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1381" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:646  %icmp_ln203_25 = icmp ugt i8 %tmp_23, %empty_55

]]></Node>
<StgValue><ssdm name="icmp_ln203_25"/></StgValue>
</operation>

<operation id="1382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:647  %zext_ln203_136 = zext i8 %tmp_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_136"/></StgValue>
</operation>

<operation id="1383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:648  %zext_ln203_137 = zext i8 %empty_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_137"/></StgValue>
</operation>

<operation id="1384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:649  %tmp_54 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1385" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:650  %sub_ln203_75 = sub i9 %zext_ln203_136, %zext_ln203_137

]]></Node>
<StgValue><ssdm name="sub_ln203_75"/></StgValue>
</operation>

<operation id="1386" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:651  %xor_ln203_25 = xor i9 %zext_ln203_136, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_25"/></StgValue>
</operation>

<operation id="1387" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:652  %sub_ln203_76 = sub i9 %zext_ln203_137, %zext_ln203_136

]]></Node>
<StgValue><ssdm name="sub_ln203_76"/></StgValue>
</operation>

<operation id="1388" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:653  %select_ln203_75 = select i1 %icmp_ln203_25, i9 %sub_ln203_75, i9 %sub_ln203_76

]]></Node>
<StgValue><ssdm name="select_ln203_75"/></StgValue>
</operation>

<operation id="1389" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:654  %select_ln203_76 = select i1 %icmp_ln203_25, i256 %tmp_54, i256 %node_attr_1D_mat_4_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_76"/></StgValue>
</operation>

<operation id="1390" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:655  %select_ln203_77 = select i1 %icmp_ln203_25, i9 %xor_ln203_25, i9 %zext_ln203_136

]]></Node>
<StgValue><ssdm name="select_ln203_77"/></StgValue>
</operation>

<operation id="1391" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:656  %sub_ln203_77 = sub i9 255, %select_ln203_75

]]></Node>
<StgValue><ssdm name="sub_ln203_77"/></StgValue>
</operation>

<operation id="1392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:657  %zext_ln203_138 = zext i9 %select_ln203_77 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_138"/></StgValue>
</operation>

<operation id="1393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:658  %zext_ln203_139 = zext i9 %sub_ln203_77 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_139"/></StgValue>
</operation>

<operation id="1394" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:659  %lshr_ln203_82 = lshr i256 %select_ln203_76, %zext_ln203_138

]]></Node>
<StgValue><ssdm name="lshr_ln203_82"/></StgValue>
</operation>

<operation id="1395" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:660  %lshr_ln203_83 = lshr i256 -1, %zext_ln203_139

]]></Node>
<StgValue><ssdm name="lshr_ln203_83"/></StgValue>
</operation>

<operation id="1396" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:661  %and_ln203_25 = and i256 %lshr_ln203_82, %lshr_ln203_83

]]></Node>
<StgValue><ssdm name="and_ln203_25"/></StgValue>
</operation>

<operation id="1397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:662  %phi_input_0_V_19 = trunc i256 %and_ln203_25 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_19"/></StgValue>
</operation>

<operation id="1398" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:664  %node_attr_1D_mat_4_1_V_load = load i256* %node_attr_1D_mat_4_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load"/></StgValue>
</operation>

<operation id="1399" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:665  %icmp_ln203_26 = icmp ugt i8 %tmp_21, %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln203_26"/></StgValue>
</operation>

<operation id="1400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:666  %zext_ln203_140 = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_140"/></StgValue>
</operation>

<operation id="1401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:667  %zext_ln203_141 = zext i8 %empty_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_141"/></StgValue>
</operation>

<operation id="1402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:668  %tmp_56 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1403" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:669  %sub_ln203_78 = sub i9 %zext_ln203_140, %zext_ln203_141

]]></Node>
<StgValue><ssdm name="sub_ln203_78"/></StgValue>
</operation>

<operation id="1404" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:670  %xor_ln203_26 = xor i9 %zext_ln203_140, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_26"/></StgValue>
</operation>

<operation id="1405" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:671  %sub_ln203_79 = sub i9 %zext_ln203_141, %zext_ln203_140

]]></Node>
<StgValue><ssdm name="sub_ln203_79"/></StgValue>
</operation>

<operation id="1406" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:672  %select_ln203_78 = select i1 %icmp_ln203_26, i9 %sub_ln203_78, i9 %sub_ln203_79

]]></Node>
<StgValue><ssdm name="select_ln203_78"/></StgValue>
</operation>

<operation id="1407" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:673  %select_ln203_79 = select i1 %icmp_ln203_26, i256 %tmp_56, i256 %node_attr_1D_mat_4_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_79"/></StgValue>
</operation>

<operation id="1408" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:674  %select_ln203_80 = select i1 %icmp_ln203_26, i9 %xor_ln203_26, i9 %zext_ln203_140

]]></Node>
<StgValue><ssdm name="select_ln203_80"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:675  %sub_ln203_80 = sub i9 255, %select_ln203_78

]]></Node>
<StgValue><ssdm name="sub_ln203_80"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:676  %zext_ln203_142 = zext i9 %select_ln203_80 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_142"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:677  %zext_ln203_143 = zext i9 %sub_ln203_80 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_143"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:678  %lshr_ln203_84 = lshr i256 %select_ln203_79, %zext_ln203_142

]]></Node>
<StgValue><ssdm name="lshr_ln203_84"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:679  %lshr_ln203_85 = lshr i256 -1, %zext_ln203_143

]]></Node>
<StgValue><ssdm name="lshr_ln203_85"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:680  %and_ln203_26 = and i256 %lshr_ln203_84, %lshr_ln203_85

]]></Node>
<StgValue><ssdm name="and_ln203_26"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:681  %phi_input_4_V_19 = trunc i256 %and_ln203_26 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_19"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:683  %node_attr_1D_mat_4_1_V_load_1 = load i256* %node_attr_1D_mat_4_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load_1"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:684  %icmp_ln203_27 = icmp ugt i8 %tmp_23, %empty_55

]]></Node>
<StgValue><ssdm name="icmp_ln203_27"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:685  %zext_ln203_144 = zext i8 %tmp_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_144"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:686  %zext_ln203_145 = zext i8 %empty_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_145"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:687  %tmp_58 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:688  %sub_ln203_81 = sub i9 %zext_ln203_144, %zext_ln203_145

]]></Node>
<StgValue><ssdm name="sub_ln203_81"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:689  %xor_ln203_27 = xor i9 %zext_ln203_144, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_27"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:690  %sub_ln203_82 = sub i9 %zext_ln203_145, %zext_ln203_144

]]></Node>
<StgValue><ssdm name="sub_ln203_82"/></StgValue>
</operation>

<operation id="1424" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:691  %select_ln203_81 = select i1 %icmp_ln203_27, i9 %sub_ln203_81, i9 %sub_ln203_82

]]></Node>
<StgValue><ssdm name="select_ln203_81"/></StgValue>
</operation>

<operation id="1425" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:692  %select_ln203_82 = select i1 %icmp_ln203_27, i256 %tmp_58, i256 %node_attr_1D_mat_4_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_82"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:693  %select_ln203_83 = select i1 %icmp_ln203_27, i9 %xor_ln203_27, i9 %zext_ln203_144

]]></Node>
<StgValue><ssdm name="select_ln203_83"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:694  %sub_ln203_83 = sub i9 255, %select_ln203_81

]]></Node>
<StgValue><ssdm name="sub_ln203_83"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:695  %zext_ln203_146 = zext i9 %select_ln203_83 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_146"/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:696  %zext_ln203_147 = zext i9 %sub_ln203_83 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_147"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:697  %lshr_ln203_86 = lshr i256 %select_ln203_82, %zext_ln203_146

]]></Node>
<StgValue><ssdm name="lshr_ln203_86"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:698  %lshr_ln203_87 = lshr i256 -1, %zext_ln203_147

]]></Node>
<StgValue><ssdm name="lshr_ln203_87"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:699  %and_ln203_27 = and i256 %lshr_ln203_86, %lshr_ln203_87

]]></Node>
<StgValue><ssdm name="and_ln203_27"/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:700  %phi_input_1_V_19 = trunc i256 %and_ln203_27 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_19"/></StgValue>
</operation>

<operation id="1434" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:702  %node_attr_1D_mat_4_2_V_load = load i256* %node_attr_1D_mat_4_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load"/></StgValue>
</operation>

<operation id="1435" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:703  %icmp_ln203_28 = icmp ugt i8 %tmp_21, %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln203_28"/></StgValue>
</operation>

<operation id="1436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:704  %zext_ln203_148 = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_148"/></StgValue>
</operation>

<operation id="1437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:705  %zext_ln203_149 = zext i8 %empty_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_149"/></StgValue>
</operation>

<operation id="1438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:706  %tmp_60 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:707  %sub_ln203_84 = sub i9 %zext_ln203_148, %zext_ln203_149

]]></Node>
<StgValue><ssdm name="sub_ln203_84"/></StgValue>
</operation>

<operation id="1440" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:708  %xor_ln203_28 = xor i9 %zext_ln203_148, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_28"/></StgValue>
</operation>

<operation id="1441" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:709  %sub_ln203_85 = sub i9 %zext_ln203_149, %zext_ln203_148

]]></Node>
<StgValue><ssdm name="sub_ln203_85"/></StgValue>
</operation>

<operation id="1442" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:710  %select_ln203_84 = select i1 %icmp_ln203_28, i9 %sub_ln203_84, i9 %sub_ln203_85

]]></Node>
<StgValue><ssdm name="select_ln203_84"/></StgValue>
</operation>

<operation id="1443" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:711  %select_ln203_85 = select i1 %icmp_ln203_28, i256 %tmp_60, i256 %node_attr_1D_mat_4_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_85"/></StgValue>
</operation>

<operation id="1444" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:712  %select_ln203_86 = select i1 %icmp_ln203_28, i9 %xor_ln203_28, i9 %zext_ln203_148

]]></Node>
<StgValue><ssdm name="select_ln203_86"/></StgValue>
</operation>

<operation id="1445" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:713  %sub_ln203_86 = sub i9 255, %select_ln203_84

]]></Node>
<StgValue><ssdm name="sub_ln203_86"/></StgValue>
</operation>

<operation id="1446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:714  %zext_ln203_150 = zext i9 %select_ln203_86 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_150"/></StgValue>
</operation>

<operation id="1447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:715  %zext_ln203_151 = zext i9 %sub_ln203_86 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_151"/></StgValue>
</operation>

<operation id="1448" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:716  %lshr_ln203_88 = lshr i256 %select_ln203_85, %zext_ln203_150

]]></Node>
<StgValue><ssdm name="lshr_ln203_88"/></StgValue>
</operation>

<operation id="1449" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:717  %lshr_ln203_89 = lshr i256 -1, %zext_ln203_151

]]></Node>
<StgValue><ssdm name="lshr_ln203_89"/></StgValue>
</operation>

<operation id="1450" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:718  %and_ln203_28 = and i256 %lshr_ln203_88, %lshr_ln203_89

]]></Node>
<StgValue><ssdm name="and_ln203_28"/></StgValue>
</operation>

<operation id="1451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:719  %phi_input_5_V_19 = trunc i256 %and_ln203_28 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_19"/></StgValue>
</operation>

<operation id="1452" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:721  %node_attr_1D_mat_4_2_V_load_1 = load i256* %node_attr_1D_mat_4_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load_1"/></StgValue>
</operation>

<operation id="1453" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:722  %icmp_ln203_29 = icmp ugt i8 %tmp_23, %empty_55

]]></Node>
<StgValue><ssdm name="icmp_ln203_29"/></StgValue>
</operation>

<operation id="1454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:723  %zext_ln203_152 = zext i8 %tmp_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_152"/></StgValue>
</operation>

<operation id="1455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:724  %zext_ln203_153 = zext i8 %empty_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_153"/></StgValue>
</operation>

<operation id="1456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:725  %tmp_62 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1457" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:726  %sub_ln203_87 = sub i9 %zext_ln203_152, %zext_ln203_153

]]></Node>
<StgValue><ssdm name="sub_ln203_87"/></StgValue>
</operation>

<operation id="1458" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:727  %xor_ln203_29 = xor i9 %zext_ln203_152, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_29"/></StgValue>
</operation>

<operation id="1459" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:728  %sub_ln203_88 = sub i9 %zext_ln203_153, %zext_ln203_152

]]></Node>
<StgValue><ssdm name="sub_ln203_88"/></StgValue>
</operation>

<operation id="1460" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:729  %select_ln203_87 = select i1 %icmp_ln203_29, i9 %sub_ln203_87, i9 %sub_ln203_88

]]></Node>
<StgValue><ssdm name="select_ln203_87"/></StgValue>
</operation>

<operation id="1461" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:730  %select_ln203_88 = select i1 %icmp_ln203_29, i256 %tmp_62, i256 %node_attr_1D_mat_4_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_88"/></StgValue>
</operation>

<operation id="1462" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:731  %select_ln203_89 = select i1 %icmp_ln203_29, i9 %xor_ln203_29, i9 %zext_ln203_152

]]></Node>
<StgValue><ssdm name="select_ln203_89"/></StgValue>
</operation>

<operation id="1463" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:732  %sub_ln203_89 = sub i9 255, %select_ln203_87

]]></Node>
<StgValue><ssdm name="sub_ln203_89"/></StgValue>
</operation>

<operation id="1464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:733  %zext_ln203_154 = zext i9 %select_ln203_89 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_154"/></StgValue>
</operation>

<operation id="1465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:734  %zext_ln203_155 = zext i9 %sub_ln203_89 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_155"/></StgValue>
</operation>

<operation id="1466" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:735  %lshr_ln203_90 = lshr i256 %select_ln203_88, %zext_ln203_154

]]></Node>
<StgValue><ssdm name="lshr_ln203_90"/></StgValue>
</operation>

<operation id="1467" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:736  %lshr_ln203_91 = lshr i256 -1, %zext_ln203_155

]]></Node>
<StgValue><ssdm name="lshr_ln203_91"/></StgValue>
</operation>

<operation id="1468" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:737  %and_ln203_29 = and i256 %lshr_ln203_90, %lshr_ln203_91

]]></Node>
<StgValue><ssdm name="and_ln203_29"/></StgValue>
</operation>

<operation id="1469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:738  %phi_input_2_V_19 = trunc i256 %and_ln203_29 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_19"/></StgValue>
</operation>

<operation id="1470" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:767  %node_attr_1D_mat_5_0_V_load = load i256* %node_attr_1D_mat_5_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load"/></StgValue>
</operation>

<operation id="1471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:769  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_56, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:770  %empty_57 = or i8 %tmp_25, 15

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1473" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:771  %icmp_ln203_30 = icmp ugt i8 %tmp_25, %empty_57

]]></Node>
<StgValue><ssdm name="icmp_ln203_30"/></StgValue>
</operation>

<operation id="1474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:772  %zext_ln203_156 = zext i8 %tmp_25 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_156"/></StgValue>
</operation>

<operation id="1475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:773  %zext_ln203_157 = zext i8 %empty_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_157"/></StgValue>
</operation>

<operation id="1476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:774  %tmp_64 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1477" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:775  %sub_ln203_90 = sub i9 %zext_ln203_156, %zext_ln203_157

]]></Node>
<StgValue><ssdm name="sub_ln203_90"/></StgValue>
</operation>

<operation id="1478" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:776  %xor_ln203_30 = xor i9 %zext_ln203_156, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_30"/></StgValue>
</operation>

<operation id="1479" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:777  %sub_ln203_91 = sub i9 %zext_ln203_157, %zext_ln203_156

]]></Node>
<StgValue><ssdm name="sub_ln203_91"/></StgValue>
</operation>

<operation id="1480" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:778  %select_ln203_90 = select i1 %icmp_ln203_30, i9 %sub_ln203_90, i9 %sub_ln203_91

]]></Node>
<StgValue><ssdm name="select_ln203_90"/></StgValue>
</operation>

<operation id="1481" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:779  %select_ln203_91 = select i1 %icmp_ln203_30, i256 %tmp_64, i256 %node_attr_1D_mat_5_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_91"/></StgValue>
</operation>

<operation id="1482" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:780  %select_ln203_92 = select i1 %icmp_ln203_30, i9 %xor_ln203_30, i9 %zext_ln203_156

]]></Node>
<StgValue><ssdm name="select_ln203_92"/></StgValue>
</operation>

<operation id="1483" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:781  %sub_ln203_92 = sub i9 255, %select_ln203_90

]]></Node>
<StgValue><ssdm name="sub_ln203_92"/></StgValue>
</operation>

<operation id="1484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:782  %zext_ln203_158 = zext i9 %select_ln203_92 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_158"/></StgValue>
</operation>

<operation id="1485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:783  %zext_ln203_159 = zext i9 %sub_ln203_92 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_159"/></StgValue>
</operation>

<operation id="1486" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:784  %lshr_ln203_92 = lshr i256 %select_ln203_91, %zext_ln203_158

]]></Node>
<StgValue><ssdm name="lshr_ln203_92"/></StgValue>
</operation>

<operation id="1487" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:785  %lshr_ln203_93 = lshr i256 -1, %zext_ln203_159

]]></Node>
<StgValue><ssdm name="lshr_ln203_93"/></StgValue>
</operation>

<operation id="1488" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:786  %and_ln203_30 = and i256 %lshr_ln203_92, %lshr_ln203_93

]]></Node>
<StgValue><ssdm name="and_ln203_30"/></StgValue>
</operation>

<operation id="1489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:787  %phi_input_3_V_20 = trunc i256 %and_ln203_30 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_20"/></StgValue>
</operation>

<operation id="1490" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:791  %node_attr_1D_mat_5_0_V_load_1 = load i256* %node_attr_1D_mat_5_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load_1"/></StgValue>
</operation>

<operation id="1491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:793  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_58, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:794  %empty_59 = or i8 %tmp_27, 15

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1493" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:795  %icmp_ln203_31 = icmp ugt i8 %tmp_27, %empty_59

]]></Node>
<StgValue><ssdm name="icmp_ln203_31"/></StgValue>
</operation>

<operation id="1494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:796  %zext_ln203_160 = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_160"/></StgValue>
</operation>

<operation id="1495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:797  %zext_ln203_161 = zext i8 %empty_59 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_161"/></StgValue>
</operation>

<operation id="1496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:798  %tmp_66 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1497" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:799  %sub_ln203_93 = sub i9 %zext_ln203_160, %zext_ln203_161

]]></Node>
<StgValue><ssdm name="sub_ln203_93"/></StgValue>
</operation>

<operation id="1498" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:800  %xor_ln203_31 = xor i9 %zext_ln203_160, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_31"/></StgValue>
</operation>

<operation id="1499" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:801  %sub_ln203_94 = sub i9 %zext_ln203_161, %zext_ln203_160

]]></Node>
<StgValue><ssdm name="sub_ln203_94"/></StgValue>
</operation>

<operation id="1500" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:802  %select_ln203_93 = select i1 %icmp_ln203_31, i9 %sub_ln203_93, i9 %sub_ln203_94

]]></Node>
<StgValue><ssdm name="select_ln203_93"/></StgValue>
</operation>

<operation id="1501" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:803  %select_ln203_94 = select i1 %icmp_ln203_31, i256 %tmp_66, i256 %node_attr_1D_mat_5_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_94"/></StgValue>
</operation>

<operation id="1502" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:804  %select_ln203_95 = select i1 %icmp_ln203_31, i9 %xor_ln203_31, i9 %zext_ln203_160

]]></Node>
<StgValue><ssdm name="select_ln203_95"/></StgValue>
</operation>

<operation id="1503" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:805  %sub_ln203_95 = sub i9 255, %select_ln203_93

]]></Node>
<StgValue><ssdm name="sub_ln203_95"/></StgValue>
</operation>

<operation id="1504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:806  %zext_ln203_162 = zext i9 %select_ln203_95 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_162"/></StgValue>
</operation>

<operation id="1505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:807  %zext_ln203_163 = zext i9 %sub_ln203_95 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_163"/></StgValue>
</operation>

<operation id="1506" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:808  %lshr_ln203_94 = lshr i256 %select_ln203_94, %zext_ln203_162

]]></Node>
<StgValue><ssdm name="lshr_ln203_94"/></StgValue>
</operation>

<operation id="1507" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:809  %lshr_ln203_95 = lshr i256 -1, %zext_ln203_163

]]></Node>
<StgValue><ssdm name="lshr_ln203_95"/></StgValue>
</operation>

<operation id="1508" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:810  %and_ln203_31 = and i256 %lshr_ln203_94, %lshr_ln203_95

]]></Node>
<StgValue><ssdm name="and_ln203_31"/></StgValue>
</operation>

<operation id="1509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:811  %phi_input_0_V_20 = trunc i256 %and_ln203_31 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_20"/></StgValue>
</operation>

<operation id="1510" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:813  %node_attr_1D_mat_5_1_V_load = load i256* %node_attr_1D_mat_5_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load"/></StgValue>
</operation>

<operation id="1511" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:814  %icmp_ln203_32 = icmp ugt i8 %tmp_25, %empty_57

]]></Node>
<StgValue><ssdm name="icmp_ln203_32"/></StgValue>
</operation>

<operation id="1512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:815  %zext_ln203_164 = zext i8 %tmp_25 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_164"/></StgValue>
</operation>

<operation id="1513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:816  %zext_ln203_165 = zext i8 %empty_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_165"/></StgValue>
</operation>

<operation id="1514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:817  %tmp_68 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1515" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:818  %sub_ln203_96 = sub i9 %zext_ln203_164, %zext_ln203_165

]]></Node>
<StgValue><ssdm name="sub_ln203_96"/></StgValue>
</operation>

<operation id="1516" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:819  %xor_ln203_32 = xor i9 %zext_ln203_164, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_32"/></StgValue>
</operation>

<operation id="1517" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:820  %sub_ln203_97 = sub i9 %zext_ln203_165, %zext_ln203_164

]]></Node>
<StgValue><ssdm name="sub_ln203_97"/></StgValue>
</operation>

<operation id="1518" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:821  %select_ln203_96 = select i1 %icmp_ln203_32, i9 %sub_ln203_96, i9 %sub_ln203_97

]]></Node>
<StgValue><ssdm name="select_ln203_96"/></StgValue>
</operation>

<operation id="1519" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:822  %select_ln203_97 = select i1 %icmp_ln203_32, i256 %tmp_68, i256 %node_attr_1D_mat_5_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_97"/></StgValue>
</operation>

<operation id="1520" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:823  %select_ln203_98 = select i1 %icmp_ln203_32, i9 %xor_ln203_32, i9 %zext_ln203_164

]]></Node>
<StgValue><ssdm name="select_ln203_98"/></StgValue>
</operation>

<operation id="1521" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:824  %sub_ln203_98 = sub i9 255, %select_ln203_96

]]></Node>
<StgValue><ssdm name="sub_ln203_98"/></StgValue>
</operation>

<operation id="1522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:825  %zext_ln203_166 = zext i9 %select_ln203_98 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_166"/></StgValue>
</operation>

<operation id="1523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:826  %zext_ln203_167 = zext i9 %sub_ln203_98 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_167"/></StgValue>
</operation>

<operation id="1524" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:827  %lshr_ln203_96 = lshr i256 %select_ln203_97, %zext_ln203_166

]]></Node>
<StgValue><ssdm name="lshr_ln203_96"/></StgValue>
</operation>

<operation id="1525" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:828  %lshr_ln203_97 = lshr i256 -1, %zext_ln203_167

]]></Node>
<StgValue><ssdm name="lshr_ln203_97"/></StgValue>
</operation>

<operation id="1526" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:829  %and_ln203_32 = and i256 %lshr_ln203_96, %lshr_ln203_97

]]></Node>
<StgValue><ssdm name="and_ln203_32"/></StgValue>
</operation>

<operation id="1527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:830  %phi_input_4_V_20 = trunc i256 %and_ln203_32 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_20"/></StgValue>
</operation>

<operation id="1528" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:832  %node_attr_1D_mat_5_1_V_load_1 = load i256* %node_attr_1D_mat_5_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load_1"/></StgValue>
</operation>

<operation id="1529" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:833  %icmp_ln203_33 = icmp ugt i8 %tmp_27, %empty_59

]]></Node>
<StgValue><ssdm name="icmp_ln203_33"/></StgValue>
</operation>

<operation id="1530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:834  %zext_ln203_168 = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_168"/></StgValue>
</operation>

<operation id="1531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:835  %zext_ln203_169 = zext i8 %empty_59 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_169"/></StgValue>
</operation>

<operation id="1532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:836  %tmp_69 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1533" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:837  %sub_ln203_99 = sub i9 %zext_ln203_168, %zext_ln203_169

]]></Node>
<StgValue><ssdm name="sub_ln203_99"/></StgValue>
</operation>

<operation id="1534" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:838  %xor_ln203_33 = xor i9 %zext_ln203_168, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_33"/></StgValue>
</operation>

<operation id="1535" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:839  %sub_ln203_100 = sub i9 %zext_ln203_169, %zext_ln203_168

]]></Node>
<StgValue><ssdm name="sub_ln203_100"/></StgValue>
</operation>

<operation id="1536" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:840  %select_ln203_99 = select i1 %icmp_ln203_33, i9 %sub_ln203_99, i9 %sub_ln203_100

]]></Node>
<StgValue><ssdm name="select_ln203_99"/></StgValue>
</operation>

<operation id="1537" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:841  %select_ln203_100 = select i1 %icmp_ln203_33, i256 %tmp_69, i256 %node_attr_1D_mat_5_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_100"/></StgValue>
</operation>

<operation id="1538" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:842  %select_ln203_101 = select i1 %icmp_ln203_33, i9 %xor_ln203_33, i9 %zext_ln203_168

]]></Node>
<StgValue><ssdm name="select_ln203_101"/></StgValue>
</operation>

<operation id="1539" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:843  %sub_ln203_101 = sub i9 255, %select_ln203_99

]]></Node>
<StgValue><ssdm name="sub_ln203_101"/></StgValue>
</operation>

<operation id="1540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:844  %zext_ln203_170 = zext i9 %select_ln203_101 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_170"/></StgValue>
</operation>

<operation id="1541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:845  %zext_ln203_171 = zext i9 %sub_ln203_101 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_171"/></StgValue>
</operation>

<operation id="1542" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:846  %lshr_ln203_98 = lshr i256 %select_ln203_100, %zext_ln203_170

]]></Node>
<StgValue><ssdm name="lshr_ln203_98"/></StgValue>
</operation>

<operation id="1543" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:847  %lshr_ln203_99 = lshr i256 -1, %zext_ln203_171

]]></Node>
<StgValue><ssdm name="lshr_ln203_99"/></StgValue>
</operation>

<operation id="1544" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:848  %and_ln203_33 = and i256 %lshr_ln203_98, %lshr_ln203_99

]]></Node>
<StgValue><ssdm name="and_ln203_33"/></StgValue>
</operation>

<operation id="1545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:849  %phi_input_1_V_20 = trunc i256 %and_ln203_33 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_20"/></StgValue>
</operation>

<operation id="1546" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:851  %node_attr_1D_mat_5_2_V_load = load i256* %node_attr_1D_mat_5_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load"/></StgValue>
</operation>

<operation id="1547" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:852  %icmp_ln203_34 = icmp ugt i8 %tmp_25, %empty_57

]]></Node>
<StgValue><ssdm name="icmp_ln203_34"/></StgValue>
</operation>

<operation id="1548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:853  %zext_ln203_172 = zext i8 %tmp_25 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_172"/></StgValue>
</operation>

<operation id="1549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:854  %zext_ln203_173 = zext i8 %empty_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_173"/></StgValue>
</operation>

<operation id="1550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:855  %tmp_70 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1551" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:856  %sub_ln203_102 = sub i9 %zext_ln203_172, %zext_ln203_173

]]></Node>
<StgValue><ssdm name="sub_ln203_102"/></StgValue>
</operation>

<operation id="1552" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:857  %xor_ln203_34 = xor i9 %zext_ln203_172, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_34"/></StgValue>
</operation>

<operation id="1553" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:858  %sub_ln203_103 = sub i9 %zext_ln203_173, %zext_ln203_172

]]></Node>
<StgValue><ssdm name="sub_ln203_103"/></StgValue>
</operation>

<operation id="1554" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:859  %select_ln203_102 = select i1 %icmp_ln203_34, i9 %sub_ln203_102, i9 %sub_ln203_103

]]></Node>
<StgValue><ssdm name="select_ln203_102"/></StgValue>
</operation>

<operation id="1555" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:860  %select_ln203_103 = select i1 %icmp_ln203_34, i256 %tmp_70, i256 %node_attr_1D_mat_5_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_103"/></StgValue>
</operation>

<operation id="1556" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:861  %select_ln203_104 = select i1 %icmp_ln203_34, i9 %xor_ln203_34, i9 %zext_ln203_172

]]></Node>
<StgValue><ssdm name="select_ln203_104"/></StgValue>
</operation>

<operation id="1557" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:862  %sub_ln203_104 = sub i9 255, %select_ln203_102

]]></Node>
<StgValue><ssdm name="sub_ln203_104"/></StgValue>
</operation>

<operation id="1558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:863  %zext_ln203_174 = zext i9 %select_ln203_104 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_174"/></StgValue>
</operation>

<operation id="1559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:864  %zext_ln203_175 = zext i9 %sub_ln203_104 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_175"/></StgValue>
</operation>

<operation id="1560" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:865  %lshr_ln203_100 = lshr i256 %select_ln203_103, %zext_ln203_174

]]></Node>
<StgValue><ssdm name="lshr_ln203_100"/></StgValue>
</operation>

<operation id="1561" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:866  %lshr_ln203_101 = lshr i256 -1, %zext_ln203_175

]]></Node>
<StgValue><ssdm name="lshr_ln203_101"/></StgValue>
</operation>

<operation id="1562" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:867  %and_ln203_34 = and i256 %lshr_ln203_100, %lshr_ln203_101

]]></Node>
<StgValue><ssdm name="and_ln203_34"/></StgValue>
</operation>

<operation id="1563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:868  %phi_input_5_V_20 = trunc i256 %and_ln203_34 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_20"/></StgValue>
</operation>

<operation id="1564" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:870  %node_attr_1D_mat_5_2_V_load_1 = load i256* %node_attr_1D_mat_5_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load_1"/></StgValue>
</operation>

<operation id="1565" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:871  %icmp_ln203_35 = icmp ugt i8 %tmp_27, %empty_59

]]></Node>
<StgValue><ssdm name="icmp_ln203_35"/></StgValue>
</operation>

<operation id="1566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:872  %zext_ln203_176 = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_176"/></StgValue>
</operation>

<operation id="1567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:873  %zext_ln203_177 = zext i8 %empty_59 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_177"/></StgValue>
</operation>

<operation id="1568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:874  %tmp_71 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1569" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:875  %sub_ln203_105 = sub i9 %zext_ln203_176, %zext_ln203_177

]]></Node>
<StgValue><ssdm name="sub_ln203_105"/></StgValue>
</operation>

<operation id="1570" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:876  %xor_ln203_35 = xor i9 %zext_ln203_176, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_35"/></StgValue>
</operation>

<operation id="1571" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:877  %sub_ln203_106 = sub i9 %zext_ln203_177, %zext_ln203_176

]]></Node>
<StgValue><ssdm name="sub_ln203_106"/></StgValue>
</operation>

<operation id="1572" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:878  %select_ln203_105 = select i1 %icmp_ln203_35, i9 %sub_ln203_105, i9 %sub_ln203_106

]]></Node>
<StgValue><ssdm name="select_ln203_105"/></StgValue>
</operation>

<operation id="1573" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:879  %select_ln203_106 = select i1 %icmp_ln203_35, i256 %tmp_71, i256 %node_attr_1D_mat_5_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_106"/></StgValue>
</operation>

<operation id="1574" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:880  %select_ln203_107 = select i1 %icmp_ln203_35, i9 %xor_ln203_35, i9 %zext_ln203_176

]]></Node>
<StgValue><ssdm name="select_ln203_107"/></StgValue>
</operation>

<operation id="1575" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:881  %sub_ln203_107 = sub i9 255, %select_ln203_105

]]></Node>
<StgValue><ssdm name="sub_ln203_107"/></StgValue>
</operation>

<operation id="1576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:882  %zext_ln203_178 = zext i9 %select_ln203_107 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_178"/></StgValue>
</operation>

<operation id="1577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:883  %zext_ln203_179 = zext i9 %sub_ln203_107 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_179"/></StgValue>
</operation>

<operation id="1578" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:884  %lshr_ln203_102 = lshr i256 %select_ln203_106, %zext_ln203_178

]]></Node>
<StgValue><ssdm name="lshr_ln203_102"/></StgValue>
</operation>

<operation id="1579" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:885  %lshr_ln203_103 = lshr i256 -1, %zext_ln203_179

]]></Node>
<StgValue><ssdm name="lshr_ln203_103"/></StgValue>
</operation>

<operation id="1580" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:886  %and_ln203_35 = and i256 %lshr_ln203_102, %lshr_ln203_103

]]></Node>
<StgValue><ssdm name="and_ln203_35"/></StgValue>
</operation>

<operation id="1581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:887  %phi_input_2_V_20 = trunc i256 %and_ln203_35 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_20"/></StgValue>
</operation>

<operation id="1582" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:916  %node_attr_1D_mat_6_0_V_load = load i256* %node_attr_1D_mat_6_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load"/></StgValue>
</operation>

<operation id="1583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:918  %tmp_29 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_60, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:919  %empty_61 = or i8 %tmp_29, 15

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1585" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:920  %icmp_ln203_36 = icmp ugt i8 %tmp_29, %empty_61

]]></Node>
<StgValue><ssdm name="icmp_ln203_36"/></StgValue>
</operation>

<operation id="1586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:921  %zext_ln203_180 = zext i8 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_180"/></StgValue>
</operation>

<operation id="1587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:922  %zext_ln203_181 = zext i8 %empty_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_181"/></StgValue>
</operation>

<operation id="1588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:923  %tmp_72 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1589" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:924  %sub_ln203_108 = sub i9 %zext_ln203_180, %zext_ln203_181

]]></Node>
<StgValue><ssdm name="sub_ln203_108"/></StgValue>
</operation>

<operation id="1590" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:925  %xor_ln203_36 = xor i9 %zext_ln203_180, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_36"/></StgValue>
</operation>

<operation id="1591" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:926  %sub_ln203_109 = sub i9 %zext_ln203_181, %zext_ln203_180

]]></Node>
<StgValue><ssdm name="sub_ln203_109"/></StgValue>
</operation>

<operation id="1592" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:927  %select_ln203_108 = select i1 %icmp_ln203_36, i9 %sub_ln203_108, i9 %sub_ln203_109

]]></Node>
<StgValue><ssdm name="select_ln203_108"/></StgValue>
</operation>

<operation id="1593" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:928  %select_ln203_109 = select i1 %icmp_ln203_36, i256 %tmp_72, i256 %node_attr_1D_mat_6_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_109"/></StgValue>
</operation>

<operation id="1594" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:929  %select_ln203_110 = select i1 %icmp_ln203_36, i9 %xor_ln203_36, i9 %zext_ln203_180

]]></Node>
<StgValue><ssdm name="select_ln203_110"/></StgValue>
</operation>

<operation id="1595" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:930  %sub_ln203_110 = sub i9 255, %select_ln203_108

]]></Node>
<StgValue><ssdm name="sub_ln203_110"/></StgValue>
</operation>

<operation id="1596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:931  %zext_ln203_182 = zext i9 %select_ln203_110 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_182"/></StgValue>
</operation>

<operation id="1597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:932  %zext_ln203_183 = zext i9 %sub_ln203_110 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_183"/></StgValue>
</operation>

<operation id="1598" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:933  %lshr_ln203_104 = lshr i256 %select_ln203_109, %zext_ln203_182

]]></Node>
<StgValue><ssdm name="lshr_ln203_104"/></StgValue>
</operation>

<operation id="1599" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:934  %lshr_ln203_105 = lshr i256 -1, %zext_ln203_183

]]></Node>
<StgValue><ssdm name="lshr_ln203_105"/></StgValue>
</operation>

<operation id="1600" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:935  %and_ln203_36 = and i256 %lshr_ln203_104, %lshr_ln203_105

]]></Node>
<StgValue><ssdm name="and_ln203_36"/></StgValue>
</operation>

<operation id="1601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:936  %phi_input_3_V_21 = trunc i256 %and_ln203_36 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_21"/></StgValue>
</operation>

<operation id="1602" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:940  %node_attr_1D_mat_6_0_V_load_1 = load i256* %node_attr_1D_mat_6_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load_1"/></StgValue>
</operation>

<operation id="1603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:942  %tmp_31 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_62, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1604" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:943  %empty_63 = or i8 %tmp_31, 15

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1605" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:944  %icmp_ln203_37 = icmp ugt i8 %tmp_31, %empty_63

]]></Node>
<StgValue><ssdm name="icmp_ln203_37"/></StgValue>
</operation>

<operation id="1606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:945  %zext_ln203_184 = zext i8 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_184"/></StgValue>
</operation>

<operation id="1607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:946  %zext_ln203_185 = zext i8 %empty_63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_185"/></StgValue>
</operation>

<operation id="1608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:947  %tmp_73 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1609" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:948  %sub_ln203_111 = sub i9 %zext_ln203_184, %zext_ln203_185

]]></Node>
<StgValue><ssdm name="sub_ln203_111"/></StgValue>
</operation>

<operation id="1610" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:949  %xor_ln203_37 = xor i9 %zext_ln203_184, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_37"/></StgValue>
</operation>

<operation id="1611" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:950  %sub_ln203_112 = sub i9 %zext_ln203_185, %zext_ln203_184

]]></Node>
<StgValue><ssdm name="sub_ln203_112"/></StgValue>
</operation>

<operation id="1612" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:951  %select_ln203_111 = select i1 %icmp_ln203_37, i9 %sub_ln203_111, i9 %sub_ln203_112

]]></Node>
<StgValue><ssdm name="select_ln203_111"/></StgValue>
</operation>

<operation id="1613" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:952  %select_ln203_112 = select i1 %icmp_ln203_37, i256 %tmp_73, i256 %node_attr_1D_mat_6_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_112"/></StgValue>
</operation>

<operation id="1614" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:953  %select_ln203_113 = select i1 %icmp_ln203_37, i9 %xor_ln203_37, i9 %zext_ln203_184

]]></Node>
<StgValue><ssdm name="select_ln203_113"/></StgValue>
</operation>

<operation id="1615" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:954  %sub_ln203_113 = sub i9 255, %select_ln203_111

]]></Node>
<StgValue><ssdm name="sub_ln203_113"/></StgValue>
</operation>

<operation id="1616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:955  %zext_ln203_186 = zext i9 %select_ln203_113 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_186"/></StgValue>
</operation>

<operation id="1617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:956  %zext_ln203_187 = zext i9 %sub_ln203_113 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_187"/></StgValue>
</operation>

<operation id="1618" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:957  %lshr_ln203_106 = lshr i256 %select_ln203_112, %zext_ln203_186

]]></Node>
<StgValue><ssdm name="lshr_ln203_106"/></StgValue>
</operation>

<operation id="1619" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:958  %lshr_ln203_107 = lshr i256 -1, %zext_ln203_187

]]></Node>
<StgValue><ssdm name="lshr_ln203_107"/></StgValue>
</operation>

<operation id="1620" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:959  %and_ln203_37 = and i256 %lshr_ln203_106, %lshr_ln203_107

]]></Node>
<StgValue><ssdm name="and_ln203_37"/></StgValue>
</operation>

<operation id="1621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:960  %phi_input_0_V_21 = trunc i256 %and_ln203_37 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_21"/></StgValue>
</operation>

<operation id="1622" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:962  %node_attr_1D_mat_6_1_V_load = load i256* %node_attr_1D_mat_6_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load"/></StgValue>
</operation>

<operation id="1623" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:963  %icmp_ln203_38 = icmp ugt i8 %tmp_29, %empty_61

]]></Node>
<StgValue><ssdm name="icmp_ln203_38"/></StgValue>
</operation>

<operation id="1624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:964  %zext_ln203_188 = zext i8 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_188"/></StgValue>
</operation>

<operation id="1625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:965  %zext_ln203_189 = zext i8 %empty_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_189"/></StgValue>
</operation>

<operation id="1626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:966  %tmp_74 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1627" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:967  %sub_ln203_114 = sub i9 %zext_ln203_188, %zext_ln203_189

]]></Node>
<StgValue><ssdm name="sub_ln203_114"/></StgValue>
</operation>

<operation id="1628" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:968  %xor_ln203_38 = xor i9 %zext_ln203_188, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_38"/></StgValue>
</operation>

<operation id="1629" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:969  %sub_ln203_115 = sub i9 %zext_ln203_189, %zext_ln203_188

]]></Node>
<StgValue><ssdm name="sub_ln203_115"/></StgValue>
</operation>

<operation id="1630" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:970  %select_ln203_114 = select i1 %icmp_ln203_38, i9 %sub_ln203_114, i9 %sub_ln203_115

]]></Node>
<StgValue><ssdm name="select_ln203_114"/></StgValue>
</operation>

<operation id="1631" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:971  %select_ln203_115 = select i1 %icmp_ln203_38, i256 %tmp_74, i256 %node_attr_1D_mat_6_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_115"/></StgValue>
</operation>

<operation id="1632" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:972  %select_ln203_116 = select i1 %icmp_ln203_38, i9 %xor_ln203_38, i9 %zext_ln203_188

]]></Node>
<StgValue><ssdm name="select_ln203_116"/></StgValue>
</operation>

<operation id="1633" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:973  %sub_ln203_116 = sub i9 255, %select_ln203_114

]]></Node>
<StgValue><ssdm name="sub_ln203_116"/></StgValue>
</operation>

<operation id="1634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:974  %zext_ln203_190 = zext i9 %select_ln203_116 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_190"/></StgValue>
</operation>

<operation id="1635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:975  %zext_ln203_191 = zext i9 %sub_ln203_116 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_191"/></StgValue>
</operation>

<operation id="1636" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:976  %lshr_ln203_108 = lshr i256 %select_ln203_115, %zext_ln203_190

]]></Node>
<StgValue><ssdm name="lshr_ln203_108"/></StgValue>
</operation>

<operation id="1637" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:977  %lshr_ln203_109 = lshr i256 -1, %zext_ln203_191

]]></Node>
<StgValue><ssdm name="lshr_ln203_109"/></StgValue>
</operation>

<operation id="1638" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:978  %and_ln203_38 = and i256 %lshr_ln203_108, %lshr_ln203_109

]]></Node>
<StgValue><ssdm name="and_ln203_38"/></StgValue>
</operation>

<operation id="1639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:979  %phi_input_4_V_21 = trunc i256 %and_ln203_38 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_21"/></StgValue>
</operation>

<operation id="1640" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:981  %node_attr_1D_mat_6_1_V_load_1 = load i256* %node_attr_1D_mat_6_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load_1"/></StgValue>
</operation>

<operation id="1641" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:982  %icmp_ln203_39 = icmp ugt i8 %tmp_31, %empty_63

]]></Node>
<StgValue><ssdm name="icmp_ln203_39"/></StgValue>
</operation>

<operation id="1642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:983  %zext_ln203_192 = zext i8 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_192"/></StgValue>
</operation>

<operation id="1643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:984  %zext_ln203_193 = zext i8 %empty_63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_193"/></StgValue>
</operation>

<operation id="1644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:985  %tmp_75 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1645" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:986  %sub_ln203_117 = sub i9 %zext_ln203_192, %zext_ln203_193

]]></Node>
<StgValue><ssdm name="sub_ln203_117"/></StgValue>
</operation>

<operation id="1646" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:987  %xor_ln203_39 = xor i9 %zext_ln203_192, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_39"/></StgValue>
</operation>

<operation id="1647" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:988  %sub_ln203_118 = sub i9 %zext_ln203_193, %zext_ln203_192

]]></Node>
<StgValue><ssdm name="sub_ln203_118"/></StgValue>
</operation>

<operation id="1648" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:989  %select_ln203_117 = select i1 %icmp_ln203_39, i9 %sub_ln203_117, i9 %sub_ln203_118

]]></Node>
<StgValue><ssdm name="select_ln203_117"/></StgValue>
</operation>

<operation id="1649" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:990  %select_ln203_118 = select i1 %icmp_ln203_39, i256 %tmp_75, i256 %node_attr_1D_mat_6_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_118"/></StgValue>
</operation>

<operation id="1650" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:991  %select_ln203_119 = select i1 %icmp_ln203_39, i9 %xor_ln203_39, i9 %zext_ln203_192

]]></Node>
<StgValue><ssdm name="select_ln203_119"/></StgValue>
</operation>

<operation id="1651" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:992  %sub_ln203_119 = sub i9 255, %select_ln203_117

]]></Node>
<StgValue><ssdm name="sub_ln203_119"/></StgValue>
</operation>

<operation id="1652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:993  %zext_ln203_194 = zext i9 %select_ln203_119 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_194"/></StgValue>
</operation>

<operation id="1653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:994  %zext_ln203_195 = zext i9 %sub_ln203_119 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_195"/></StgValue>
</operation>

<operation id="1654" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:995  %lshr_ln203_110 = lshr i256 %select_ln203_118, %zext_ln203_194

]]></Node>
<StgValue><ssdm name="lshr_ln203_110"/></StgValue>
</operation>

<operation id="1655" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:996  %lshr_ln203_111 = lshr i256 -1, %zext_ln203_195

]]></Node>
<StgValue><ssdm name="lshr_ln203_111"/></StgValue>
</operation>

<operation id="1656" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:997  %and_ln203_39 = and i256 %lshr_ln203_110, %lshr_ln203_111

]]></Node>
<StgValue><ssdm name="and_ln203_39"/></StgValue>
</operation>

<operation id="1657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:998  %phi_input_1_V_21 = trunc i256 %and_ln203_39 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_21"/></StgValue>
</operation>

<operation id="1658" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1000  %node_attr_1D_mat_6_2_V_load = load i256* %node_attr_1D_mat_6_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load"/></StgValue>
</operation>

<operation id="1659" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1001  %icmp_ln203_40 = icmp ugt i8 %tmp_29, %empty_61

]]></Node>
<StgValue><ssdm name="icmp_ln203_40"/></StgValue>
</operation>

<operation id="1660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1002  %zext_ln203_196 = zext i8 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_196"/></StgValue>
</operation>

<operation id="1661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1003  %zext_ln203_197 = zext i8 %empty_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_197"/></StgValue>
</operation>

<operation id="1662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1004  %tmp_76 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1663" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1005  %sub_ln203_120 = sub i9 %zext_ln203_196, %zext_ln203_197

]]></Node>
<StgValue><ssdm name="sub_ln203_120"/></StgValue>
</operation>

<operation id="1664" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1006  %xor_ln203_40 = xor i9 %zext_ln203_196, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_40"/></StgValue>
</operation>

<operation id="1665" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1007  %sub_ln203_121 = sub i9 %zext_ln203_197, %zext_ln203_196

]]></Node>
<StgValue><ssdm name="sub_ln203_121"/></StgValue>
</operation>

<operation id="1666" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1008  %select_ln203_120 = select i1 %icmp_ln203_40, i9 %sub_ln203_120, i9 %sub_ln203_121

]]></Node>
<StgValue><ssdm name="select_ln203_120"/></StgValue>
</operation>

<operation id="1667" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1009  %select_ln203_121 = select i1 %icmp_ln203_40, i256 %tmp_76, i256 %node_attr_1D_mat_6_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_121"/></StgValue>
</operation>

<operation id="1668" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1010  %select_ln203_122 = select i1 %icmp_ln203_40, i9 %xor_ln203_40, i9 %zext_ln203_196

]]></Node>
<StgValue><ssdm name="select_ln203_122"/></StgValue>
</operation>

<operation id="1669" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1011  %sub_ln203_122 = sub i9 255, %select_ln203_120

]]></Node>
<StgValue><ssdm name="sub_ln203_122"/></StgValue>
</operation>

<operation id="1670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1012  %zext_ln203_198 = zext i9 %select_ln203_122 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_198"/></StgValue>
</operation>

<operation id="1671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1013  %zext_ln203_199 = zext i9 %sub_ln203_122 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_199"/></StgValue>
</operation>

<operation id="1672" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1014  %lshr_ln203_112 = lshr i256 %select_ln203_121, %zext_ln203_198

]]></Node>
<StgValue><ssdm name="lshr_ln203_112"/></StgValue>
</operation>

<operation id="1673" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1015  %lshr_ln203_113 = lshr i256 -1, %zext_ln203_199

]]></Node>
<StgValue><ssdm name="lshr_ln203_113"/></StgValue>
</operation>

<operation id="1674" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1016  %and_ln203_40 = and i256 %lshr_ln203_112, %lshr_ln203_113

]]></Node>
<StgValue><ssdm name="and_ln203_40"/></StgValue>
</operation>

<operation id="1675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1017  %phi_input_5_V_21 = trunc i256 %and_ln203_40 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_21"/></StgValue>
</operation>

<operation id="1676" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1019  %node_attr_1D_mat_6_2_V_load_1 = load i256* %node_attr_1D_mat_6_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load_1"/></StgValue>
</operation>

<operation id="1677" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1020  %icmp_ln203_41 = icmp ugt i8 %tmp_31, %empty_63

]]></Node>
<StgValue><ssdm name="icmp_ln203_41"/></StgValue>
</operation>

<operation id="1678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1021  %zext_ln203_200 = zext i8 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_200"/></StgValue>
</operation>

<operation id="1679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1022  %zext_ln203_201 = zext i8 %empty_63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_201"/></StgValue>
</operation>

<operation id="1680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1023  %tmp_77 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1681" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1024  %sub_ln203_123 = sub i9 %zext_ln203_200, %zext_ln203_201

]]></Node>
<StgValue><ssdm name="sub_ln203_123"/></StgValue>
</operation>

<operation id="1682" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1025  %xor_ln203_41 = xor i9 %zext_ln203_200, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_41"/></StgValue>
</operation>

<operation id="1683" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1026  %sub_ln203_124 = sub i9 %zext_ln203_201, %zext_ln203_200

]]></Node>
<StgValue><ssdm name="sub_ln203_124"/></StgValue>
</operation>

<operation id="1684" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1027  %select_ln203_123 = select i1 %icmp_ln203_41, i9 %sub_ln203_123, i9 %sub_ln203_124

]]></Node>
<StgValue><ssdm name="select_ln203_123"/></StgValue>
</operation>

<operation id="1685" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1028  %select_ln203_124 = select i1 %icmp_ln203_41, i256 %tmp_77, i256 %node_attr_1D_mat_6_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_124"/></StgValue>
</operation>

<operation id="1686" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1029  %select_ln203_125 = select i1 %icmp_ln203_41, i9 %xor_ln203_41, i9 %zext_ln203_200

]]></Node>
<StgValue><ssdm name="select_ln203_125"/></StgValue>
</operation>

<operation id="1687" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1030  %sub_ln203_125 = sub i9 255, %select_ln203_123

]]></Node>
<StgValue><ssdm name="sub_ln203_125"/></StgValue>
</operation>

<operation id="1688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1031  %zext_ln203_202 = zext i9 %select_ln203_125 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_202"/></StgValue>
</operation>

<operation id="1689" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1032  %zext_ln203_203 = zext i9 %sub_ln203_125 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_203"/></StgValue>
</operation>

<operation id="1690" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1033  %lshr_ln203_114 = lshr i256 %select_ln203_124, %zext_ln203_202

]]></Node>
<StgValue><ssdm name="lshr_ln203_114"/></StgValue>
</operation>

<operation id="1691" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1034  %lshr_ln203_115 = lshr i256 -1, %zext_ln203_203

]]></Node>
<StgValue><ssdm name="lshr_ln203_115"/></StgValue>
</operation>

<operation id="1692" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1035  %and_ln203_41 = and i256 %lshr_ln203_114, %lshr_ln203_115

]]></Node>
<StgValue><ssdm name="and_ln203_41"/></StgValue>
</operation>

<operation id="1693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1036  %phi_input_2_V_21 = trunc i256 %and_ln203_41 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_21"/></StgValue>
</operation>

<operation id="1694" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1065  %node_attr_1D_mat_7_0_V_load = load i256* %node_attr_1D_mat_7_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load"/></StgValue>
</operation>

<operation id="1695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1067  %tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_64, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1068  %empty_65 = or i8 %tmp_33, 15

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1697" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1069  %icmp_ln203_42 = icmp ugt i8 %tmp_33, %empty_65

]]></Node>
<StgValue><ssdm name="icmp_ln203_42"/></StgValue>
</operation>

<operation id="1698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1070  %zext_ln203_204 = zext i8 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_204"/></StgValue>
</operation>

<operation id="1699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1071  %zext_ln203_205 = zext i8 %empty_65 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_205"/></StgValue>
</operation>

<operation id="1700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1072  %tmp_78 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1701" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1073  %sub_ln203_126 = sub i9 %zext_ln203_204, %zext_ln203_205

]]></Node>
<StgValue><ssdm name="sub_ln203_126"/></StgValue>
</operation>

<operation id="1702" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1074  %xor_ln203_42 = xor i9 %zext_ln203_204, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_42"/></StgValue>
</operation>

<operation id="1703" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1075  %sub_ln203_127 = sub i9 %zext_ln203_205, %zext_ln203_204

]]></Node>
<StgValue><ssdm name="sub_ln203_127"/></StgValue>
</operation>

<operation id="1704" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1076  %select_ln203_126 = select i1 %icmp_ln203_42, i9 %sub_ln203_126, i9 %sub_ln203_127

]]></Node>
<StgValue><ssdm name="select_ln203_126"/></StgValue>
</operation>

<operation id="1705" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1077  %select_ln203_127 = select i1 %icmp_ln203_42, i256 %tmp_78, i256 %node_attr_1D_mat_7_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_127"/></StgValue>
</operation>

<operation id="1706" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1078  %select_ln203_128 = select i1 %icmp_ln203_42, i9 %xor_ln203_42, i9 %zext_ln203_204

]]></Node>
<StgValue><ssdm name="select_ln203_128"/></StgValue>
</operation>

<operation id="1707" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1079  %sub_ln203_128 = sub i9 255, %select_ln203_126

]]></Node>
<StgValue><ssdm name="sub_ln203_128"/></StgValue>
</operation>

<operation id="1708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1080  %zext_ln203_206 = zext i9 %select_ln203_128 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_206"/></StgValue>
</operation>

<operation id="1709" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1081  %zext_ln203_207 = zext i9 %sub_ln203_128 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_207"/></StgValue>
</operation>

<operation id="1710" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1082  %lshr_ln203_116 = lshr i256 %select_ln203_127, %zext_ln203_206

]]></Node>
<StgValue><ssdm name="lshr_ln203_116"/></StgValue>
</operation>

<operation id="1711" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1083  %lshr_ln203_117 = lshr i256 -1, %zext_ln203_207

]]></Node>
<StgValue><ssdm name="lshr_ln203_117"/></StgValue>
</operation>

<operation id="1712" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1084  %and_ln203_42 = and i256 %lshr_ln203_116, %lshr_ln203_117

]]></Node>
<StgValue><ssdm name="and_ln203_42"/></StgValue>
</operation>

<operation id="1713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1085  %phi_input_3_V_22 = trunc i256 %and_ln203_42 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_22"/></StgValue>
</operation>

<operation id="1714" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1089  %node_attr_1D_mat_7_0_V_load_1 = load i256* %node_attr_1D_mat_7_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load_1"/></StgValue>
</operation>

<operation id="1715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1091  %tmp_35 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_66, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1092  %empty_67 = or i8 %tmp_35, 15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1717" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1093  %icmp_ln203_43 = icmp ugt i8 %tmp_35, %empty_67

]]></Node>
<StgValue><ssdm name="icmp_ln203_43"/></StgValue>
</operation>

<operation id="1718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1094  %zext_ln203_208 = zext i8 %tmp_35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_208"/></StgValue>
</operation>

<operation id="1719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1095  %zext_ln203_209 = zext i8 %empty_67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_209"/></StgValue>
</operation>

<operation id="1720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1096  %tmp_79 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1721" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1097  %sub_ln203_129 = sub i9 %zext_ln203_208, %zext_ln203_209

]]></Node>
<StgValue><ssdm name="sub_ln203_129"/></StgValue>
</operation>

<operation id="1722" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1098  %xor_ln203_43 = xor i9 %zext_ln203_208, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_43"/></StgValue>
</operation>

<operation id="1723" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1099  %sub_ln203_130 = sub i9 %zext_ln203_209, %zext_ln203_208

]]></Node>
<StgValue><ssdm name="sub_ln203_130"/></StgValue>
</operation>

<operation id="1724" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1100  %select_ln203_129 = select i1 %icmp_ln203_43, i9 %sub_ln203_129, i9 %sub_ln203_130

]]></Node>
<StgValue><ssdm name="select_ln203_129"/></StgValue>
</operation>

<operation id="1725" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1101  %select_ln203_130 = select i1 %icmp_ln203_43, i256 %tmp_79, i256 %node_attr_1D_mat_7_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_130"/></StgValue>
</operation>

<operation id="1726" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1102  %select_ln203_131 = select i1 %icmp_ln203_43, i9 %xor_ln203_43, i9 %zext_ln203_208

]]></Node>
<StgValue><ssdm name="select_ln203_131"/></StgValue>
</operation>

<operation id="1727" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1103  %sub_ln203_131 = sub i9 255, %select_ln203_129

]]></Node>
<StgValue><ssdm name="sub_ln203_131"/></StgValue>
</operation>

<operation id="1728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1104  %zext_ln203_210 = zext i9 %select_ln203_131 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_210"/></StgValue>
</operation>

<operation id="1729" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1105  %zext_ln203_211 = zext i9 %sub_ln203_131 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_211"/></StgValue>
</operation>

<operation id="1730" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1106  %lshr_ln203_118 = lshr i256 %select_ln203_130, %zext_ln203_210

]]></Node>
<StgValue><ssdm name="lshr_ln203_118"/></StgValue>
</operation>

<operation id="1731" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1107  %lshr_ln203_119 = lshr i256 -1, %zext_ln203_211

]]></Node>
<StgValue><ssdm name="lshr_ln203_119"/></StgValue>
</operation>

<operation id="1732" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1108  %and_ln203_43 = and i256 %lshr_ln203_118, %lshr_ln203_119

]]></Node>
<StgValue><ssdm name="and_ln203_43"/></StgValue>
</operation>

<operation id="1733" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1109  %phi_input_0_V_22 = trunc i256 %and_ln203_43 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_22"/></StgValue>
</operation>

<operation id="1734" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1111  %node_attr_1D_mat_7_1_V_load = load i256* %node_attr_1D_mat_7_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load"/></StgValue>
</operation>

<operation id="1735" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1112  %icmp_ln203_44 = icmp ugt i8 %tmp_33, %empty_65

]]></Node>
<StgValue><ssdm name="icmp_ln203_44"/></StgValue>
</operation>

<operation id="1736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1113  %zext_ln203_212 = zext i8 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_212"/></StgValue>
</operation>

<operation id="1737" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1114  %zext_ln203_213 = zext i8 %empty_65 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_213"/></StgValue>
</operation>

<operation id="1738" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1115  %tmp_80 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1739" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1116  %sub_ln203_132 = sub i9 %zext_ln203_212, %zext_ln203_213

]]></Node>
<StgValue><ssdm name="sub_ln203_132"/></StgValue>
</operation>

<operation id="1740" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1117  %xor_ln203_44 = xor i9 %zext_ln203_212, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_44"/></StgValue>
</operation>

<operation id="1741" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1118  %sub_ln203_133 = sub i9 %zext_ln203_213, %zext_ln203_212

]]></Node>
<StgValue><ssdm name="sub_ln203_133"/></StgValue>
</operation>

<operation id="1742" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1119  %select_ln203_132 = select i1 %icmp_ln203_44, i9 %sub_ln203_132, i9 %sub_ln203_133

]]></Node>
<StgValue><ssdm name="select_ln203_132"/></StgValue>
</operation>

<operation id="1743" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1120  %select_ln203_133 = select i1 %icmp_ln203_44, i256 %tmp_80, i256 %node_attr_1D_mat_7_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_133"/></StgValue>
</operation>

<operation id="1744" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1121  %select_ln203_134 = select i1 %icmp_ln203_44, i9 %xor_ln203_44, i9 %zext_ln203_212

]]></Node>
<StgValue><ssdm name="select_ln203_134"/></StgValue>
</operation>

<operation id="1745" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1122  %sub_ln203_134 = sub i9 255, %select_ln203_132

]]></Node>
<StgValue><ssdm name="sub_ln203_134"/></StgValue>
</operation>

<operation id="1746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1123  %zext_ln203_214 = zext i9 %select_ln203_134 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_214"/></StgValue>
</operation>

<operation id="1747" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1124  %zext_ln203_215 = zext i9 %sub_ln203_134 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_215"/></StgValue>
</operation>

<operation id="1748" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1125  %lshr_ln203_120 = lshr i256 %select_ln203_133, %zext_ln203_214

]]></Node>
<StgValue><ssdm name="lshr_ln203_120"/></StgValue>
</operation>

<operation id="1749" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1126  %lshr_ln203_121 = lshr i256 -1, %zext_ln203_215

]]></Node>
<StgValue><ssdm name="lshr_ln203_121"/></StgValue>
</operation>

<operation id="1750" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1127  %and_ln203_44 = and i256 %lshr_ln203_120, %lshr_ln203_121

]]></Node>
<StgValue><ssdm name="and_ln203_44"/></StgValue>
</operation>

<operation id="1751" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1128  %phi_input_4_V_22 = trunc i256 %and_ln203_44 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_22"/></StgValue>
</operation>

<operation id="1752" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1130  %node_attr_1D_mat_7_1_V_load_1 = load i256* %node_attr_1D_mat_7_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load_1"/></StgValue>
</operation>

<operation id="1753" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1131  %icmp_ln203_45 = icmp ugt i8 %tmp_35, %empty_67

]]></Node>
<StgValue><ssdm name="icmp_ln203_45"/></StgValue>
</operation>

<operation id="1754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1132  %zext_ln203_216 = zext i8 %tmp_35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_216"/></StgValue>
</operation>

<operation id="1755" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1133  %zext_ln203_217 = zext i8 %empty_67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_217"/></StgValue>
</operation>

<operation id="1756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1134  %tmp_81 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1757" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1135  %sub_ln203_135 = sub i9 %zext_ln203_216, %zext_ln203_217

]]></Node>
<StgValue><ssdm name="sub_ln203_135"/></StgValue>
</operation>

<operation id="1758" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1136  %xor_ln203_45 = xor i9 %zext_ln203_216, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_45"/></StgValue>
</operation>

<operation id="1759" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1137  %sub_ln203_136 = sub i9 %zext_ln203_217, %zext_ln203_216

]]></Node>
<StgValue><ssdm name="sub_ln203_136"/></StgValue>
</operation>

<operation id="1760" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1138  %select_ln203_135 = select i1 %icmp_ln203_45, i9 %sub_ln203_135, i9 %sub_ln203_136

]]></Node>
<StgValue><ssdm name="select_ln203_135"/></StgValue>
</operation>

<operation id="1761" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1139  %select_ln203_136 = select i1 %icmp_ln203_45, i256 %tmp_81, i256 %node_attr_1D_mat_7_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_136"/></StgValue>
</operation>

<operation id="1762" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1140  %select_ln203_137 = select i1 %icmp_ln203_45, i9 %xor_ln203_45, i9 %zext_ln203_216

]]></Node>
<StgValue><ssdm name="select_ln203_137"/></StgValue>
</operation>

<operation id="1763" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1141  %sub_ln203_137 = sub i9 255, %select_ln203_135

]]></Node>
<StgValue><ssdm name="sub_ln203_137"/></StgValue>
</operation>

<operation id="1764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1142  %zext_ln203_218 = zext i9 %select_ln203_137 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_218"/></StgValue>
</operation>

<operation id="1765" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1143  %zext_ln203_219 = zext i9 %sub_ln203_137 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_219"/></StgValue>
</operation>

<operation id="1766" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1144  %lshr_ln203_122 = lshr i256 %select_ln203_136, %zext_ln203_218

]]></Node>
<StgValue><ssdm name="lshr_ln203_122"/></StgValue>
</operation>

<operation id="1767" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1145  %lshr_ln203_123 = lshr i256 -1, %zext_ln203_219

]]></Node>
<StgValue><ssdm name="lshr_ln203_123"/></StgValue>
</operation>

<operation id="1768" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1146  %and_ln203_45 = and i256 %lshr_ln203_122, %lshr_ln203_123

]]></Node>
<StgValue><ssdm name="and_ln203_45"/></StgValue>
</operation>

<operation id="1769" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1147  %phi_input_1_V_22 = trunc i256 %and_ln203_45 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_22"/></StgValue>
</operation>

<operation id="1770" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1149  %node_attr_1D_mat_7_2_V_load = load i256* %node_attr_1D_mat_7_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load"/></StgValue>
</operation>

<operation id="1771" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1150  %icmp_ln203_46 = icmp ugt i8 %tmp_33, %empty_65

]]></Node>
<StgValue><ssdm name="icmp_ln203_46"/></StgValue>
</operation>

<operation id="1772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1151  %zext_ln203_220 = zext i8 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_220"/></StgValue>
</operation>

<operation id="1773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1152  %zext_ln203_221 = zext i8 %empty_65 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_221"/></StgValue>
</operation>

<operation id="1774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1153  %tmp_82 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1775" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1154  %sub_ln203_138 = sub i9 %zext_ln203_220, %zext_ln203_221

]]></Node>
<StgValue><ssdm name="sub_ln203_138"/></StgValue>
</operation>

<operation id="1776" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1155  %xor_ln203_46 = xor i9 %zext_ln203_220, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_46"/></StgValue>
</operation>

<operation id="1777" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1156  %sub_ln203_139 = sub i9 %zext_ln203_221, %zext_ln203_220

]]></Node>
<StgValue><ssdm name="sub_ln203_139"/></StgValue>
</operation>

<operation id="1778" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1157  %select_ln203_138 = select i1 %icmp_ln203_46, i9 %sub_ln203_138, i9 %sub_ln203_139

]]></Node>
<StgValue><ssdm name="select_ln203_138"/></StgValue>
</operation>

<operation id="1779" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1158  %select_ln203_139 = select i1 %icmp_ln203_46, i256 %tmp_82, i256 %node_attr_1D_mat_7_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_139"/></StgValue>
</operation>

<operation id="1780" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1159  %select_ln203_140 = select i1 %icmp_ln203_46, i9 %xor_ln203_46, i9 %zext_ln203_220

]]></Node>
<StgValue><ssdm name="select_ln203_140"/></StgValue>
</operation>

<operation id="1781" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1160  %sub_ln203_140 = sub i9 255, %select_ln203_138

]]></Node>
<StgValue><ssdm name="sub_ln203_140"/></StgValue>
</operation>

<operation id="1782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1161  %zext_ln203_222 = zext i9 %select_ln203_140 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_222"/></StgValue>
</operation>

<operation id="1783" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1162  %zext_ln203_223 = zext i9 %sub_ln203_140 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_223"/></StgValue>
</operation>

<operation id="1784" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1163  %lshr_ln203_124 = lshr i256 %select_ln203_139, %zext_ln203_222

]]></Node>
<StgValue><ssdm name="lshr_ln203_124"/></StgValue>
</operation>

<operation id="1785" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1164  %lshr_ln203_125 = lshr i256 -1, %zext_ln203_223

]]></Node>
<StgValue><ssdm name="lshr_ln203_125"/></StgValue>
</operation>

<operation id="1786" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1165  %and_ln203_46 = and i256 %lshr_ln203_124, %lshr_ln203_125

]]></Node>
<StgValue><ssdm name="and_ln203_46"/></StgValue>
</operation>

<operation id="1787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1166  %phi_input_5_V_22 = trunc i256 %and_ln203_46 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_22"/></StgValue>
</operation>

<operation id="1788" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1168  %node_attr_1D_mat_7_2_V_load_1 = load i256* %node_attr_1D_mat_7_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load_1"/></StgValue>
</operation>

<operation id="1789" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1169  %icmp_ln203_47 = icmp ugt i8 %tmp_35, %empty_67

]]></Node>
<StgValue><ssdm name="icmp_ln203_47"/></StgValue>
</operation>

<operation id="1790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1170  %zext_ln203_224 = zext i8 %tmp_35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_224"/></StgValue>
</operation>

<operation id="1791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1171  %zext_ln203_225 = zext i8 %empty_67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_225"/></StgValue>
</operation>

<operation id="1792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1172  %tmp_83 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1793" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1173  %sub_ln203_141 = sub i9 %zext_ln203_224, %zext_ln203_225

]]></Node>
<StgValue><ssdm name="sub_ln203_141"/></StgValue>
</operation>

<operation id="1794" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1174  %xor_ln203_47 = xor i9 %zext_ln203_224, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_47"/></StgValue>
</operation>

<operation id="1795" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1175  %sub_ln203_142 = sub i9 %zext_ln203_225, %zext_ln203_224

]]></Node>
<StgValue><ssdm name="sub_ln203_142"/></StgValue>
</operation>

<operation id="1796" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1176  %select_ln203_141 = select i1 %icmp_ln203_47, i9 %sub_ln203_141, i9 %sub_ln203_142

]]></Node>
<StgValue><ssdm name="select_ln203_141"/></StgValue>
</operation>

<operation id="1797" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1177  %select_ln203_142 = select i1 %icmp_ln203_47, i256 %tmp_83, i256 %node_attr_1D_mat_7_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_142"/></StgValue>
</operation>

<operation id="1798" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1178  %select_ln203_143 = select i1 %icmp_ln203_47, i9 %xor_ln203_47, i9 %zext_ln203_224

]]></Node>
<StgValue><ssdm name="select_ln203_143"/></StgValue>
</operation>

<operation id="1799" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1179  %sub_ln203_143 = sub i9 255, %select_ln203_141

]]></Node>
<StgValue><ssdm name="sub_ln203_143"/></StgValue>
</operation>

<operation id="1800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1180  %zext_ln203_226 = zext i9 %select_ln203_143 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_226"/></StgValue>
</operation>

<operation id="1801" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1181  %zext_ln203_227 = zext i9 %sub_ln203_143 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_227"/></StgValue>
</operation>

<operation id="1802" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1182  %lshr_ln203_126 = lshr i256 %select_ln203_142, %zext_ln203_226

]]></Node>
<StgValue><ssdm name="lshr_ln203_126"/></StgValue>
</operation>

<operation id="1803" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1183  %lshr_ln203_127 = lshr i256 -1, %zext_ln203_227

]]></Node>
<StgValue><ssdm name="lshr_ln203_127"/></StgValue>
</operation>

<operation id="1804" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1184  %and_ln203_47 = and i256 %lshr_ln203_126, %lshr_ln203_127

]]></Node>
<StgValue><ssdm name="and_ln203_47"/></StgValue>
</operation>

<operation id="1805" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1185  %phi_input_2_V_22 = trunc i256 %and_ln203_47 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_22"/></StgValue>
</operation>

<operation id="1806" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1214  %node_attr_1D_mat_8_0_V_load = load i256* %node_attr_1D_mat_8_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load"/></StgValue>
</operation>

<operation id="1807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1216  %tmp_37 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_68, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1217  %empty_69 = or i8 %tmp_37, 15

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1809" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1218  %icmp_ln203_48 = icmp ugt i8 %tmp_37, %empty_69

]]></Node>
<StgValue><ssdm name="icmp_ln203_48"/></StgValue>
</operation>

<operation id="1810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1219  %zext_ln203_228 = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_228"/></StgValue>
</operation>

<operation id="1811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1220  %zext_ln203_229 = zext i8 %empty_69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_229"/></StgValue>
</operation>

<operation id="1812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1221  %tmp_84 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1813" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1222  %sub_ln203_144 = sub i9 %zext_ln203_228, %zext_ln203_229

]]></Node>
<StgValue><ssdm name="sub_ln203_144"/></StgValue>
</operation>

<operation id="1814" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1223  %xor_ln203_48 = xor i9 %zext_ln203_228, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_48"/></StgValue>
</operation>

<operation id="1815" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1224  %sub_ln203_145 = sub i9 %zext_ln203_229, %zext_ln203_228

]]></Node>
<StgValue><ssdm name="sub_ln203_145"/></StgValue>
</operation>

<operation id="1816" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1225  %select_ln203_144 = select i1 %icmp_ln203_48, i9 %sub_ln203_144, i9 %sub_ln203_145

]]></Node>
<StgValue><ssdm name="select_ln203_144"/></StgValue>
</operation>

<operation id="1817" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1226  %select_ln203_145 = select i1 %icmp_ln203_48, i256 %tmp_84, i256 %node_attr_1D_mat_8_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_145"/></StgValue>
</operation>

<operation id="1818" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1227  %select_ln203_146 = select i1 %icmp_ln203_48, i9 %xor_ln203_48, i9 %zext_ln203_228

]]></Node>
<StgValue><ssdm name="select_ln203_146"/></StgValue>
</operation>

<operation id="1819" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1228  %sub_ln203_146 = sub i9 255, %select_ln203_144

]]></Node>
<StgValue><ssdm name="sub_ln203_146"/></StgValue>
</operation>

<operation id="1820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1229  %zext_ln203_230 = zext i9 %select_ln203_146 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_230"/></StgValue>
</operation>

<operation id="1821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1230  %zext_ln203_231 = zext i9 %sub_ln203_146 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_231"/></StgValue>
</operation>

<operation id="1822" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1231  %lshr_ln203_128 = lshr i256 %select_ln203_145, %zext_ln203_230

]]></Node>
<StgValue><ssdm name="lshr_ln203_128"/></StgValue>
</operation>

<operation id="1823" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1232  %lshr_ln203_129 = lshr i256 -1, %zext_ln203_231

]]></Node>
<StgValue><ssdm name="lshr_ln203_129"/></StgValue>
</operation>

<operation id="1824" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1233  %and_ln203_48 = and i256 %lshr_ln203_128, %lshr_ln203_129

]]></Node>
<StgValue><ssdm name="and_ln203_48"/></StgValue>
</operation>

<operation id="1825" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1234  %phi_input_3_V_23 = trunc i256 %and_ln203_48 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_23"/></StgValue>
</operation>

<operation id="1826" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1238  %node_attr_1D_mat_8_0_V_load_1 = load i256* %node_attr_1D_mat_8_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load_1"/></StgValue>
</operation>

<operation id="1827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1240  %tmp_39 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_70, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1241  %empty_71 = or i8 %tmp_39, 15

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1829" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1242  %icmp_ln203_49 = icmp ugt i8 %tmp_39, %empty_71

]]></Node>
<StgValue><ssdm name="icmp_ln203_49"/></StgValue>
</operation>

<operation id="1830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1243  %zext_ln203_232 = zext i8 %tmp_39 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_232"/></StgValue>
</operation>

<operation id="1831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1244  %zext_ln203_233 = zext i8 %empty_71 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_233"/></StgValue>
</operation>

<operation id="1832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1245  %tmp_85 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1833" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1246  %sub_ln203_147 = sub i9 %zext_ln203_232, %zext_ln203_233

]]></Node>
<StgValue><ssdm name="sub_ln203_147"/></StgValue>
</operation>

<operation id="1834" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1247  %xor_ln203_49 = xor i9 %zext_ln203_232, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_49"/></StgValue>
</operation>

<operation id="1835" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1248  %sub_ln203_148 = sub i9 %zext_ln203_233, %zext_ln203_232

]]></Node>
<StgValue><ssdm name="sub_ln203_148"/></StgValue>
</operation>

<operation id="1836" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1249  %select_ln203_147 = select i1 %icmp_ln203_49, i9 %sub_ln203_147, i9 %sub_ln203_148

]]></Node>
<StgValue><ssdm name="select_ln203_147"/></StgValue>
</operation>

<operation id="1837" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1250  %select_ln203_148 = select i1 %icmp_ln203_49, i256 %tmp_85, i256 %node_attr_1D_mat_8_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_148"/></StgValue>
</operation>

<operation id="1838" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1251  %select_ln203_149 = select i1 %icmp_ln203_49, i9 %xor_ln203_49, i9 %zext_ln203_232

]]></Node>
<StgValue><ssdm name="select_ln203_149"/></StgValue>
</operation>

<operation id="1839" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1252  %sub_ln203_149 = sub i9 255, %select_ln203_147

]]></Node>
<StgValue><ssdm name="sub_ln203_149"/></StgValue>
</operation>

<operation id="1840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1253  %zext_ln203_234 = zext i9 %select_ln203_149 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_234"/></StgValue>
</operation>

<operation id="1841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1254  %zext_ln203_235 = zext i9 %sub_ln203_149 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_235"/></StgValue>
</operation>

<operation id="1842" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1255  %lshr_ln203_130 = lshr i256 %select_ln203_148, %zext_ln203_234

]]></Node>
<StgValue><ssdm name="lshr_ln203_130"/></StgValue>
</operation>

<operation id="1843" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1256  %lshr_ln203_131 = lshr i256 -1, %zext_ln203_235

]]></Node>
<StgValue><ssdm name="lshr_ln203_131"/></StgValue>
</operation>

<operation id="1844" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1257  %and_ln203_49 = and i256 %lshr_ln203_130, %lshr_ln203_131

]]></Node>
<StgValue><ssdm name="and_ln203_49"/></StgValue>
</operation>

<operation id="1845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1258  %phi_input_0_V_23 = trunc i256 %and_ln203_49 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_23"/></StgValue>
</operation>

<operation id="1846" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1260  %node_attr_1D_mat_8_1_V_load = load i256* %node_attr_1D_mat_8_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load"/></StgValue>
</operation>

<operation id="1847" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1261  %icmp_ln203_50 = icmp ugt i8 %tmp_37, %empty_69

]]></Node>
<StgValue><ssdm name="icmp_ln203_50"/></StgValue>
</operation>

<operation id="1848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1262  %zext_ln203_236 = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_236"/></StgValue>
</operation>

<operation id="1849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1263  %zext_ln203_237 = zext i8 %empty_69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_237"/></StgValue>
</operation>

<operation id="1850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1264  %tmp_86 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1851" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1265  %sub_ln203_150 = sub i9 %zext_ln203_236, %zext_ln203_237

]]></Node>
<StgValue><ssdm name="sub_ln203_150"/></StgValue>
</operation>

<operation id="1852" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1266  %xor_ln203_50 = xor i9 %zext_ln203_236, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_50"/></StgValue>
</operation>

<operation id="1853" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1267  %sub_ln203_151 = sub i9 %zext_ln203_237, %zext_ln203_236

]]></Node>
<StgValue><ssdm name="sub_ln203_151"/></StgValue>
</operation>

<operation id="1854" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1268  %select_ln203_150 = select i1 %icmp_ln203_50, i9 %sub_ln203_150, i9 %sub_ln203_151

]]></Node>
<StgValue><ssdm name="select_ln203_150"/></StgValue>
</operation>

<operation id="1855" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1269  %select_ln203_151 = select i1 %icmp_ln203_50, i256 %tmp_86, i256 %node_attr_1D_mat_8_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_151"/></StgValue>
</operation>

<operation id="1856" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1270  %select_ln203_152 = select i1 %icmp_ln203_50, i9 %xor_ln203_50, i9 %zext_ln203_236

]]></Node>
<StgValue><ssdm name="select_ln203_152"/></StgValue>
</operation>

<operation id="1857" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1271  %sub_ln203_152 = sub i9 255, %select_ln203_150

]]></Node>
<StgValue><ssdm name="sub_ln203_152"/></StgValue>
</operation>

<operation id="1858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1272  %zext_ln203_238 = zext i9 %select_ln203_152 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_238"/></StgValue>
</operation>

<operation id="1859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1273  %zext_ln203_239 = zext i9 %sub_ln203_152 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_239"/></StgValue>
</operation>

<operation id="1860" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1274  %lshr_ln203_132 = lshr i256 %select_ln203_151, %zext_ln203_238

]]></Node>
<StgValue><ssdm name="lshr_ln203_132"/></StgValue>
</operation>

<operation id="1861" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1275  %lshr_ln203_133 = lshr i256 -1, %zext_ln203_239

]]></Node>
<StgValue><ssdm name="lshr_ln203_133"/></StgValue>
</operation>

<operation id="1862" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1276  %and_ln203_50 = and i256 %lshr_ln203_132, %lshr_ln203_133

]]></Node>
<StgValue><ssdm name="and_ln203_50"/></StgValue>
</operation>

<operation id="1863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1277  %phi_input_4_V_23 = trunc i256 %and_ln203_50 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_23"/></StgValue>
</operation>

<operation id="1864" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1279  %node_attr_1D_mat_8_1_V_load_1 = load i256* %node_attr_1D_mat_8_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load_1"/></StgValue>
</operation>

<operation id="1865" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1280  %icmp_ln203_51 = icmp ugt i8 %tmp_39, %empty_71

]]></Node>
<StgValue><ssdm name="icmp_ln203_51"/></StgValue>
</operation>

<operation id="1866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1281  %zext_ln203_240 = zext i8 %tmp_39 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_240"/></StgValue>
</operation>

<operation id="1867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1282  %zext_ln203_241 = zext i8 %empty_71 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_241"/></StgValue>
</operation>

<operation id="1868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1283  %tmp_87 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1869" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1284  %sub_ln203_153 = sub i9 %zext_ln203_240, %zext_ln203_241

]]></Node>
<StgValue><ssdm name="sub_ln203_153"/></StgValue>
</operation>

<operation id="1870" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1285  %xor_ln203_51 = xor i9 %zext_ln203_240, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_51"/></StgValue>
</operation>

<operation id="1871" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1286  %sub_ln203_154 = sub i9 %zext_ln203_241, %zext_ln203_240

]]></Node>
<StgValue><ssdm name="sub_ln203_154"/></StgValue>
</operation>

<operation id="1872" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1287  %select_ln203_153 = select i1 %icmp_ln203_51, i9 %sub_ln203_153, i9 %sub_ln203_154

]]></Node>
<StgValue><ssdm name="select_ln203_153"/></StgValue>
</operation>

<operation id="1873" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1288  %select_ln203_154 = select i1 %icmp_ln203_51, i256 %tmp_87, i256 %node_attr_1D_mat_8_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_154"/></StgValue>
</operation>

<operation id="1874" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1289  %select_ln203_155 = select i1 %icmp_ln203_51, i9 %xor_ln203_51, i9 %zext_ln203_240

]]></Node>
<StgValue><ssdm name="select_ln203_155"/></StgValue>
</operation>

<operation id="1875" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1290  %sub_ln203_155 = sub i9 255, %select_ln203_153

]]></Node>
<StgValue><ssdm name="sub_ln203_155"/></StgValue>
</operation>

<operation id="1876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1291  %zext_ln203_242 = zext i9 %select_ln203_155 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_242"/></StgValue>
</operation>

<operation id="1877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1292  %zext_ln203_243 = zext i9 %sub_ln203_155 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_243"/></StgValue>
</operation>

<operation id="1878" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1293  %lshr_ln203_134 = lshr i256 %select_ln203_154, %zext_ln203_242

]]></Node>
<StgValue><ssdm name="lshr_ln203_134"/></StgValue>
</operation>

<operation id="1879" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1294  %lshr_ln203_135 = lshr i256 -1, %zext_ln203_243

]]></Node>
<StgValue><ssdm name="lshr_ln203_135"/></StgValue>
</operation>

<operation id="1880" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1295  %and_ln203_51 = and i256 %lshr_ln203_134, %lshr_ln203_135

]]></Node>
<StgValue><ssdm name="and_ln203_51"/></StgValue>
</operation>

<operation id="1881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1296  %phi_input_1_V_23 = trunc i256 %and_ln203_51 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_23"/></StgValue>
</operation>

<operation id="1882" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1298  %node_attr_1D_mat_8_2_V_load = load i256* %node_attr_1D_mat_8_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load"/></StgValue>
</operation>

<operation id="1883" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1299  %icmp_ln203_52 = icmp ugt i8 %tmp_37, %empty_69

]]></Node>
<StgValue><ssdm name="icmp_ln203_52"/></StgValue>
</operation>

<operation id="1884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1300  %zext_ln203_244 = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_244"/></StgValue>
</operation>

<operation id="1885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1301  %zext_ln203_245 = zext i8 %empty_69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_245"/></StgValue>
</operation>

<operation id="1886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1302  %tmp_88 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1887" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1303  %sub_ln203_156 = sub i9 %zext_ln203_244, %zext_ln203_245

]]></Node>
<StgValue><ssdm name="sub_ln203_156"/></StgValue>
</operation>

<operation id="1888" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1304  %xor_ln203_52 = xor i9 %zext_ln203_244, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_52"/></StgValue>
</operation>

<operation id="1889" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1305  %sub_ln203_157 = sub i9 %zext_ln203_245, %zext_ln203_244

]]></Node>
<StgValue><ssdm name="sub_ln203_157"/></StgValue>
</operation>

<operation id="1890" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1306  %select_ln203_156 = select i1 %icmp_ln203_52, i9 %sub_ln203_156, i9 %sub_ln203_157

]]></Node>
<StgValue><ssdm name="select_ln203_156"/></StgValue>
</operation>

<operation id="1891" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1307  %select_ln203_157 = select i1 %icmp_ln203_52, i256 %tmp_88, i256 %node_attr_1D_mat_8_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_157"/></StgValue>
</operation>

<operation id="1892" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1308  %select_ln203_158 = select i1 %icmp_ln203_52, i9 %xor_ln203_52, i9 %zext_ln203_244

]]></Node>
<StgValue><ssdm name="select_ln203_158"/></StgValue>
</operation>

<operation id="1893" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1309  %sub_ln203_158 = sub i9 255, %select_ln203_156

]]></Node>
<StgValue><ssdm name="sub_ln203_158"/></StgValue>
</operation>

<operation id="1894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1310  %zext_ln203_246 = zext i9 %select_ln203_158 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_246"/></StgValue>
</operation>

<operation id="1895" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1311  %zext_ln203_247 = zext i9 %sub_ln203_158 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_247"/></StgValue>
</operation>

<operation id="1896" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1312  %lshr_ln203_136 = lshr i256 %select_ln203_157, %zext_ln203_246

]]></Node>
<StgValue><ssdm name="lshr_ln203_136"/></StgValue>
</operation>

<operation id="1897" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1313  %lshr_ln203_137 = lshr i256 -1, %zext_ln203_247

]]></Node>
<StgValue><ssdm name="lshr_ln203_137"/></StgValue>
</operation>

<operation id="1898" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1314  %and_ln203_52 = and i256 %lshr_ln203_136, %lshr_ln203_137

]]></Node>
<StgValue><ssdm name="and_ln203_52"/></StgValue>
</operation>

<operation id="1899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1315  %phi_input_5_V_23 = trunc i256 %and_ln203_52 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_23"/></StgValue>
</operation>

<operation id="1900" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1317  %node_attr_1D_mat_8_2_V_load_1 = load i256* %node_attr_1D_mat_8_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load_1"/></StgValue>
</operation>

<operation id="1901" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1318  %icmp_ln203_53 = icmp ugt i8 %tmp_39, %empty_71

]]></Node>
<StgValue><ssdm name="icmp_ln203_53"/></StgValue>
</operation>

<operation id="1902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1319  %zext_ln203_248 = zext i8 %tmp_39 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_248"/></StgValue>
</operation>

<operation id="1903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1320  %zext_ln203_249 = zext i8 %empty_71 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_249"/></StgValue>
</operation>

<operation id="1904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1321  %tmp_89 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1905" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1322  %sub_ln203_159 = sub i9 %zext_ln203_248, %zext_ln203_249

]]></Node>
<StgValue><ssdm name="sub_ln203_159"/></StgValue>
</operation>

<operation id="1906" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1323  %xor_ln203_53 = xor i9 %zext_ln203_248, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_53"/></StgValue>
</operation>

<operation id="1907" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1324  %sub_ln203_160 = sub i9 %zext_ln203_249, %zext_ln203_248

]]></Node>
<StgValue><ssdm name="sub_ln203_160"/></StgValue>
</operation>

<operation id="1908" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1325  %select_ln203_159 = select i1 %icmp_ln203_53, i9 %sub_ln203_159, i9 %sub_ln203_160

]]></Node>
<StgValue><ssdm name="select_ln203_159"/></StgValue>
</operation>

<operation id="1909" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1326  %select_ln203_160 = select i1 %icmp_ln203_53, i256 %tmp_89, i256 %node_attr_1D_mat_8_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_160"/></StgValue>
</operation>

<operation id="1910" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1327  %select_ln203_161 = select i1 %icmp_ln203_53, i9 %xor_ln203_53, i9 %zext_ln203_248

]]></Node>
<StgValue><ssdm name="select_ln203_161"/></StgValue>
</operation>

<operation id="1911" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1328  %sub_ln203_161 = sub i9 255, %select_ln203_159

]]></Node>
<StgValue><ssdm name="sub_ln203_161"/></StgValue>
</operation>

<operation id="1912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1329  %zext_ln203_250 = zext i9 %select_ln203_161 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_250"/></StgValue>
</operation>

<operation id="1913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1330  %zext_ln203_251 = zext i9 %sub_ln203_161 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_251"/></StgValue>
</operation>

<operation id="1914" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1331  %lshr_ln203_138 = lshr i256 %select_ln203_160, %zext_ln203_250

]]></Node>
<StgValue><ssdm name="lshr_ln203_138"/></StgValue>
</operation>

<operation id="1915" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1332  %lshr_ln203_139 = lshr i256 -1, %zext_ln203_251

]]></Node>
<StgValue><ssdm name="lshr_ln203_139"/></StgValue>
</operation>

<operation id="1916" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1333  %and_ln203_53 = and i256 %lshr_ln203_138, %lshr_ln203_139

]]></Node>
<StgValue><ssdm name="and_ln203_53"/></StgValue>
</operation>

<operation id="1917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1334  %phi_input_2_V_23 = trunc i256 %and_ln203_53 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_23"/></StgValue>
</operation>

<operation id="1918" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1363  %node_attr_1D_mat_9_0_V_load = load i256* %node_attr_1D_mat_9_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load"/></StgValue>
</operation>

<operation id="1919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1365  %tmp_41 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_72, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1366  %empty_73 = or i8 %tmp_41, 15

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1921" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1367  %icmp_ln203_54 = icmp ugt i8 %tmp_41, %empty_73

]]></Node>
<StgValue><ssdm name="icmp_ln203_54"/></StgValue>
</operation>

<operation id="1922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1368  %zext_ln203_252 = zext i8 %tmp_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_252"/></StgValue>
</operation>

<operation id="1923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1369  %zext_ln203_253 = zext i8 %empty_73 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_253"/></StgValue>
</operation>

<operation id="1924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1370  %tmp_90 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1925" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1371  %sub_ln203_162 = sub i9 %zext_ln203_252, %zext_ln203_253

]]></Node>
<StgValue><ssdm name="sub_ln203_162"/></StgValue>
</operation>

<operation id="1926" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1372  %xor_ln203_54 = xor i9 %zext_ln203_252, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_54"/></StgValue>
</operation>

<operation id="1927" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1373  %sub_ln203_163 = sub i9 %zext_ln203_253, %zext_ln203_252

]]></Node>
<StgValue><ssdm name="sub_ln203_163"/></StgValue>
</operation>

<operation id="1928" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1374  %select_ln203_162 = select i1 %icmp_ln203_54, i9 %sub_ln203_162, i9 %sub_ln203_163

]]></Node>
<StgValue><ssdm name="select_ln203_162"/></StgValue>
</operation>

<operation id="1929" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1375  %select_ln203_163 = select i1 %icmp_ln203_54, i256 %tmp_90, i256 %node_attr_1D_mat_9_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_163"/></StgValue>
</operation>

<operation id="1930" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1376  %select_ln203_164 = select i1 %icmp_ln203_54, i9 %xor_ln203_54, i9 %zext_ln203_252

]]></Node>
<StgValue><ssdm name="select_ln203_164"/></StgValue>
</operation>

<operation id="1931" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1377  %sub_ln203_164 = sub i9 255, %select_ln203_162

]]></Node>
<StgValue><ssdm name="sub_ln203_164"/></StgValue>
</operation>

<operation id="1932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1378  %zext_ln203_254 = zext i9 %select_ln203_164 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_254"/></StgValue>
</operation>

<operation id="1933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1379  %zext_ln203_255 = zext i9 %sub_ln203_164 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_255"/></StgValue>
</operation>

<operation id="1934" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1380  %lshr_ln203_140 = lshr i256 %select_ln203_163, %zext_ln203_254

]]></Node>
<StgValue><ssdm name="lshr_ln203_140"/></StgValue>
</operation>

<operation id="1935" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1381  %lshr_ln203_141 = lshr i256 -1, %zext_ln203_255

]]></Node>
<StgValue><ssdm name="lshr_ln203_141"/></StgValue>
</operation>

<operation id="1936" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1382  %and_ln203_54 = and i256 %lshr_ln203_140, %lshr_ln203_141

]]></Node>
<StgValue><ssdm name="and_ln203_54"/></StgValue>
</operation>

<operation id="1937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1383  %phi_input_3_V_24 = trunc i256 %and_ln203_54 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_24"/></StgValue>
</operation>

<operation id="1938" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1387  %node_attr_1D_mat_9_0_V_load_1 = load i256* %node_attr_1D_mat_9_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load_1"/></StgValue>
</operation>

<operation id="1939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1389  %tmp_43 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_74, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1390  %empty_75 = or i8 %tmp_43, 15

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1941" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1391  %icmp_ln203_55 = icmp ugt i8 %tmp_43, %empty_75

]]></Node>
<StgValue><ssdm name="icmp_ln203_55"/></StgValue>
</operation>

<operation id="1942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1392  %zext_ln203_256 = zext i8 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_256"/></StgValue>
</operation>

<operation id="1943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1393  %zext_ln203_257 = zext i8 %empty_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_257"/></StgValue>
</operation>

<operation id="1944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1394  %tmp_91 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1945" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1395  %sub_ln203_165 = sub i9 %zext_ln203_256, %zext_ln203_257

]]></Node>
<StgValue><ssdm name="sub_ln203_165"/></StgValue>
</operation>

<operation id="1946" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1396  %xor_ln203_55 = xor i9 %zext_ln203_256, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_55"/></StgValue>
</operation>

<operation id="1947" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1397  %sub_ln203_166 = sub i9 %zext_ln203_257, %zext_ln203_256

]]></Node>
<StgValue><ssdm name="sub_ln203_166"/></StgValue>
</operation>

<operation id="1948" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1398  %select_ln203_165 = select i1 %icmp_ln203_55, i9 %sub_ln203_165, i9 %sub_ln203_166

]]></Node>
<StgValue><ssdm name="select_ln203_165"/></StgValue>
</operation>

<operation id="1949" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1399  %select_ln203_166 = select i1 %icmp_ln203_55, i256 %tmp_91, i256 %node_attr_1D_mat_9_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_166"/></StgValue>
</operation>

<operation id="1950" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1400  %select_ln203_167 = select i1 %icmp_ln203_55, i9 %xor_ln203_55, i9 %zext_ln203_256

]]></Node>
<StgValue><ssdm name="select_ln203_167"/></StgValue>
</operation>

<operation id="1951" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1401  %sub_ln203_167 = sub i9 255, %select_ln203_165

]]></Node>
<StgValue><ssdm name="sub_ln203_167"/></StgValue>
</operation>

<operation id="1952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1402  %zext_ln203_258 = zext i9 %select_ln203_167 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_258"/></StgValue>
</operation>

<operation id="1953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1403  %zext_ln203_259 = zext i9 %sub_ln203_167 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_259"/></StgValue>
</operation>

<operation id="1954" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1404  %lshr_ln203_142 = lshr i256 %select_ln203_166, %zext_ln203_258

]]></Node>
<StgValue><ssdm name="lshr_ln203_142"/></StgValue>
</operation>

<operation id="1955" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1405  %lshr_ln203_143 = lshr i256 -1, %zext_ln203_259

]]></Node>
<StgValue><ssdm name="lshr_ln203_143"/></StgValue>
</operation>

<operation id="1956" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1406  %and_ln203_55 = and i256 %lshr_ln203_142, %lshr_ln203_143

]]></Node>
<StgValue><ssdm name="and_ln203_55"/></StgValue>
</operation>

<operation id="1957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1407  %phi_input_0_V_24 = trunc i256 %and_ln203_55 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_24"/></StgValue>
</operation>

<operation id="1958" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1409  %node_attr_1D_mat_9_1_V_load = load i256* %node_attr_1D_mat_9_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load"/></StgValue>
</operation>

<operation id="1959" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1410  %icmp_ln203_56 = icmp ugt i8 %tmp_41, %empty_73

]]></Node>
<StgValue><ssdm name="icmp_ln203_56"/></StgValue>
</operation>

<operation id="1960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1411  %zext_ln203_260 = zext i8 %tmp_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_260"/></StgValue>
</operation>

<operation id="1961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1412  %zext_ln203_261 = zext i8 %empty_73 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_261"/></StgValue>
</operation>

<operation id="1962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1413  %tmp_92 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1963" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1414  %sub_ln203_168 = sub i9 %zext_ln203_260, %zext_ln203_261

]]></Node>
<StgValue><ssdm name="sub_ln203_168"/></StgValue>
</operation>

<operation id="1964" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1415  %xor_ln203_56 = xor i9 %zext_ln203_260, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_56"/></StgValue>
</operation>

<operation id="1965" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1416  %sub_ln203_169 = sub i9 %zext_ln203_261, %zext_ln203_260

]]></Node>
<StgValue><ssdm name="sub_ln203_169"/></StgValue>
</operation>

<operation id="1966" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1417  %select_ln203_168 = select i1 %icmp_ln203_56, i9 %sub_ln203_168, i9 %sub_ln203_169

]]></Node>
<StgValue><ssdm name="select_ln203_168"/></StgValue>
</operation>

<operation id="1967" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1418  %select_ln203_169 = select i1 %icmp_ln203_56, i256 %tmp_92, i256 %node_attr_1D_mat_9_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_169"/></StgValue>
</operation>

<operation id="1968" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1419  %select_ln203_170 = select i1 %icmp_ln203_56, i9 %xor_ln203_56, i9 %zext_ln203_260

]]></Node>
<StgValue><ssdm name="select_ln203_170"/></StgValue>
</operation>

<operation id="1969" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1420  %sub_ln203_170 = sub i9 255, %select_ln203_168

]]></Node>
<StgValue><ssdm name="sub_ln203_170"/></StgValue>
</operation>

<operation id="1970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1421  %zext_ln203_262 = zext i9 %select_ln203_170 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_262"/></StgValue>
</operation>

<operation id="1971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1422  %zext_ln203_263 = zext i9 %sub_ln203_170 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_263"/></StgValue>
</operation>

<operation id="1972" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1423  %lshr_ln203_144 = lshr i256 %select_ln203_169, %zext_ln203_262

]]></Node>
<StgValue><ssdm name="lshr_ln203_144"/></StgValue>
</operation>

<operation id="1973" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1424  %lshr_ln203_145 = lshr i256 -1, %zext_ln203_263

]]></Node>
<StgValue><ssdm name="lshr_ln203_145"/></StgValue>
</operation>

<operation id="1974" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1425  %and_ln203_56 = and i256 %lshr_ln203_144, %lshr_ln203_145

]]></Node>
<StgValue><ssdm name="and_ln203_56"/></StgValue>
</operation>

<operation id="1975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1426  %phi_input_4_V_24 = trunc i256 %and_ln203_56 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_24"/></StgValue>
</operation>

<operation id="1976" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1428  %node_attr_1D_mat_9_1_V_load_1 = load i256* %node_attr_1D_mat_9_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load_1"/></StgValue>
</operation>

<operation id="1977" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1429  %icmp_ln203_57 = icmp ugt i8 %tmp_43, %empty_75

]]></Node>
<StgValue><ssdm name="icmp_ln203_57"/></StgValue>
</operation>

<operation id="1978" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1430  %zext_ln203_264 = zext i8 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_264"/></StgValue>
</operation>

<operation id="1979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1431  %zext_ln203_265 = zext i8 %empty_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_265"/></StgValue>
</operation>

<operation id="1980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1432  %tmp_93 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1981" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1433  %sub_ln203_171 = sub i9 %zext_ln203_264, %zext_ln203_265

]]></Node>
<StgValue><ssdm name="sub_ln203_171"/></StgValue>
</operation>

<operation id="1982" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1434  %xor_ln203_57 = xor i9 %zext_ln203_264, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_57"/></StgValue>
</operation>

<operation id="1983" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1435  %sub_ln203_172 = sub i9 %zext_ln203_265, %zext_ln203_264

]]></Node>
<StgValue><ssdm name="sub_ln203_172"/></StgValue>
</operation>

<operation id="1984" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1436  %select_ln203_171 = select i1 %icmp_ln203_57, i9 %sub_ln203_171, i9 %sub_ln203_172

]]></Node>
<StgValue><ssdm name="select_ln203_171"/></StgValue>
</operation>

<operation id="1985" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1437  %select_ln203_172 = select i1 %icmp_ln203_57, i256 %tmp_93, i256 %node_attr_1D_mat_9_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_172"/></StgValue>
</operation>

<operation id="1986" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1438  %select_ln203_173 = select i1 %icmp_ln203_57, i9 %xor_ln203_57, i9 %zext_ln203_264

]]></Node>
<StgValue><ssdm name="select_ln203_173"/></StgValue>
</operation>

<operation id="1987" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1439  %sub_ln203_173 = sub i9 255, %select_ln203_171

]]></Node>
<StgValue><ssdm name="sub_ln203_173"/></StgValue>
</operation>

<operation id="1988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1440  %zext_ln203_266 = zext i9 %select_ln203_173 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_266"/></StgValue>
</operation>

<operation id="1989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1441  %zext_ln203_267 = zext i9 %sub_ln203_173 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_267"/></StgValue>
</operation>

<operation id="1990" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1442  %lshr_ln203_146 = lshr i256 %select_ln203_172, %zext_ln203_266

]]></Node>
<StgValue><ssdm name="lshr_ln203_146"/></StgValue>
</operation>

<operation id="1991" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1443  %lshr_ln203_147 = lshr i256 -1, %zext_ln203_267

]]></Node>
<StgValue><ssdm name="lshr_ln203_147"/></StgValue>
</operation>

<operation id="1992" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1444  %and_ln203_57 = and i256 %lshr_ln203_146, %lshr_ln203_147

]]></Node>
<StgValue><ssdm name="and_ln203_57"/></StgValue>
</operation>

<operation id="1993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1445  %phi_input_1_V_24 = trunc i256 %and_ln203_57 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_24"/></StgValue>
</operation>

<operation id="1994" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1447  %node_attr_1D_mat_9_2_V_load = load i256* %node_attr_1D_mat_9_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load"/></StgValue>
</operation>

<operation id="1995" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1448  %icmp_ln203_58 = icmp ugt i8 %tmp_41, %empty_73

]]></Node>
<StgValue><ssdm name="icmp_ln203_58"/></StgValue>
</operation>

<operation id="1996" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1449  %zext_ln203_268 = zext i8 %tmp_41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_268"/></StgValue>
</operation>

<operation id="1997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1450  %zext_ln203_269 = zext i8 %empty_73 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_269"/></StgValue>
</operation>

<operation id="1998" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1451  %tmp_94 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1999" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1452  %sub_ln203_174 = sub i9 %zext_ln203_268, %zext_ln203_269

]]></Node>
<StgValue><ssdm name="sub_ln203_174"/></StgValue>
</operation>

<operation id="2000" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1453  %xor_ln203_58 = xor i9 %zext_ln203_268, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_58"/></StgValue>
</operation>

<operation id="2001" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1454  %sub_ln203_175 = sub i9 %zext_ln203_269, %zext_ln203_268

]]></Node>
<StgValue><ssdm name="sub_ln203_175"/></StgValue>
</operation>

<operation id="2002" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1455  %select_ln203_174 = select i1 %icmp_ln203_58, i9 %sub_ln203_174, i9 %sub_ln203_175

]]></Node>
<StgValue><ssdm name="select_ln203_174"/></StgValue>
</operation>

<operation id="2003" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1456  %select_ln203_175 = select i1 %icmp_ln203_58, i256 %tmp_94, i256 %node_attr_1D_mat_9_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_175"/></StgValue>
</operation>

<operation id="2004" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1457  %select_ln203_176 = select i1 %icmp_ln203_58, i9 %xor_ln203_58, i9 %zext_ln203_268

]]></Node>
<StgValue><ssdm name="select_ln203_176"/></StgValue>
</operation>

<operation id="2005" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1458  %sub_ln203_176 = sub i9 255, %select_ln203_174

]]></Node>
<StgValue><ssdm name="sub_ln203_176"/></StgValue>
</operation>

<operation id="2006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1459  %zext_ln203_270 = zext i9 %select_ln203_176 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_270"/></StgValue>
</operation>

<operation id="2007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1460  %zext_ln203_271 = zext i9 %sub_ln203_176 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_271"/></StgValue>
</operation>

<operation id="2008" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1461  %lshr_ln203_148 = lshr i256 %select_ln203_175, %zext_ln203_270

]]></Node>
<StgValue><ssdm name="lshr_ln203_148"/></StgValue>
</operation>

<operation id="2009" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1462  %lshr_ln203_149 = lshr i256 -1, %zext_ln203_271

]]></Node>
<StgValue><ssdm name="lshr_ln203_149"/></StgValue>
</operation>

<operation id="2010" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1463  %and_ln203_58 = and i256 %lshr_ln203_148, %lshr_ln203_149

]]></Node>
<StgValue><ssdm name="and_ln203_58"/></StgValue>
</operation>

<operation id="2011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1464  %phi_input_5_V_24 = trunc i256 %and_ln203_58 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_24"/></StgValue>
</operation>

<operation id="2012" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1466  %node_attr_1D_mat_9_2_V_load_1 = load i256* %node_attr_1D_mat_9_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load_1"/></StgValue>
</operation>

<operation id="2013" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1467  %icmp_ln203_59 = icmp ugt i8 %tmp_43, %empty_75

]]></Node>
<StgValue><ssdm name="icmp_ln203_59"/></StgValue>
</operation>

<operation id="2014" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1468  %zext_ln203_272 = zext i8 %tmp_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_272"/></StgValue>
</operation>

<operation id="2015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1469  %zext_ln203_273 = zext i8 %empty_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_273"/></StgValue>
</operation>

<operation id="2016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1470  %tmp_95 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2017" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1471  %sub_ln203_177 = sub i9 %zext_ln203_272, %zext_ln203_273

]]></Node>
<StgValue><ssdm name="sub_ln203_177"/></StgValue>
</operation>

<operation id="2018" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1472  %xor_ln203_59 = xor i9 %zext_ln203_272, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_59"/></StgValue>
</operation>

<operation id="2019" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1473  %sub_ln203_178 = sub i9 %zext_ln203_273, %zext_ln203_272

]]></Node>
<StgValue><ssdm name="sub_ln203_178"/></StgValue>
</operation>

<operation id="2020" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1474  %select_ln203_177 = select i1 %icmp_ln203_59, i9 %sub_ln203_177, i9 %sub_ln203_178

]]></Node>
<StgValue><ssdm name="select_ln203_177"/></StgValue>
</operation>

<operation id="2021" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1475  %select_ln203_178 = select i1 %icmp_ln203_59, i256 %tmp_95, i256 %node_attr_1D_mat_9_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_178"/></StgValue>
</operation>

<operation id="2022" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1476  %select_ln203_179 = select i1 %icmp_ln203_59, i9 %xor_ln203_59, i9 %zext_ln203_272

]]></Node>
<StgValue><ssdm name="select_ln203_179"/></StgValue>
</operation>

<operation id="2023" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1477  %sub_ln203_179 = sub i9 255, %select_ln203_177

]]></Node>
<StgValue><ssdm name="sub_ln203_179"/></StgValue>
</operation>

<operation id="2024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1478  %zext_ln203_274 = zext i9 %select_ln203_179 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_274"/></StgValue>
</operation>

<operation id="2025" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1479  %zext_ln203_275 = zext i9 %sub_ln203_179 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_275"/></StgValue>
</operation>

<operation id="2026" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1480  %lshr_ln203_150 = lshr i256 %select_ln203_178, %zext_ln203_274

]]></Node>
<StgValue><ssdm name="lshr_ln203_150"/></StgValue>
</operation>

<operation id="2027" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1481  %lshr_ln203_151 = lshr i256 -1, %zext_ln203_275

]]></Node>
<StgValue><ssdm name="lshr_ln203_151"/></StgValue>
</operation>

<operation id="2028" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1482  %and_ln203_59 = and i256 %lshr_ln203_150, %lshr_ln203_151

]]></Node>
<StgValue><ssdm name="and_ln203_59"/></StgValue>
</operation>

<operation id="2029" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1483  %phi_input_2_V_24 = trunc i256 %and_ln203_59 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_24"/></StgValue>
</operation>

<operation id="2030" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1512  %node_attr_1D_mat_10_0_V_load = load i256* %node_attr_1D_mat_10_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load"/></StgValue>
</operation>

<operation id="2031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1514  %tmp_45 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_76, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2032" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1515  %empty_77 = or i8 %tmp_45, 15

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="2033" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1516  %icmp_ln203_60 = icmp ugt i8 %tmp_45, %empty_77

]]></Node>
<StgValue><ssdm name="icmp_ln203_60"/></StgValue>
</operation>

<operation id="2034" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1517  %zext_ln203_276 = zext i8 %tmp_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_276"/></StgValue>
</operation>

<operation id="2035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1518  %zext_ln203_277 = zext i8 %empty_77 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_277"/></StgValue>
</operation>

<operation id="2036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1519  %tmp_96 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2037" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1520  %sub_ln203_180 = sub i9 %zext_ln203_276, %zext_ln203_277

]]></Node>
<StgValue><ssdm name="sub_ln203_180"/></StgValue>
</operation>

<operation id="2038" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1521  %xor_ln203_60 = xor i9 %zext_ln203_276, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_60"/></StgValue>
</operation>

<operation id="2039" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1522  %sub_ln203_181 = sub i9 %zext_ln203_277, %zext_ln203_276

]]></Node>
<StgValue><ssdm name="sub_ln203_181"/></StgValue>
</operation>

<operation id="2040" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1523  %select_ln203_180 = select i1 %icmp_ln203_60, i9 %sub_ln203_180, i9 %sub_ln203_181

]]></Node>
<StgValue><ssdm name="select_ln203_180"/></StgValue>
</operation>

<operation id="2041" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1524  %select_ln203_181 = select i1 %icmp_ln203_60, i256 %tmp_96, i256 %node_attr_1D_mat_10_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_181"/></StgValue>
</operation>

<operation id="2042" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1525  %select_ln203_182 = select i1 %icmp_ln203_60, i9 %xor_ln203_60, i9 %zext_ln203_276

]]></Node>
<StgValue><ssdm name="select_ln203_182"/></StgValue>
</operation>

<operation id="2043" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1526  %sub_ln203_182 = sub i9 255, %select_ln203_180

]]></Node>
<StgValue><ssdm name="sub_ln203_182"/></StgValue>
</operation>

<operation id="2044" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1527  %zext_ln203_278 = zext i9 %select_ln203_182 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_278"/></StgValue>
</operation>

<operation id="2045" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1528  %zext_ln203_279 = zext i9 %sub_ln203_182 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_279"/></StgValue>
</operation>

<operation id="2046" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1529  %lshr_ln203_152 = lshr i256 %select_ln203_181, %zext_ln203_278

]]></Node>
<StgValue><ssdm name="lshr_ln203_152"/></StgValue>
</operation>

<operation id="2047" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1530  %lshr_ln203_153 = lshr i256 -1, %zext_ln203_279

]]></Node>
<StgValue><ssdm name="lshr_ln203_153"/></StgValue>
</operation>

<operation id="2048" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1531  %and_ln203_60 = and i256 %lshr_ln203_152, %lshr_ln203_153

]]></Node>
<StgValue><ssdm name="and_ln203_60"/></StgValue>
</operation>

<operation id="2049" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1532  %phi_input_3_V_25 = trunc i256 %and_ln203_60 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_25"/></StgValue>
</operation>

<operation id="2050" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1536  %node_attr_1D_mat_10_0_V_load_1 = load i256* %node_attr_1D_mat_10_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load_1"/></StgValue>
</operation>

<operation id="2051" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1538  %tmp_47 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_78, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2052" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1539  %empty_79 = or i8 %tmp_47, 15

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2053" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1540  %icmp_ln203_61 = icmp ugt i8 %tmp_47, %empty_79

]]></Node>
<StgValue><ssdm name="icmp_ln203_61"/></StgValue>
</operation>

<operation id="2054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1541  %zext_ln203_280 = zext i8 %tmp_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_280"/></StgValue>
</operation>

<operation id="2055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1542  %zext_ln203_281 = zext i8 %empty_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_281"/></StgValue>
</operation>

<operation id="2056" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1543  %tmp_97 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2057" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1544  %sub_ln203_183 = sub i9 %zext_ln203_280, %zext_ln203_281

]]></Node>
<StgValue><ssdm name="sub_ln203_183"/></StgValue>
</operation>

<operation id="2058" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1545  %xor_ln203_61 = xor i9 %zext_ln203_280, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_61"/></StgValue>
</operation>

<operation id="2059" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1546  %sub_ln203_184 = sub i9 %zext_ln203_281, %zext_ln203_280

]]></Node>
<StgValue><ssdm name="sub_ln203_184"/></StgValue>
</operation>

<operation id="2060" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1547  %select_ln203_183 = select i1 %icmp_ln203_61, i9 %sub_ln203_183, i9 %sub_ln203_184

]]></Node>
<StgValue><ssdm name="select_ln203_183"/></StgValue>
</operation>

<operation id="2061" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1548  %select_ln203_184 = select i1 %icmp_ln203_61, i256 %tmp_97, i256 %node_attr_1D_mat_10_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_184"/></StgValue>
</operation>

<operation id="2062" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1549  %select_ln203_185 = select i1 %icmp_ln203_61, i9 %xor_ln203_61, i9 %zext_ln203_280

]]></Node>
<StgValue><ssdm name="select_ln203_185"/></StgValue>
</operation>

<operation id="2063" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1550  %sub_ln203_185 = sub i9 255, %select_ln203_183

]]></Node>
<StgValue><ssdm name="sub_ln203_185"/></StgValue>
</operation>

<operation id="2064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1551  %zext_ln203_282 = zext i9 %select_ln203_185 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_282"/></StgValue>
</operation>

<operation id="2065" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1552  %zext_ln203_283 = zext i9 %sub_ln203_185 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_283"/></StgValue>
</operation>

<operation id="2066" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1553  %lshr_ln203_154 = lshr i256 %select_ln203_184, %zext_ln203_282

]]></Node>
<StgValue><ssdm name="lshr_ln203_154"/></StgValue>
</operation>

<operation id="2067" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1554  %lshr_ln203_155 = lshr i256 -1, %zext_ln203_283

]]></Node>
<StgValue><ssdm name="lshr_ln203_155"/></StgValue>
</operation>

<operation id="2068" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1555  %and_ln203_61 = and i256 %lshr_ln203_154, %lshr_ln203_155

]]></Node>
<StgValue><ssdm name="and_ln203_61"/></StgValue>
</operation>

<operation id="2069" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1556  %phi_input_0_V_25 = trunc i256 %and_ln203_61 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_25"/></StgValue>
</operation>

<operation id="2070" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1558  %node_attr_1D_mat_10_1_V_load = load i256* %node_attr_1D_mat_10_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load"/></StgValue>
</operation>

<operation id="2071" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1559  %icmp_ln203_62 = icmp ugt i8 %tmp_45, %empty_77

]]></Node>
<StgValue><ssdm name="icmp_ln203_62"/></StgValue>
</operation>

<operation id="2072" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1560  %zext_ln203_284 = zext i8 %tmp_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_284"/></StgValue>
</operation>

<operation id="2073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1561  %zext_ln203_285 = zext i8 %empty_77 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_285"/></StgValue>
</operation>

<operation id="2074" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1562  %tmp_98 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2075" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1563  %sub_ln203_186 = sub i9 %zext_ln203_284, %zext_ln203_285

]]></Node>
<StgValue><ssdm name="sub_ln203_186"/></StgValue>
</operation>

<operation id="2076" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1564  %xor_ln203_62 = xor i9 %zext_ln203_284, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_62"/></StgValue>
</operation>

<operation id="2077" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1565  %sub_ln203_187 = sub i9 %zext_ln203_285, %zext_ln203_284

]]></Node>
<StgValue><ssdm name="sub_ln203_187"/></StgValue>
</operation>

<operation id="2078" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1566  %select_ln203_186 = select i1 %icmp_ln203_62, i9 %sub_ln203_186, i9 %sub_ln203_187

]]></Node>
<StgValue><ssdm name="select_ln203_186"/></StgValue>
</operation>

<operation id="2079" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1567  %select_ln203_187 = select i1 %icmp_ln203_62, i256 %tmp_98, i256 %node_attr_1D_mat_10_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_187"/></StgValue>
</operation>

<operation id="2080" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1568  %select_ln203_188 = select i1 %icmp_ln203_62, i9 %xor_ln203_62, i9 %zext_ln203_284

]]></Node>
<StgValue><ssdm name="select_ln203_188"/></StgValue>
</operation>

<operation id="2081" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1569  %sub_ln203_188 = sub i9 255, %select_ln203_186

]]></Node>
<StgValue><ssdm name="sub_ln203_188"/></StgValue>
</operation>

<operation id="2082" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1570  %zext_ln203_286 = zext i9 %select_ln203_188 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_286"/></StgValue>
</operation>

<operation id="2083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1571  %zext_ln203_287 = zext i9 %sub_ln203_188 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_287"/></StgValue>
</operation>

<operation id="2084" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1572  %lshr_ln203_156 = lshr i256 %select_ln203_187, %zext_ln203_286

]]></Node>
<StgValue><ssdm name="lshr_ln203_156"/></StgValue>
</operation>

<operation id="2085" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1573  %lshr_ln203_157 = lshr i256 -1, %zext_ln203_287

]]></Node>
<StgValue><ssdm name="lshr_ln203_157"/></StgValue>
</operation>

<operation id="2086" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1574  %and_ln203_62 = and i256 %lshr_ln203_156, %lshr_ln203_157

]]></Node>
<StgValue><ssdm name="and_ln203_62"/></StgValue>
</operation>

<operation id="2087" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1575  %phi_input_4_V_25 = trunc i256 %and_ln203_62 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_25"/></StgValue>
</operation>

<operation id="2088" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1577  %node_attr_1D_mat_10_1_V_load_1 = load i256* %node_attr_1D_mat_10_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load_1"/></StgValue>
</operation>

<operation id="2089" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1578  %icmp_ln203_63 = icmp ugt i8 %tmp_47, %empty_79

]]></Node>
<StgValue><ssdm name="icmp_ln203_63"/></StgValue>
</operation>

<operation id="2090" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1579  %zext_ln203_288 = zext i8 %tmp_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_288"/></StgValue>
</operation>

<operation id="2091" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1580  %zext_ln203_289 = zext i8 %empty_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_289"/></StgValue>
</operation>

<operation id="2092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1581  %tmp_99 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2093" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1582  %sub_ln203_189 = sub i9 %zext_ln203_288, %zext_ln203_289

]]></Node>
<StgValue><ssdm name="sub_ln203_189"/></StgValue>
</operation>

<operation id="2094" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1583  %xor_ln203_63 = xor i9 %zext_ln203_288, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_63"/></StgValue>
</operation>

<operation id="2095" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1584  %sub_ln203_190 = sub i9 %zext_ln203_289, %zext_ln203_288

]]></Node>
<StgValue><ssdm name="sub_ln203_190"/></StgValue>
</operation>

<operation id="2096" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1585  %select_ln203_189 = select i1 %icmp_ln203_63, i9 %sub_ln203_189, i9 %sub_ln203_190

]]></Node>
<StgValue><ssdm name="select_ln203_189"/></StgValue>
</operation>

<operation id="2097" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1586  %select_ln203_190 = select i1 %icmp_ln203_63, i256 %tmp_99, i256 %node_attr_1D_mat_10_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_190"/></StgValue>
</operation>

<operation id="2098" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1587  %select_ln203_191 = select i1 %icmp_ln203_63, i9 %xor_ln203_63, i9 %zext_ln203_288

]]></Node>
<StgValue><ssdm name="select_ln203_191"/></StgValue>
</operation>

<operation id="2099" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1588  %sub_ln203_191 = sub i9 255, %select_ln203_189

]]></Node>
<StgValue><ssdm name="sub_ln203_191"/></StgValue>
</operation>

<operation id="2100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1589  %zext_ln203_290 = zext i9 %select_ln203_191 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_290"/></StgValue>
</operation>

<operation id="2101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1590  %zext_ln203_291 = zext i9 %sub_ln203_191 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_291"/></StgValue>
</operation>

<operation id="2102" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1591  %lshr_ln203_158 = lshr i256 %select_ln203_190, %zext_ln203_290

]]></Node>
<StgValue><ssdm name="lshr_ln203_158"/></StgValue>
</operation>

<operation id="2103" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1592  %lshr_ln203_159 = lshr i256 -1, %zext_ln203_291

]]></Node>
<StgValue><ssdm name="lshr_ln203_159"/></StgValue>
</operation>

<operation id="2104" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1593  %and_ln203_63 = and i256 %lshr_ln203_158, %lshr_ln203_159

]]></Node>
<StgValue><ssdm name="and_ln203_63"/></StgValue>
</operation>

<operation id="2105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1594  %phi_input_1_V_25 = trunc i256 %and_ln203_63 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_25"/></StgValue>
</operation>

<operation id="2106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1596  %node_attr_1D_mat_10_2_V_load = load i256* %node_attr_1D_mat_10_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load"/></StgValue>
</operation>

<operation id="2107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1597  %icmp_ln203_64 = icmp ugt i8 %tmp_45, %empty_77

]]></Node>
<StgValue><ssdm name="icmp_ln203_64"/></StgValue>
</operation>

<operation id="2108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1598  %zext_ln203_292 = zext i8 %tmp_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_292"/></StgValue>
</operation>

<operation id="2109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1599  %zext_ln203_293 = zext i8 %empty_77 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_293"/></StgValue>
</operation>

<operation id="2110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1600  %tmp_100 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1601  %sub_ln203_192 = sub i9 %zext_ln203_292, %zext_ln203_293

]]></Node>
<StgValue><ssdm name="sub_ln203_192"/></StgValue>
</operation>

<operation id="2112" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1602  %xor_ln203_64 = xor i9 %zext_ln203_292, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_64"/></StgValue>
</operation>

<operation id="2113" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1603  %sub_ln203_193 = sub i9 %zext_ln203_293, %zext_ln203_292

]]></Node>
<StgValue><ssdm name="sub_ln203_193"/></StgValue>
</operation>

<operation id="2114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1604  %select_ln203_192 = select i1 %icmp_ln203_64, i9 %sub_ln203_192, i9 %sub_ln203_193

]]></Node>
<StgValue><ssdm name="select_ln203_192"/></StgValue>
</operation>

<operation id="2115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1605  %select_ln203_193 = select i1 %icmp_ln203_64, i256 %tmp_100, i256 %node_attr_1D_mat_10_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_193"/></StgValue>
</operation>

<operation id="2116" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1606  %select_ln203_194 = select i1 %icmp_ln203_64, i9 %xor_ln203_64, i9 %zext_ln203_292

]]></Node>
<StgValue><ssdm name="select_ln203_194"/></StgValue>
</operation>

<operation id="2117" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1607  %sub_ln203_194 = sub i9 255, %select_ln203_192

]]></Node>
<StgValue><ssdm name="sub_ln203_194"/></StgValue>
</operation>

<operation id="2118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1608  %zext_ln203_294 = zext i9 %select_ln203_194 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_294"/></StgValue>
</operation>

<operation id="2119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1609  %zext_ln203_295 = zext i9 %sub_ln203_194 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_295"/></StgValue>
</operation>

<operation id="2120" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1610  %lshr_ln203_160 = lshr i256 %select_ln203_193, %zext_ln203_294

]]></Node>
<StgValue><ssdm name="lshr_ln203_160"/></StgValue>
</operation>

<operation id="2121" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1611  %lshr_ln203_161 = lshr i256 -1, %zext_ln203_295

]]></Node>
<StgValue><ssdm name="lshr_ln203_161"/></StgValue>
</operation>

<operation id="2122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1612  %and_ln203_64 = and i256 %lshr_ln203_160, %lshr_ln203_161

]]></Node>
<StgValue><ssdm name="and_ln203_64"/></StgValue>
</operation>

<operation id="2123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1613  %phi_input_5_V_25 = trunc i256 %and_ln203_64 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_25"/></StgValue>
</operation>

<operation id="2124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1615  %node_attr_1D_mat_10_2_V_load_1 = load i256* %node_attr_1D_mat_10_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load_1"/></StgValue>
</operation>

<operation id="2125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1616  %icmp_ln203_65 = icmp ugt i8 %tmp_47, %empty_79

]]></Node>
<StgValue><ssdm name="icmp_ln203_65"/></StgValue>
</operation>

<operation id="2126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1617  %zext_ln203_296 = zext i8 %tmp_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_296"/></StgValue>
</operation>

<operation id="2127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1618  %zext_ln203_297 = zext i8 %empty_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_297"/></StgValue>
</operation>

<operation id="2128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1619  %tmp_101 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2129" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1620  %sub_ln203_195 = sub i9 %zext_ln203_296, %zext_ln203_297

]]></Node>
<StgValue><ssdm name="sub_ln203_195"/></StgValue>
</operation>

<operation id="2130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1621  %xor_ln203_65 = xor i9 %zext_ln203_296, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_65"/></StgValue>
</operation>

<operation id="2131" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1622  %sub_ln203_196 = sub i9 %zext_ln203_297, %zext_ln203_296

]]></Node>
<StgValue><ssdm name="sub_ln203_196"/></StgValue>
</operation>

<operation id="2132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1623  %select_ln203_195 = select i1 %icmp_ln203_65, i9 %sub_ln203_195, i9 %sub_ln203_196

]]></Node>
<StgValue><ssdm name="select_ln203_195"/></StgValue>
</operation>

<operation id="2133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1624  %select_ln203_196 = select i1 %icmp_ln203_65, i256 %tmp_101, i256 %node_attr_1D_mat_10_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_196"/></StgValue>
</operation>

<operation id="2134" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1625  %select_ln203_197 = select i1 %icmp_ln203_65, i9 %xor_ln203_65, i9 %zext_ln203_296

]]></Node>
<StgValue><ssdm name="select_ln203_197"/></StgValue>
</operation>

<operation id="2135" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1626  %sub_ln203_197 = sub i9 255, %select_ln203_195

]]></Node>
<StgValue><ssdm name="sub_ln203_197"/></StgValue>
</operation>

<operation id="2136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1627  %zext_ln203_298 = zext i9 %select_ln203_197 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_298"/></StgValue>
</operation>

<operation id="2137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1628  %zext_ln203_299 = zext i9 %sub_ln203_197 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_299"/></StgValue>
</operation>

<operation id="2138" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1629  %lshr_ln203_162 = lshr i256 %select_ln203_196, %zext_ln203_298

]]></Node>
<StgValue><ssdm name="lshr_ln203_162"/></StgValue>
</operation>

<operation id="2139" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1630  %lshr_ln203_163 = lshr i256 -1, %zext_ln203_299

]]></Node>
<StgValue><ssdm name="lshr_ln203_163"/></StgValue>
</operation>

<operation id="2140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1631  %and_ln203_65 = and i256 %lshr_ln203_162, %lshr_ln203_163

]]></Node>
<StgValue><ssdm name="and_ln203_65"/></StgValue>
</operation>

<operation id="2141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1632  %phi_input_2_V_25 = trunc i256 %and_ln203_65 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_25"/></StgValue>
</operation>

<operation id="2142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1661  %node_attr_1D_mat_11_0_V_load = load i256* %node_attr_1D_mat_11_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load"/></StgValue>
</operation>

<operation id="2143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1663  %tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_80, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1664  %empty_81 = or i8 %tmp_49, 15

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="2145" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1665  %icmp_ln203_66 = icmp ugt i8 %tmp_49, %empty_81

]]></Node>
<StgValue><ssdm name="icmp_ln203_66"/></StgValue>
</operation>

<operation id="2146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1666  %zext_ln203_300 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_300"/></StgValue>
</operation>

<operation id="2147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1667  %zext_ln203_301 = zext i8 %empty_81 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_301"/></StgValue>
</operation>

<operation id="2148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1668  %tmp_102 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1669  %sub_ln203_198 = sub i9 %zext_ln203_300, %zext_ln203_301

]]></Node>
<StgValue><ssdm name="sub_ln203_198"/></StgValue>
</operation>

<operation id="2150" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1670  %xor_ln203_66 = xor i9 %zext_ln203_300, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_66"/></StgValue>
</operation>

<operation id="2151" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1671  %sub_ln203_199 = sub i9 %zext_ln203_301, %zext_ln203_300

]]></Node>
<StgValue><ssdm name="sub_ln203_199"/></StgValue>
</operation>

<operation id="2152" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1672  %select_ln203_198 = select i1 %icmp_ln203_66, i9 %sub_ln203_198, i9 %sub_ln203_199

]]></Node>
<StgValue><ssdm name="select_ln203_198"/></StgValue>
</operation>

<operation id="2153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1673  %select_ln203_199 = select i1 %icmp_ln203_66, i256 %tmp_102, i256 %node_attr_1D_mat_11_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_199"/></StgValue>
</operation>

<operation id="2154" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1674  %select_ln203_200 = select i1 %icmp_ln203_66, i9 %xor_ln203_66, i9 %zext_ln203_300

]]></Node>
<StgValue><ssdm name="select_ln203_200"/></StgValue>
</operation>

<operation id="2155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1675  %sub_ln203_200 = sub i9 255, %select_ln203_198

]]></Node>
<StgValue><ssdm name="sub_ln203_200"/></StgValue>
</operation>

<operation id="2156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1676  %zext_ln203_302 = zext i9 %select_ln203_200 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_302"/></StgValue>
</operation>

<operation id="2157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1677  %zext_ln203_303 = zext i9 %sub_ln203_200 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_303"/></StgValue>
</operation>

<operation id="2158" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1678  %lshr_ln203_164 = lshr i256 %select_ln203_199, %zext_ln203_302

]]></Node>
<StgValue><ssdm name="lshr_ln203_164"/></StgValue>
</operation>

<operation id="2159" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1679  %lshr_ln203_165 = lshr i256 -1, %zext_ln203_303

]]></Node>
<StgValue><ssdm name="lshr_ln203_165"/></StgValue>
</operation>

<operation id="2160" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1680  %and_ln203_66 = and i256 %lshr_ln203_164, %lshr_ln203_165

]]></Node>
<StgValue><ssdm name="and_ln203_66"/></StgValue>
</operation>

<operation id="2161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1681  %phi_input_3_V_26 = trunc i256 %and_ln203_66 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_26"/></StgValue>
</operation>

<operation id="2162" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1685  %node_attr_1D_mat_11_0_V_load_1 = load i256* %node_attr_1D_mat_11_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load_1"/></StgValue>
</operation>

<operation id="2163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1687  %tmp_51 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_82, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1688  %empty_83 = or i8 %tmp_51, 15

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="2165" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1689  %icmp_ln203_67 = icmp ugt i8 %tmp_51, %empty_83

]]></Node>
<StgValue><ssdm name="icmp_ln203_67"/></StgValue>
</operation>

<operation id="2166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1690  %zext_ln203_304 = zext i8 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_304"/></StgValue>
</operation>

<operation id="2167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1691  %zext_ln203_305 = zext i8 %empty_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_305"/></StgValue>
</operation>

<operation id="2168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1692  %tmp_103 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2169" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1693  %sub_ln203_201 = sub i9 %zext_ln203_304, %zext_ln203_305

]]></Node>
<StgValue><ssdm name="sub_ln203_201"/></StgValue>
</operation>

<operation id="2170" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1694  %xor_ln203_67 = xor i9 %zext_ln203_304, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_67"/></StgValue>
</operation>

<operation id="2171" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1695  %sub_ln203_202 = sub i9 %zext_ln203_305, %zext_ln203_304

]]></Node>
<StgValue><ssdm name="sub_ln203_202"/></StgValue>
</operation>

<operation id="2172" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1696  %select_ln203_201 = select i1 %icmp_ln203_67, i9 %sub_ln203_201, i9 %sub_ln203_202

]]></Node>
<StgValue><ssdm name="select_ln203_201"/></StgValue>
</operation>

<operation id="2173" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1697  %select_ln203_202 = select i1 %icmp_ln203_67, i256 %tmp_103, i256 %node_attr_1D_mat_11_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_202"/></StgValue>
</operation>

<operation id="2174" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1698  %select_ln203_203 = select i1 %icmp_ln203_67, i9 %xor_ln203_67, i9 %zext_ln203_304

]]></Node>
<StgValue><ssdm name="select_ln203_203"/></StgValue>
</operation>

<operation id="2175" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1699  %sub_ln203_203 = sub i9 255, %select_ln203_201

]]></Node>
<StgValue><ssdm name="sub_ln203_203"/></StgValue>
</operation>

<operation id="2176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1700  %zext_ln203_306 = zext i9 %select_ln203_203 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_306"/></StgValue>
</operation>

<operation id="2177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1701  %zext_ln203_307 = zext i9 %sub_ln203_203 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_307"/></StgValue>
</operation>

<operation id="2178" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1702  %lshr_ln203_166 = lshr i256 %select_ln203_202, %zext_ln203_306

]]></Node>
<StgValue><ssdm name="lshr_ln203_166"/></StgValue>
</operation>

<operation id="2179" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1703  %lshr_ln203_167 = lshr i256 -1, %zext_ln203_307

]]></Node>
<StgValue><ssdm name="lshr_ln203_167"/></StgValue>
</operation>

<operation id="2180" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1704  %and_ln203_67 = and i256 %lshr_ln203_166, %lshr_ln203_167

]]></Node>
<StgValue><ssdm name="and_ln203_67"/></StgValue>
</operation>

<operation id="2181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1705  %phi_input_0_V_26 = trunc i256 %and_ln203_67 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_26"/></StgValue>
</operation>

<operation id="2182" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1707  %node_attr_1D_mat_11_1_V_load = load i256* %node_attr_1D_mat_11_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load"/></StgValue>
</operation>

<operation id="2183" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1708  %icmp_ln203_68 = icmp ugt i8 %tmp_49, %empty_81

]]></Node>
<StgValue><ssdm name="icmp_ln203_68"/></StgValue>
</operation>

<operation id="2184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1709  %zext_ln203_308 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_308"/></StgValue>
</operation>

<operation id="2185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1710  %zext_ln203_309 = zext i8 %empty_81 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_309"/></StgValue>
</operation>

<operation id="2186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1711  %tmp_104 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2187" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1712  %sub_ln203_204 = sub i9 %zext_ln203_308, %zext_ln203_309

]]></Node>
<StgValue><ssdm name="sub_ln203_204"/></StgValue>
</operation>

<operation id="2188" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1713  %xor_ln203_68 = xor i9 %zext_ln203_308, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_68"/></StgValue>
</operation>

<operation id="2189" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1714  %sub_ln203_205 = sub i9 %zext_ln203_309, %zext_ln203_308

]]></Node>
<StgValue><ssdm name="sub_ln203_205"/></StgValue>
</operation>

<operation id="2190" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1715  %select_ln203_204 = select i1 %icmp_ln203_68, i9 %sub_ln203_204, i9 %sub_ln203_205

]]></Node>
<StgValue><ssdm name="select_ln203_204"/></StgValue>
</operation>

<operation id="2191" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1716  %select_ln203_205 = select i1 %icmp_ln203_68, i256 %tmp_104, i256 %node_attr_1D_mat_11_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_205"/></StgValue>
</operation>

<operation id="2192" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1717  %select_ln203_206 = select i1 %icmp_ln203_68, i9 %xor_ln203_68, i9 %zext_ln203_308

]]></Node>
<StgValue><ssdm name="select_ln203_206"/></StgValue>
</operation>

<operation id="2193" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1718  %sub_ln203_206 = sub i9 255, %select_ln203_204

]]></Node>
<StgValue><ssdm name="sub_ln203_206"/></StgValue>
</operation>

<operation id="2194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1719  %zext_ln203_310 = zext i9 %select_ln203_206 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_310"/></StgValue>
</operation>

<operation id="2195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1720  %zext_ln203_311 = zext i9 %sub_ln203_206 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_311"/></StgValue>
</operation>

<operation id="2196" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1721  %lshr_ln203_168 = lshr i256 %select_ln203_205, %zext_ln203_310

]]></Node>
<StgValue><ssdm name="lshr_ln203_168"/></StgValue>
</operation>

<operation id="2197" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1722  %lshr_ln203_169 = lshr i256 -1, %zext_ln203_311

]]></Node>
<StgValue><ssdm name="lshr_ln203_169"/></StgValue>
</operation>

<operation id="2198" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1723  %and_ln203_68 = and i256 %lshr_ln203_168, %lshr_ln203_169

]]></Node>
<StgValue><ssdm name="and_ln203_68"/></StgValue>
</operation>

<operation id="2199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1724  %phi_input_4_V_26 = trunc i256 %and_ln203_68 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_26"/></StgValue>
</operation>

<operation id="2200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1726  %node_attr_1D_mat_11_1_V_load_1 = load i256* %node_attr_1D_mat_11_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load_1"/></StgValue>
</operation>

<operation id="2201" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1727  %icmp_ln203_69 = icmp ugt i8 %tmp_51, %empty_83

]]></Node>
<StgValue><ssdm name="icmp_ln203_69"/></StgValue>
</operation>

<operation id="2202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1728  %zext_ln203_312 = zext i8 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_312"/></StgValue>
</operation>

<operation id="2203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1729  %zext_ln203_313 = zext i8 %empty_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_313"/></StgValue>
</operation>

<operation id="2204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1730  %tmp_105 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2205" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1731  %sub_ln203_207 = sub i9 %zext_ln203_312, %zext_ln203_313

]]></Node>
<StgValue><ssdm name="sub_ln203_207"/></StgValue>
</operation>

<operation id="2206" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1732  %xor_ln203_69 = xor i9 %zext_ln203_312, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_69"/></StgValue>
</operation>

<operation id="2207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1733  %sub_ln203_208 = sub i9 %zext_ln203_313, %zext_ln203_312

]]></Node>
<StgValue><ssdm name="sub_ln203_208"/></StgValue>
</operation>

<operation id="2208" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1734  %select_ln203_207 = select i1 %icmp_ln203_69, i9 %sub_ln203_207, i9 %sub_ln203_208

]]></Node>
<StgValue><ssdm name="select_ln203_207"/></StgValue>
</operation>

<operation id="2209" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1735  %select_ln203_208 = select i1 %icmp_ln203_69, i256 %tmp_105, i256 %node_attr_1D_mat_11_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_208"/></StgValue>
</operation>

<operation id="2210" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1736  %select_ln203_209 = select i1 %icmp_ln203_69, i9 %xor_ln203_69, i9 %zext_ln203_312

]]></Node>
<StgValue><ssdm name="select_ln203_209"/></StgValue>
</operation>

<operation id="2211" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1737  %sub_ln203_209 = sub i9 255, %select_ln203_207

]]></Node>
<StgValue><ssdm name="sub_ln203_209"/></StgValue>
</operation>

<operation id="2212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1738  %zext_ln203_314 = zext i9 %select_ln203_209 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_314"/></StgValue>
</operation>

<operation id="2213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1739  %zext_ln203_315 = zext i9 %sub_ln203_209 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_315"/></StgValue>
</operation>

<operation id="2214" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1740  %lshr_ln203_170 = lshr i256 %select_ln203_208, %zext_ln203_314

]]></Node>
<StgValue><ssdm name="lshr_ln203_170"/></StgValue>
</operation>

<operation id="2215" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1741  %lshr_ln203_171 = lshr i256 -1, %zext_ln203_315

]]></Node>
<StgValue><ssdm name="lshr_ln203_171"/></StgValue>
</operation>

<operation id="2216" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1742  %and_ln203_69 = and i256 %lshr_ln203_170, %lshr_ln203_171

]]></Node>
<StgValue><ssdm name="and_ln203_69"/></StgValue>
</operation>

<operation id="2217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1743  %phi_input_1_V_26 = trunc i256 %and_ln203_69 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_26"/></StgValue>
</operation>

<operation id="2218" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1745  %node_attr_1D_mat_11_2_V_load = load i256* %node_attr_1D_mat_11_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load"/></StgValue>
</operation>

<operation id="2219" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1746  %icmp_ln203_70 = icmp ugt i8 %tmp_49, %empty_81

]]></Node>
<StgValue><ssdm name="icmp_ln203_70"/></StgValue>
</operation>

<operation id="2220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1747  %zext_ln203_316 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_316"/></StgValue>
</operation>

<operation id="2221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1748  %zext_ln203_317 = zext i8 %empty_81 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_317"/></StgValue>
</operation>

<operation id="2222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1749  %tmp_106 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2223" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1750  %sub_ln203_210 = sub i9 %zext_ln203_316, %zext_ln203_317

]]></Node>
<StgValue><ssdm name="sub_ln203_210"/></StgValue>
</operation>

<operation id="2224" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1751  %xor_ln203_70 = xor i9 %zext_ln203_316, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_70"/></StgValue>
</operation>

<operation id="2225" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1752  %sub_ln203_211 = sub i9 %zext_ln203_317, %zext_ln203_316

]]></Node>
<StgValue><ssdm name="sub_ln203_211"/></StgValue>
</operation>

<operation id="2226" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1753  %select_ln203_210 = select i1 %icmp_ln203_70, i9 %sub_ln203_210, i9 %sub_ln203_211

]]></Node>
<StgValue><ssdm name="select_ln203_210"/></StgValue>
</operation>

<operation id="2227" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1754  %select_ln203_211 = select i1 %icmp_ln203_70, i256 %tmp_106, i256 %node_attr_1D_mat_11_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_211"/></StgValue>
</operation>

<operation id="2228" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1755  %select_ln203_212 = select i1 %icmp_ln203_70, i9 %xor_ln203_70, i9 %zext_ln203_316

]]></Node>
<StgValue><ssdm name="select_ln203_212"/></StgValue>
</operation>

<operation id="2229" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1756  %sub_ln203_212 = sub i9 255, %select_ln203_210

]]></Node>
<StgValue><ssdm name="sub_ln203_212"/></StgValue>
</operation>

<operation id="2230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1757  %zext_ln203_318 = zext i9 %select_ln203_212 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_318"/></StgValue>
</operation>

<operation id="2231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1758  %zext_ln203_319 = zext i9 %sub_ln203_212 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_319"/></StgValue>
</operation>

<operation id="2232" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1759  %lshr_ln203_172 = lshr i256 %select_ln203_211, %zext_ln203_318

]]></Node>
<StgValue><ssdm name="lshr_ln203_172"/></StgValue>
</operation>

<operation id="2233" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1760  %lshr_ln203_173 = lshr i256 -1, %zext_ln203_319

]]></Node>
<StgValue><ssdm name="lshr_ln203_173"/></StgValue>
</operation>

<operation id="2234" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1761  %and_ln203_70 = and i256 %lshr_ln203_172, %lshr_ln203_173

]]></Node>
<StgValue><ssdm name="and_ln203_70"/></StgValue>
</operation>

<operation id="2235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1762  %phi_input_5_V_26 = trunc i256 %and_ln203_70 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_26"/></StgValue>
</operation>

<operation id="2236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1764  %node_attr_1D_mat_11_2_V_load_1 = load i256* %node_attr_1D_mat_11_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load_1"/></StgValue>
</operation>

<operation id="2237" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1765  %icmp_ln203_71 = icmp ugt i8 %tmp_51, %empty_83

]]></Node>
<StgValue><ssdm name="icmp_ln203_71"/></StgValue>
</operation>

<operation id="2238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1766  %zext_ln203_320 = zext i8 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_320"/></StgValue>
</operation>

<operation id="2239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1767  %zext_ln203_321 = zext i8 %empty_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_321"/></StgValue>
</operation>

<operation id="2240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1768  %tmp_107 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2241" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1769  %sub_ln203_213 = sub i9 %zext_ln203_320, %zext_ln203_321

]]></Node>
<StgValue><ssdm name="sub_ln203_213"/></StgValue>
</operation>

<operation id="2242" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1770  %xor_ln203_71 = xor i9 %zext_ln203_320, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_71"/></StgValue>
</operation>

<operation id="2243" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1771  %sub_ln203_214 = sub i9 %zext_ln203_321, %zext_ln203_320

]]></Node>
<StgValue><ssdm name="sub_ln203_214"/></StgValue>
</operation>

<operation id="2244" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1772  %select_ln203_213 = select i1 %icmp_ln203_71, i9 %sub_ln203_213, i9 %sub_ln203_214

]]></Node>
<StgValue><ssdm name="select_ln203_213"/></StgValue>
</operation>

<operation id="2245" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1773  %select_ln203_214 = select i1 %icmp_ln203_71, i256 %tmp_107, i256 %node_attr_1D_mat_11_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_214"/></StgValue>
</operation>

<operation id="2246" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1774  %select_ln203_215 = select i1 %icmp_ln203_71, i9 %xor_ln203_71, i9 %zext_ln203_320

]]></Node>
<StgValue><ssdm name="select_ln203_215"/></StgValue>
</operation>

<operation id="2247" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1775  %sub_ln203_215 = sub i9 255, %select_ln203_213

]]></Node>
<StgValue><ssdm name="sub_ln203_215"/></StgValue>
</operation>

<operation id="2248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1776  %zext_ln203_322 = zext i9 %select_ln203_215 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_322"/></StgValue>
</operation>

<operation id="2249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1777  %zext_ln203_323 = zext i9 %sub_ln203_215 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_323"/></StgValue>
</operation>

<operation id="2250" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1778  %lshr_ln203_174 = lshr i256 %select_ln203_214, %zext_ln203_322

]]></Node>
<StgValue><ssdm name="lshr_ln203_174"/></StgValue>
</operation>

<operation id="2251" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1779  %lshr_ln203_175 = lshr i256 -1, %zext_ln203_323

]]></Node>
<StgValue><ssdm name="lshr_ln203_175"/></StgValue>
</operation>

<operation id="2252" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1780  %and_ln203_71 = and i256 %lshr_ln203_174, %lshr_ln203_175

]]></Node>
<StgValue><ssdm name="and_ln203_71"/></StgValue>
</operation>

<operation id="2253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1781  %phi_input_2_V_26 = trunc i256 %and_ln203_71 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_26"/></StgValue>
</operation>

<operation id="2254" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:15  %node_attr_1D_mat_12_0_V_load = load i256* %node_attr_1D_mat_12_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load"/></StgValue>
</operation>

<operation id="2255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:17  %tmp_53 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_85, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:18  %empty_86 = or i8 %tmp_53, 15

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="2257" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:19  %icmp_ln203_72 = icmp ugt i8 %tmp_53, %empty_86

]]></Node>
<StgValue><ssdm name="icmp_ln203_72"/></StgValue>
</operation>

<operation id="2258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:20  %zext_ln203_324 = zext i8 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_324"/></StgValue>
</operation>

<operation id="2259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:21  %zext_ln203_325 = zext i8 %empty_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_325"/></StgValue>
</operation>

<operation id="2260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:22  %tmp_108 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2261" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:23  %sub_ln203_216 = sub i9 %zext_ln203_324, %zext_ln203_325

]]></Node>
<StgValue><ssdm name="sub_ln203_216"/></StgValue>
</operation>

<operation id="2262" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:24  %xor_ln203_72 = xor i9 %zext_ln203_324, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_72"/></StgValue>
</operation>

<operation id="2263" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:25  %sub_ln203_217 = sub i9 %zext_ln203_325, %zext_ln203_324

]]></Node>
<StgValue><ssdm name="sub_ln203_217"/></StgValue>
</operation>

<operation id="2264" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:26  %select_ln203_216 = select i1 %icmp_ln203_72, i9 %sub_ln203_216, i9 %sub_ln203_217

]]></Node>
<StgValue><ssdm name="select_ln203_216"/></StgValue>
</operation>

<operation id="2265" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:27  %select_ln203_217 = select i1 %icmp_ln203_72, i256 %tmp_108, i256 %node_attr_1D_mat_12_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_217"/></StgValue>
</operation>

<operation id="2266" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:28  %select_ln203_218 = select i1 %icmp_ln203_72, i9 %xor_ln203_72, i9 %zext_ln203_324

]]></Node>
<StgValue><ssdm name="select_ln203_218"/></StgValue>
</operation>

<operation id="2267" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:29  %sub_ln203_218 = sub i9 255, %select_ln203_216

]]></Node>
<StgValue><ssdm name="sub_ln203_218"/></StgValue>
</operation>

<operation id="2268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:30  %zext_ln203_326 = zext i9 %select_ln203_218 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_326"/></StgValue>
</operation>

<operation id="2269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:31  %zext_ln203_327 = zext i9 %sub_ln203_218 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_327"/></StgValue>
</operation>

<operation id="2270" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:32  %lshr_ln203_176 = lshr i256 %select_ln203_217, %zext_ln203_326

]]></Node>
<StgValue><ssdm name="lshr_ln203_176"/></StgValue>
</operation>

<operation id="2271" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:33  %lshr_ln203_177 = lshr i256 -1, %zext_ln203_327

]]></Node>
<StgValue><ssdm name="lshr_ln203_177"/></StgValue>
</operation>

<operation id="2272" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:34  %and_ln203_72 = and i256 %lshr_ln203_176, %lshr_ln203_177

]]></Node>
<StgValue><ssdm name="and_ln203_72"/></StgValue>
</operation>

<operation id="2273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:35  %phi_input_3_V_27 = trunc i256 %and_ln203_72 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_27"/></StgValue>
</operation>

<operation id="2274" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:39  %node_attr_1D_mat_12_0_V_load_1 = load i256* %node_attr_1D_mat_12_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load_1"/></StgValue>
</operation>

<operation id="2275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:41  %tmp_55 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_87, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:42  %empty_88 = or i8 %tmp_55, 15

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="2277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:43  %icmp_ln203_73 = icmp ugt i8 %tmp_55, %empty_88

]]></Node>
<StgValue><ssdm name="icmp_ln203_73"/></StgValue>
</operation>

<operation id="2278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:44  %zext_ln203_328 = zext i8 %tmp_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_328"/></StgValue>
</operation>

<operation id="2279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:45  %zext_ln203_329 = zext i8 %empty_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_329"/></StgValue>
</operation>

<operation id="2280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:46  %tmp_109 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2281" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:47  %sub_ln203_219 = sub i9 %zext_ln203_328, %zext_ln203_329

]]></Node>
<StgValue><ssdm name="sub_ln203_219"/></StgValue>
</operation>

<operation id="2282" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:48  %xor_ln203_73 = xor i9 %zext_ln203_328, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_73"/></StgValue>
</operation>

<operation id="2283" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:49  %sub_ln203_220 = sub i9 %zext_ln203_329, %zext_ln203_328

]]></Node>
<StgValue><ssdm name="sub_ln203_220"/></StgValue>
</operation>

<operation id="2284" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:50  %select_ln203_219 = select i1 %icmp_ln203_73, i9 %sub_ln203_219, i9 %sub_ln203_220

]]></Node>
<StgValue><ssdm name="select_ln203_219"/></StgValue>
</operation>

<operation id="2285" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:51  %select_ln203_220 = select i1 %icmp_ln203_73, i256 %tmp_109, i256 %node_attr_1D_mat_12_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_220"/></StgValue>
</operation>

<operation id="2286" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:52  %select_ln203_221 = select i1 %icmp_ln203_73, i9 %xor_ln203_73, i9 %zext_ln203_328

]]></Node>
<StgValue><ssdm name="select_ln203_221"/></StgValue>
</operation>

<operation id="2287" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:53  %sub_ln203_221 = sub i9 255, %select_ln203_219

]]></Node>
<StgValue><ssdm name="sub_ln203_221"/></StgValue>
</operation>

<operation id="2288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:54  %zext_ln203_330 = zext i9 %select_ln203_221 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_330"/></StgValue>
</operation>

<operation id="2289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:55  %zext_ln203_331 = zext i9 %sub_ln203_221 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_331"/></StgValue>
</operation>

<operation id="2290" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:56  %lshr_ln203_178 = lshr i256 %select_ln203_220, %zext_ln203_330

]]></Node>
<StgValue><ssdm name="lshr_ln203_178"/></StgValue>
</operation>

<operation id="2291" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:57  %lshr_ln203_179 = lshr i256 -1, %zext_ln203_331

]]></Node>
<StgValue><ssdm name="lshr_ln203_179"/></StgValue>
</operation>

<operation id="2292" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:58  %and_ln203_73 = and i256 %lshr_ln203_178, %lshr_ln203_179

]]></Node>
<StgValue><ssdm name="and_ln203_73"/></StgValue>
</operation>

<operation id="2293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:59  %phi_input_0_V_27 = trunc i256 %and_ln203_73 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_27"/></StgValue>
</operation>

<operation id="2294" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:61  %node_attr_1D_mat_12_1_V_load = load i256* %node_attr_1D_mat_12_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load"/></StgValue>
</operation>

<operation id="2295" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:62  %icmp_ln203_74 = icmp ugt i8 %tmp_53, %empty_86

]]></Node>
<StgValue><ssdm name="icmp_ln203_74"/></StgValue>
</operation>

<operation id="2296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:63  %zext_ln203_332 = zext i8 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_332"/></StgValue>
</operation>

<operation id="2297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:64  %zext_ln203_333 = zext i8 %empty_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_333"/></StgValue>
</operation>

<operation id="2298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:65  %tmp_110 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2299" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:66  %sub_ln203_222 = sub i9 %zext_ln203_332, %zext_ln203_333

]]></Node>
<StgValue><ssdm name="sub_ln203_222"/></StgValue>
</operation>

<operation id="2300" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:67  %xor_ln203_74 = xor i9 %zext_ln203_332, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_74"/></StgValue>
</operation>

<operation id="2301" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:68  %sub_ln203_223 = sub i9 %zext_ln203_333, %zext_ln203_332

]]></Node>
<StgValue><ssdm name="sub_ln203_223"/></StgValue>
</operation>

<operation id="2302" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:69  %select_ln203_222 = select i1 %icmp_ln203_74, i9 %sub_ln203_222, i9 %sub_ln203_223

]]></Node>
<StgValue><ssdm name="select_ln203_222"/></StgValue>
</operation>

<operation id="2303" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:70  %select_ln203_223 = select i1 %icmp_ln203_74, i256 %tmp_110, i256 %node_attr_1D_mat_12_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_223"/></StgValue>
</operation>

<operation id="2304" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:71  %select_ln203_224 = select i1 %icmp_ln203_74, i9 %xor_ln203_74, i9 %zext_ln203_332

]]></Node>
<StgValue><ssdm name="select_ln203_224"/></StgValue>
</operation>

<operation id="2305" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:72  %sub_ln203_224 = sub i9 255, %select_ln203_222

]]></Node>
<StgValue><ssdm name="sub_ln203_224"/></StgValue>
</operation>

<operation id="2306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:73  %zext_ln203_334 = zext i9 %select_ln203_224 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_334"/></StgValue>
</operation>

<operation id="2307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:74  %zext_ln203_335 = zext i9 %sub_ln203_224 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_335"/></StgValue>
</operation>

<operation id="2308" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:75  %lshr_ln203_180 = lshr i256 %select_ln203_223, %zext_ln203_334

]]></Node>
<StgValue><ssdm name="lshr_ln203_180"/></StgValue>
</operation>

<operation id="2309" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:76  %lshr_ln203_181 = lshr i256 -1, %zext_ln203_335

]]></Node>
<StgValue><ssdm name="lshr_ln203_181"/></StgValue>
</operation>

<operation id="2310" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:77  %and_ln203_74 = and i256 %lshr_ln203_180, %lshr_ln203_181

]]></Node>
<StgValue><ssdm name="and_ln203_74"/></StgValue>
</operation>

<operation id="2311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:78  %phi_input_4_V_27 = trunc i256 %and_ln203_74 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_27"/></StgValue>
</operation>

<operation id="2312" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:80  %node_attr_1D_mat_12_1_V_load_1 = load i256* %node_attr_1D_mat_12_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load_1"/></StgValue>
</operation>

<operation id="2313" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:81  %icmp_ln203_75 = icmp ugt i8 %tmp_55, %empty_88

]]></Node>
<StgValue><ssdm name="icmp_ln203_75"/></StgValue>
</operation>

<operation id="2314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:82  %zext_ln203_336 = zext i8 %tmp_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_336"/></StgValue>
</operation>

<operation id="2315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:83  %zext_ln203_337 = zext i8 %empty_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_337"/></StgValue>
</operation>

<operation id="2316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:84  %tmp_111 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2317" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:85  %sub_ln203_225 = sub i9 %zext_ln203_336, %zext_ln203_337

]]></Node>
<StgValue><ssdm name="sub_ln203_225"/></StgValue>
</operation>

<operation id="2318" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:86  %xor_ln203_75 = xor i9 %zext_ln203_336, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_75"/></StgValue>
</operation>

<operation id="2319" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:87  %sub_ln203_226 = sub i9 %zext_ln203_337, %zext_ln203_336

]]></Node>
<StgValue><ssdm name="sub_ln203_226"/></StgValue>
</operation>

<operation id="2320" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:88  %select_ln203_225 = select i1 %icmp_ln203_75, i9 %sub_ln203_225, i9 %sub_ln203_226

]]></Node>
<StgValue><ssdm name="select_ln203_225"/></StgValue>
</operation>

<operation id="2321" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:89  %select_ln203_226 = select i1 %icmp_ln203_75, i256 %tmp_111, i256 %node_attr_1D_mat_12_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_226"/></StgValue>
</operation>

<operation id="2322" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:90  %select_ln203_227 = select i1 %icmp_ln203_75, i9 %xor_ln203_75, i9 %zext_ln203_336

]]></Node>
<StgValue><ssdm name="select_ln203_227"/></StgValue>
</operation>

<operation id="2323" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:91  %sub_ln203_227 = sub i9 255, %select_ln203_225

]]></Node>
<StgValue><ssdm name="sub_ln203_227"/></StgValue>
</operation>

<operation id="2324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:92  %zext_ln203_338 = zext i9 %select_ln203_227 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_338"/></StgValue>
</operation>

<operation id="2325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:93  %zext_ln203_339 = zext i9 %sub_ln203_227 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_339"/></StgValue>
</operation>

<operation id="2326" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:94  %lshr_ln203_182 = lshr i256 %select_ln203_226, %zext_ln203_338

]]></Node>
<StgValue><ssdm name="lshr_ln203_182"/></StgValue>
</operation>

<operation id="2327" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:95  %lshr_ln203_183 = lshr i256 -1, %zext_ln203_339

]]></Node>
<StgValue><ssdm name="lshr_ln203_183"/></StgValue>
</operation>

<operation id="2328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:96  %and_ln203_75 = and i256 %lshr_ln203_182, %lshr_ln203_183

]]></Node>
<StgValue><ssdm name="and_ln203_75"/></StgValue>
</operation>

<operation id="2329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:97  %phi_input_1_V_27 = trunc i256 %and_ln203_75 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_27"/></StgValue>
</operation>

<operation id="2330" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:99  %node_attr_1D_mat_12_2_V_load = load i256* %node_attr_1D_mat_12_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load"/></StgValue>
</operation>

<operation id="2331" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:100  %icmp_ln203_76 = icmp ugt i8 %tmp_53, %empty_86

]]></Node>
<StgValue><ssdm name="icmp_ln203_76"/></StgValue>
</operation>

<operation id="2332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:101  %zext_ln203_340 = zext i8 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_340"/></StgValue>
</operation>

<operation id="2333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:102  %zext_ln203_341 = zext i8 %empty_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_341"/></StgValue>
</operation>

<operation id="2334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:103  %tmp_112 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2335" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:104  %sub_ln203_228 = sub i9 %zext_ln203_340, %zext_ln203_341

]]></Node>
<StgValue><ssdm name="sub_ln203_228"/></StgValue>
</operation>

<operation id="2336" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:105  %xor_ln203_76 = xor i9 %zext_ln203_340, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_76"/></StgValue>
</operation>

<operation id="2337" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:106  %sub_ln203_229 = sub i9 %zext_ln203_341, %zext_ln203_340

]]></Node>
<StgValue><ssdm name="sub_ln203_229"/></StgValue>
</operation>

<operation id="2338" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:107  %select_ln203_228 = select i1 %icmp_ln203_76, i9 %sub_ln203_228, i9 %sub_ln203_229

]]></Node>
<StgValue><ssdm name="select_ln203_228"/></StgValue>
</operation>

<operation id="2339" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:108  %select_ln203_229 = select i1 %icmp_ln203_76, i256 %tmp_112, i256 %node_attr_1D_mat_12_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_229"/></StgValue>
</operation>

<operation id="2340" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:109  %select_ln203_230 = select i1 %icmp_ln203_76, i9 %xor_ln203_76, i9 %zext_ln203_340

]]></Node>
<StgValue><ssdm name="select_ln203_230"/></StgValue>
</operation>

<operation id="2341" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:110  %sub_ln203_230 = sub i9 255, %select_ln203_228

]]></Node>
<StgValue><ssdm name="sub_ln203_230"/></StgValue>
</operation>

<operation id="2342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:111  %zext_ln203_342 = zext i9 %select_ln203_230 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_342"/></StgValue>
</operation>

<operation id="2343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:112  %zext_ln203_343 = zext i9 %sub_ln203_230 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_343"/></StgValue>
</operation>

<operation id="2344" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:113  %lshr_ln203_184 = lshr i256 %select_ln203_229, %zext_ln203_342

]]></Node>
<StgValue><ssdm name="lshr_ln203_184"/></StgValue>
</operation>

<operation id="2345" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:114  %lshr_ln203_185 = lshr i256 -1, %zext_ln203_343

]]></Node>
<StgValue><ssdm name="lshr_ln203_185"/></StgValue>
</operation>

<operation id="2346" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:115  %and_ln203_76 = and i256 %lshr_ln203_184, %lshr_ln203_185

]]></Node>
<StgValue><ssdm name="and_ln203_76"/></StgValue>
</operation>

<operation id="2347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:116  %phi_input_5_V_27 = trunc i256 %and_ln203_76 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_27"/></StgValue>
</operation>

<operation id="2348" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:118  %node_attr_1D_mat_12_2_V_load_1 = load i256* %node_attr_1D_mat_12_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load_1"/></StgValue>
</operation>

<operation id="2349" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:119  %icmp_ln203_77 = icmp ugt i8 %tmp_55, %empty_88

]]></Node>
<StgValue><ssdm name="icmp_ln203_77"/></StgValue>
</operation>

<operation id="2350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:120  %zext_ln203_344 = zext i8 %tmp_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_344"/></StgValue>
</operation>

<operation id="2351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:121  %zext_ln203_345 = zext i8 %empty_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_345"/></StgValue>
</operation>

<operation id="2352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:122  %tmp_113 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2353" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:123  %sub_ln203_231 = sub i9 %zext_ln203_344, %zext_ln203_345

]]></Node>
<StgValue><ssdm name="sub_ln203_231"/></StgValue>
</operation>

<operation id="2354" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:124  %xor_ln203_77 = xor i9 %zext_ln203_344, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_77"/></StgValue>
</operation>

<operation id="2355" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:125  %sub_ln203_232 = sub i9 %zext_ln203_345, %zext_ln203_344

]]></Node>
<StgValue><ssdm name="sub_ln203_232"/></StgValue>
</operation>

<operation id="2356" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:126  %select_ln203_231 = select i1 %icmp_ln203_77, i9 %sub_ln203_231, i9 %sub_ln203_232

]]></Node>
<StgValue><ssdm name="select_ln203_231"/></StgValue>
</operation>

<operation id="2357" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:127  %select_ln203_232 = select i1 %icmp_ln203_77, i256 %tmp_113, i256 %node_attr_1D_mat_12_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_232"/></StgValue>
</operation>

<operation id="2358" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:128  %select_ln203_233 = select i1 %icmp_ln203_77, i9 %xor_ln203_77, i9 %zext_ln203_344

]]></Node>
<StgValue><ssdm name="select_ln203_233"/></StgValue>
</operation>

<operation id="2359" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:129  %sub_ln203_233 = sub i9 255, %select_ln203_231

]]></Node>
<StgValue><ssdm name="sub_ln203_233"/></StgValue>
</operation>

<operation id="2360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:130  %zext_ln203_346 = zext i9 %select_ln203_233 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_346"/></StgValue>
</operation>

<operation id="2361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:131  %zext_ln203_347 = zext i9 %sub_ln203_233 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_347"/></StgValue>
</operation>

<operation id="2362" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:132  %lshr_ln203_186 = lshr i256 %select_ln203_232, %zext_ln203_346

]]></Node>
<StgValue><ssdm name="lshr_ln203_186"/></StgValue>
</operation>

<operation id="2363" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:133  %lshr_ln203_187 = lshr i256 -1, %zext_ln203_347

]]></Node>
<StgValue><ssdm name="lshr_ln203_187"/></StgValue>
</operation>

<operation id="2364" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:134  %and_ln203_77 = and i256 %lshr_ln203_186, %lshr_ln203_187

]]></Node>
<StgValue><ssdm name="and_ln203_77"/></StgValue>
</operation>

<operation id="2365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:135  %phi_input_2_V_27 = trunc i256 %and_ln203_77 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_27"/></StgValue>
</operation>

<operation id="2366" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:164  %node_attr_1D_mat_13_0_V_load = load i256* %node_attr_1D_mat_13_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load"/></StgValue>
</operation>

<operation id="2367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:166  %tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_89, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:167  %empty_90 = or i8 %tmp_57, 15

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="2369" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:168  %icmp_ln203_78 = icmp ugt i8 %tmp_57, %empty_90

]]></Node>
<StgValue><ssdm name="icmp_ln203_78"/></StgValue>
</operation>

<operation id="2370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:169  %zext_ln203_348 = zext i8 %tmp_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_348"/></StgValue>
</operation>

<operation id="2371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:170  %zext_ln203_349 = zext i8 %empty_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_349"/></StgValue>
</operation>

<operation id="2372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:171  %tmp_114 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2373" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:172  %sub_ln203_234 = sub i9 %zext_ln203_348, %zext_ln203_349

]]></Node>
<StgValue><ssdm name="sub_ln203_234"/></StgValue>
</operation>

<operation id="2374" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:173  %xor_ln203_78 = xor i9 %zext_ln203_348, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_78"/></StgValue>
</operation>

<operation id="2375" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:174  %sub_ln203_235 = sub i9 %zext_ln203_349, %zext_ln203_348

]]></Node>
<StgValue><ssdm name="sub_ln203_235"/></StgValue>
</operation>

<operation id="2376" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:175  %select_ln203_234 = select i1 %icmp_ln203_78, i9 %sub_ln203_234, i9 %sub_ln203_235

]]></Node>
<StgValue><ssdm name="select_ln203_234"/></StgValue>
</operation>

<operation id="2377" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:176  %select_ln203_235 = select i1 %icmp_ln203_78, i256 %tmp_114, i256 %node_attr_1D_mat_13_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_235"/></StgValue>
</operation>

<operation id="2378" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:177  %select_ln203_236 = select i1 %icmp_ln203_78, i9 %xor_ln203_78, i9 %zext_ln203_348

]]></Node>
<StgValue><ssdm name="select_ln203_236"/></StgValue>
</operation>

<operation id="2379" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:178  %sub_ln203_236 = sub i9 255, %select_ln203_234

]]></Node>
<StgValue><ssdm name="sub_ln203_236"/></StgValue>
</operation>

<operation id="2380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:179  %zext_ln203_350 = zext i9 %select_ln203_236 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_350"/></StgValue>
</operation>

<operation id="2381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:180  %zext_ln203_351 = zext i9 %sub_ln203_236 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_351"/></StgValue>
</operation>

<operation id="2382" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:181  %lshr_ln203_188 = lshr i256 %select_ln203_235, %zext_ln203_350

]]></Node>
<StgValue><ssdm name="lshr_ln203_188"/></StgValue>
</operation>

<operation id="2383" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:182  %lshr_ln203_189 = lshr i256 -1, %zext_ln203_351

]]></Node>
<StgValue><ssdm name="lshr_ln203_189"/></StgValue>
</operation>

<operation id="2384" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:183  %and_ln203_78 = and i256 %lshr_ln203_188, %lshr_ln203_189

]]></Node>
<StgValue><ssdm name="and_ln203_78"/></StgValue>
</operation>

<operation id="2385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:184  %phi_input_3_V_28 = trunc i256 %and_ln203_78 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_28"/></StgValue>
</operation>

<operation id="2386" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:188  %node_attr_1D_mat_13_0_V_load_1 = load i256* %node_attr_1D_mat_13_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load_1"/></StgValue>
</operation>

<operation id="2387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:190  %tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_91, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:191  %empty_92 = or i8 %tmp_59, 15

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="2389" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:192  %icmp_ln203_79 = icmp ugt i8 %tmp_59, %empty_92

]]></Node>
<StgValue><ssdm name="icmp_ln203_79"/></StgValue>
</operation>

<operation id="2390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:193  %zext_ln203_352 = zext i8 %tmp_59 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_352"/></StgValue>
</operation>

<operation id="2391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:194  %zext_ln203_353 = zext i8 %empty_92 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_353"/></StgValue>
</operation>

<operation id="2392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:195  %tmp_115 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2393" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:196  %sub_ln203_237 = sub i9 %zext_ln203_352, %zext_ln203_353

]]></Node>
<StgValue><ssdm name="sub_ln203_237"/></StgValue>
</operation>

<operation id="2394" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:197  %xor_ln203_79 = xor i9 %zext_ln203_352, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_79"/></StgValue>
</operation>

<operation id="2395" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:198  %sub_ln203_238 = sub i9 %zext_ln203_353, %zext_ln203_352

]]></Node>
<StgValue><ssdm name="sub_ln203_238"/></StgValue>
</operation>

<operation id="2396" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:199  %select_ln203_237 = select i1 %icmp_ln203_79, i9 %sub_ln203_237, i9 %sub_ln203_238

]]></Node>
<StgValue><ssdm name="select_ln203_237"/></StgValue>
</operation>

<operation id="2397" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:200  %select_ln203_238 = select i1 %icmp_ln203_79, i256 %tmp_115, i256 %node_attr_1D_mat_13_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_238"/></StgValue>
</operation>

<operation id="2398" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:201  %select_ln203_239 = select i1 %icmp_ln203_79, i9 %xor_ln203_79, i9 %zext_ln203_352

]]></Node>
<StgValue><ssdm name="select_ln203_239"/></StgValue>
</operation>

<operation id="2399" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:202  %sub_ln203_239 = sub i9 255, %select_ln203_237

]]></Node>
<StgValue><ssdm name="sub_ln203_239"/></StgValue>
</operation>

<operation id="2400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:203  %zext_ln203_354 = zext i9 %select_ln203_239 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_354"/></StgValue>
</operation>

<operation id="2401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:204  %zext_ln203_355 = zext i9 %sub_ln203_239 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_355"/></StgValue>
</operation>

<operation id="2402" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:205  %lshr_ln203_190 = lshr i256 %select_ln203_238, %zext_ln203_354

]]></Node>
<StgValue><ssdm name="lshr_ln203_190"/></StgValue>
</operation>

<operation id="2403" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:206  %lshr_ln203_191 = lshr i256 -1, %zext_ln203_355

]]></Node>
<StgValue><ssdm name="lshr_ln203_191"/></StgValue>
</operation>

<operation id="2404" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:207  %and_ln203_79 = and i256 %lshr_ln203_190, %lshr_ln203_191

]]></Node>
<StgValue><ssdm name="and_ln203_79"/></StgValue>
</operation>

<operation id="2405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:208  %phi_input_0_V_28 = trunc i256 %and_ln203_79 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_28"/></StgValue>
</operation>

<operation id="2406" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:210  %node_attr_1D_mat_13_1_V_load = load i256* %node_attr_1D_mat_13_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load"/></StgValue>
</operation>

<operation id="2407" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:211  %icmp_ln203_80 = icmp ugt i8 %tmp_57, %empty_90

]]></Node>
<StgValue><ssdm name="icmp_ln203_80"/></StgValue>
</operation>

<operation id="2408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:212  %zext_ln203_356 = zext i8 %tmp_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_356"/></StgValue>
</operation>

<operation id="2409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:213  %zext_ln203_357 = zext i8 %empty_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_357"/></StgValue>
</operation>

<operation id="2410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:214  %tmp_116 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2411" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:215  %sub_ln203_240 = sub i9 %zext_ln203_356, %zext_ln203_357

]]></Node>
<StgValue><ssdm name="sub_ln203_240"/></StgValue>
</operation>

<operation id="2412" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:216  %xor_ln203_80 = xor i9 %zext_ln203_356, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_80"/></StgValue>
</operation>

<operation id="2413" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:217  %sub_ln203_241 = sub i9 %zext_ln203_357, %zext_ln203_356

]]></Node>
<StgValue><ssdm name="sub_ln203_241"/></StgValue>
</operation>

<operation id="2414" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:218  %select_ln203_240 = select i1 %icmp_ln203_80, i9 %sub_ln203_240, i9 %sub_ln203_241

]]></Node>
<StgValue><ssdm name="select_ln203_240"/></StgValue>
</operation>

<operation id="2415" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:219  %select_ln203_241 = select i1 %icmp_ln203_80, i256 %tmp_116, i256 %node_attr_1D_mat_13_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_241"/></StgValue>
</operation>

<operation id="2416" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:220  %select_ln203_242 = select i1 %icmp_ln203_80, i9 %xor_ln203_80, i9 %zext_ln203_356

]]></Node>
<StgValue><ssdm name="select_ln203_242"/></StgValue>
</operation>

<operation id="2417" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:221  %sub_ln203_242 = sub i9 255, %select_ln203_240

]]></Node>
<StgValue><ssdm name="sub_ln203_242"/></StgValue>
</operation>

<operation id="2418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:222  %zext_ln203_358 = zext i9 %select_ln203_242 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_358"/></StgValue>
</operation>

<operation id="2419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:223  %zext_ln203_359 = zext i9 %sub_ln203_242 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_359"/></StgValue>
</operation>

<operation id="2420" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:224  %lshr_ln203_192 = lshr i256 %select_ln203_241, %zext_ln203_358

]]></Node>
<StgValue><ssdm name="lshr_ln203_192"/></StgValue>
</operation>

<operation id="2421" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:225  %lshr_ln203_193 = lshr i256 -1, %zext_ln203_359

]]></Node>
<StgValue><ssdm name="lshr_ln203_193"/></StgValue>
</operation>

<operation id="2422" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:226  %and_ln203_80 = and i256 %lshr_ln203_192, %lshr_ln203_193

]]></Node>
<StgValue><ssdm name="and_ln203_80"/></StgValue>
</operation>

<operation id="2423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:227  %phi_input_4_V_28 = trunc i256 %and_ln203_80 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_28"/></StgValue>
</operation>

<operation id="2424" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:229  %node_attr_1D_mat_13_1_V_load_1 = load i256* %node_attr_1D_mat_13_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load_1"/></StgValue>
</operation>

<operation id="2425" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:230  %icmp_ln203_81 = icmp ugt i8 %tmp_59, %empty_92

]]></Node>
<StgValue><ssdm name="icmp_ln203_81"/></StgValue>
</operation>

<operation id="2426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:231  %zext_ln203_360 = zext i8 %tmp_59 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_360"/></StgValue>
</operation>

<operation id="2427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:232  %zext_ln203_361 = zext i8 %empty_92 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_361"/></StgValue>
</operation>

<operation id="2428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:233  %tmp_117 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2429" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:234  %sub_ln203_243 = sub i9 %zext_ln203_360, %zext_ln203_361

]]></Node>
<StgValue><ssdm name="sub_ln203_243"/></StgValue>
</operation>

<operation id="2430" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:235  %xor_ln203_81 = xor i9 %zext_ln203_360, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_81"/></StgValue>
</operation>

<operation id="2431" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:236  %sub_ln203_244 = sub i9 %zext_ln203_361, %zext_ln203_360

]]></Node>
<StgValue><ssdm name="sub_ln203_244"/></StgValue>
</operation>

<operation id="2432" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:237  %select_ln203_243 = select i1 %icmp_ln203_81, i9 %sub_ln203_243, i9 %sub_ln203_244

]]></Node>
<StgValue><ssdm name="select_ln203_243"/></StgValue>
</operation>

<operation id="2433" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:238  %select_ln203_244 = select i1 %icmp_ln203_81, i256 %tmp_117, i256 %node_attr_1D_mat_13_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_244"/></StgValue>
</operation>

<operation id="2434" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:239  %select_ln203_245 = select i1 %icmp_ln203_81, i9 %xor_ln203_81, i9 %zext_ln203_360

]]></Node>
<StgValue><ssdm name="select_ln203_245"/></StgValue>
</operation>

<operation id="2435" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:240  %sub_ln203_245 = sub i9 255, %select_ln203_243

]]></Node>
<StgValue><ssdm name="sub_ln203_245"/></StgValue>
</operation>

<operation id="2436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:241  %zext_ln203_362 = zext i9 %select_ln203_245 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_362"/></StgValue>
</operation>

<operation id="2437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:242  %zext_ln203_363 = zext i9 %sub_ln203_245 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_363"/></StgValue>
</operation>

<operation id="2438" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:243  %lshr_ln203_194 = lshr i256 %select_ln203_244, %zext_ln203_362

]]></Node>
<StgValue><ssdm name="lshr_ln203_194"/></StgValue>
</operation>

<operation id="2439" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:244  %lshr_ln203_195 = lshr i256 -1, %zext_ln203_363

]]></Node>
<StgValue><ssdm name="lshr_ln203_195"/></StgValue>
</operation>

<operation id="2440" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:245  %and_ln203_81 = and i256 %lshr_ln203_194, %lshr_ln203_195

]]></Node>
<StgValue><ssdm name="and_ln203_81"/></StgValue>
</operation>

<operation id="2441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:246  %phi_input_1_V_28 = trunc i256 %and_ln203_81 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_28"/></StgValue>
</operation>

<operation id="2442" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:248  %node_attr_1D_mat_13_2_V_load = load i256* %node_attr_1D_mat_13_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load"/></StgValue>
</operation>

<operation id="2443" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:249  %icmp_ln203_82 = icmp ugt i8 %tmp_57, %empty_90

]]></Node>
<StgValue><ssdm name="icmp_ln203_82"/></StgValue>
</operation>

<operation id="2444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:250  %zext_ln203_364 = zext i8 %tmp_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_364"/></StgValue>
</operation>

<operation id="2445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:251  %zext_ln203_365 = zext i8 %empty_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_365"/></StgValue>
</operation>

<operation id="2446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:252  %tmp_118 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2447" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:253  %sub_ln203_246 = sub i9 %zext_ln203_364, %zext_ln203_365

]]></Node>
<StgValue><ssdm name="sub_ln203_246"/></StgValue>
</operation>

<operation id="2448" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:254  %xor_ln203_82 = xor i9 %zext_ln203_364, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_82"/></StgValue>
</operation>

<operation id="2449" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:255  %sub_ln203_247 = sub i9 %zext_ln203_365, %zext_ln203_364

]]></Node>
<StgValue><ssdm name="sub_ln203_247"/></StgValue>
</operation>

<operation id="2450" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:256  %select_ln203_246 = select i1 %icmp_ln203_82, i9 %sub_ln203_246, i9 %sub_ln203_247

]]></Node>
<StgValue><ssdm name="select_ln203_246"/></StgValue>
</operation>

<operation id="2451" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:257  %select_ln203_247 = select i1 %icmp_ln203_82, i256 %tmp_118, i256 %node_attr_1D_mat_13_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_247"/></StgValue>
</operation>

<operation id="2452" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:258  %select_ln203_248 = select i1 %icmp_ln203_82, i9 %xor_ln203_82, i9 %zext_ln203_364

]]></Node>
<StgValue><ssdm name="select_ln203_248"/></StgValue>
</operation>

<operation id="2453" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:259  %sub_ln203_248 = sub i9 255, %select_ln203_246

]]></Node>
<StgValue><ssdm name="sub_ln203_248"/></StgValue>
</operation>

<operation id="2454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:260  %zext_ln203_366 = zext i9 %select_ln203_248 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_366"/></StgValue>
</operation>

<operation id="2455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:261  %zext_ln203_367 = zext i9 %sub_ln203_248 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_367"/></StgValue>
</operation>

<operation id="2456" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:262  %lshr_ln203_196 = lshr i256 %select_ln203_247, %zext_ln203_366

]]></Node>
<StgValue><ssdm name="lshr_ln203_196"/></StgValue>
</operation>

<operation id="2457" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:263  %lshr_ln203_197 = lshr i256 -1, %zext_ln203_367

]]></Node>
<StgValue><ssdm name="lshr_ln203_197"/></StgValue>
</operation>

<operation id="2458" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:264  %and_ln203_82 = and i256 %lshr_ln203_196, %lshr_ln203_197

]]></Node>
<StgValue><ssdm name="and_ln203_82"/></StgValue>
</operation>

<operation id="2459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:265  %phi_input_5_V_28 = trunc i256 %and_ln203_82 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_28"/></StgValue>
</operation>

<operation id="2460" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:267  %node_attr_1D_mat_13_2_V_load_1 = load i256* %node_attr_1D_mat_13_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load_1"/></StgValue>
</operation>

<operation id="2461" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:268  %icmp_ln203_83 = icmp ugt i8 %tmp_59, %empty_92

]]></Node>
<StgValue><ssdm name="icmp_ln203_83"/></StgValue>
</operation>

<operation id="2462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:269  %zext_ln203_368 = zext i8 %tmp_59 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_368"/></StgValue>
</operation>

<operation id="2463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:270  %zext_ln203_369 = zext i8 %empty_92 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_369"/></StgValue>
</operation>

<operation id="2464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:271  %tmp_119 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2465" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:272  %sub_ln203_249 = sub i9 %zext_ln203_368, %zext_ln203_369

]]></Node>
<StgValue><ssdm name="sub_ln203_249"/></StgValue>
</operation>

<operation id="2466" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:273  %xor_ln203_83 = xor i9 %zext_ln203_368, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_83"/></StgValue>
</operation>

<operation id="2467" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:274  %sub_ln203_250 = sub i9 %zext_ln203_369, %zext_ln203_368

]]></Node>
<StgValue><ssdm name="sub_ln203_250"/></StgValue>
</operation>

<operation id="2468" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:275  %select_ln203_249 = select i1 %icmp_ln203_83, i9 %sub_ln203_249, i9 %sub_ln203_250

]]></Node>
<StgValue><ssdm name="select_ln203_249"/></StgValue>
</operation>

<operation id="2469" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:276  %select_ln203_250 = select i1 %icmp_ln203_83, i256 %tmp_119, i256 %node_attr_1D_mat_13_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_250"/></StgValue>
</operation>

<operation id="2470" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %select_ln203_251 = select i1 %icmp_ln203_83, i9 %xor_ln203_83, i9 %zext_ln203_368

]]></Node>
<StgValue><ssdm name="select_ln203_251"/></StgValue>
</operation>

<operation id="2471" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:278  %sub_ln203_251 = sub i9 255, %select_ln203_249

]]></Node>
<StgValue><ssdm name="sub_ln203_251"/></StgValue>
</operation>

<operation id="2472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:279  %zext_ln203_370 = zext i9 %select_ln203_251 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_370"/></StgValue>
</operation>

<operation id="2473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:280  %zext_ln203_371 = zext i9 %sub_ln203_251 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_371"/></StgValue>
</operation>

<operation id="2474" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:281  %lshr_ln203_198 = lshr i256 %select_ln203_250, %zext_ln203_370

]]></Node>
<StgValue><ssdm name="lshr_ln203_198"/></StgValue>
</operation>

<operation id="2475" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:282  %lshr_ln203_199 = lshr i256 -1, %zext_ln203_371

]]></Node>
<StgValue><ssdm name="lshr_ln203_199"/></StgValue>
</operation>

<operation id="2476" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:283  %and_ln203_83 = and i256 %lshr_ln203_198, %lshr_ln203_199

]]></Node>
<StgValue><ssdm name="and_ln203_83"/></StgValue>
</operation>

<operation id="2477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:284  %phi_input_2_V_28 = trunc i256 %and_ln203_83 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_28"/></StgValue>
</operation>

<operation id="2478" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:313  %node_attr_1D_mat_14_0_V_load = load i256* %node_attr_1D_mat_14_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load"/></StgValue>
</operation>

<operation id="2479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:315  %tmp_61 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_93, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:316  %empty_94 = or i8 %tmp_61, 15

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="2481" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:317  %icmp_ln203_84 = icmp ugt i8 %tmp_61, %empty_94

]]></Node>
<StgValue><ssdm name="icmp_ln203_84"/></StgValue>
</operation>

<operation id="2482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:318  %zext_ln203_372 = zext i8 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_372"/></StgValue>
</operation>

<operation id="2483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:319  %zext_ln203_373 = zext i8 %empty_94 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_373"/></StgValue>
</operation>

<operation id="2484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:320  %tmp_120 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2485" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:321  %sub_ln203_252 = sub i9 %zext_ln203_372, %zext_ln203_373

]]></Node>
<StgValue><ssdm name="sub_ln203_252"/></StgValue>
</operation>

<operation id="2486" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:322  %xor_ln203_84 = xor i9 %zext_ln203_372, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_84"/></StgValue>
</operation>

<operation id="2487" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:323  %sub_ln203_253 = sub i9 %zext_ln203_373, %zext_ln203_372

]]></Node>
<StgValue><ssdm name="sub_ln203_253"/></StgValue>
</operation>

<operation id="2488" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:324  %select_ln203_252 = select i1 %icmp_ln203_84, i9 %sub_ln203_252, i9 %sub_ln203_253

]]></Node>
<StgValue><ssdm name="select_ln203_252"/></StgValue>
</operation>

<operation id="2489" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:325  %select_ln203_253 = select i1 %icmp_ln203_84, i256 %tmp_120, i256 %node_attr_1D_mat_14_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_253"/></StgValue>
</operation>

<operation id="2490" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:326  %select_ln203_254 = select i1 %icmp_ln203_84, i9 %xor_ln203_84, i9 %zext_ln203_372

]]></Node>
<StgValue><ssdm name="select_ln203_254"/></StgValue>
</operation>

<operation id="2491" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:327  %sub_ln203_254 = sub i9 255, %select_ln203_252

]]></Node>
<StgValue><ssdm name="sub_ln203_254"/></StgValue>
</operation>

<operation id="2492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:328  %zext_ln203_374 = zext i9 %select_ln203_254 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_374"/></StgValue>
</operation>

<operation id="2493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:329  %zext_ln203_375 = zext i9 %sub_ln203_254 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_375"/></StgValue>
</operation>

<operation id="2494" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:330  %lshr_ln203_200 = lshr i256 %select_ln203_253, %zext_ln203_374

]]></Node>
<StgValue><ssdm name="lshr_ln203_200"/></StgValue>
</operation>

<operation id="2495" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:331  %lshr_ln203_201 = lshr i256 -1, %zext_ln203_375

]]></Node>
<StgValue><ssdm name="lshr_ln203_201"/></StgValue>
</operation>

<operation id="2496" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:332  %and_ln203_84 = and i256 %lshr_ln203_200, %lshr_ln203_201

]]></Node>
<StgValue><ssdm name="and_ln203_84"/></StgValue>
</operation>

<operation id="2497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:333  %phi_input_3_V_29 = trunc i256 %and_ln203_84 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_29"/></StgValue>
</operation>

<operation id="2498" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:337  %node_attr_1D_mat_14_0_V_load_1 = load i256* %node_attr_1D_mat_14_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load_1"/></StgValue>
</operation>

<operation id="2499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:339  %tmp_63 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_95, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:340  %empty_96 = or i8 %tmp_63, 15

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="2501" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:341  %icmp_ln203_85 = icmp ugt i8 %tmp_63, %empty_96

]]></Node>
<StgValue><ssdm name="icmp_ln203_85"/></StgValue>
</operation>

<operation id="2502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:342  %zext_ln203_376 = zext i8 %tmp_63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_376"/></StgValue>
</operation>

<operation id="2503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:343  %zext_ln203_377 = zext i8 %empty_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_377"/></StgValue>
</operation>

<operation id="2504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:344  %tmp_121 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2505" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:345  %sub_ln203_255 = sub i9 %zext_ln203_376, %zext_ln203_377

]]></Node>
<StgValue><ssdm name="sub_ln203_255"/></StgValue>
</operation>

<operation id="2506" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:346  %xor_ln203_85 = xor i9 %zext_ln203_376, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_85"/></StgValue>
</operation>

<operation id="2507" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:347  %sub_ln203_256 = sub i9 %zext_ln203_377, %zext_ln203_376

]]></Node>
<StgValue><ssdm name="sub_ln203_256"/></StgValue>
</operation>

<operation id="2508" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:348  %select_ln203_255 = select i1 %icmp_ln203_85, i9 %sub_ln203_255, i9 %sub_ln203_256

]]></Node>
<StgValue><ssdm name="select_ln203_255"/></StgValue>
</operation>

<operation id="2509" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:349  %select_ln203_256 = select i1 %icmp_ln203_85, i256 %tmp_121, i256 %node_attr_1D_mat_14_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_256"/></StgValue>
</operation>

<operation id="2510" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:350  %select_ln203_257 = select i1 %icmp_ln203_85, i9 %xor_ln203_85, i9 %zext_ln203_376

]]></Node>
<StgValue><ssdm name="select_ln203_257"/></StgValue>
</operation>

<operation id="2511" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:351  %sub_ln203_257 = sub i9 255, %select_ln203_255

]]></Node>
<StgValue><ssdm name="sub_ln203_257"/></StgValue>
</operation>

<operation id="2512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:352  %zext_ln203_378 = zext i9 %select_ln203_257 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_378"/></StgValue>
</operation>

<operation id="2513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:353  %zext_ln203_379 = zext i9 %sub_ln203_257 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_379"/></StgValue>
</operation>

<operation id="2514" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:354  %lshr_ln203_202 = lshr i256 %select_ln203_256, %zext_ln203_378

]]></Node>
<StgValue><ssdm name="lshr_ln203_202"/></StgValue>
</operation>

<operation id="2515" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:355  %lshr_ln203_203 = lshr i256 -1, %zext_ln203_379

]]></Node>
<StgValue><ssdm name="lshr_ln203_203"/></StgValue>
</operation>

<operation id="2516" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:356  %and_ln203_85 = and i256 %lshr_ln203_202, %lshr_ln203_203

]]></Node>
<StgValue><ssdm name="and_ln203_85"/></StgValue>
</operation>

<operation id="2517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:357  %phi_input_0_V_29 = trunc i256 %and_ln203_85 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_29"/></StgValue>
</operation>

<operation id="2518" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:359  %node_attr_1D_mat_14_1_V_load = load i256* %node_attr_1D_mat_14_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load"/></StgValue>
</operation>

<operation id="2519" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:360  %icmp_ln203_86 = icmp ugt i8 %tmp_61, %empty_94

]]></Node>
<StgValue><ssdm name="icmp_ln203_86"/></StgValue>
</operation>

<operation id="2520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:361  %zext_ln203_380 = zext i8 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_380"/></StgValue>
</operation>

<operation id="2521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:362  %zext_ln203_381 = zext i8 %empty_94 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_381"/></StgValue>
</operation>

<operation id="2522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:363  %tmp_122 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2523" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:364  %sub_ln203_258 = sub i9 %zext_ln203_380, %zext_ln203_381

]]></Node>
<StgValue><ssdm name="sub_ln203_258"/></StgValue>
</operation>

<operation id="2524" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:365  %xor_ln203_86 = xor i9 %zext_ln203_380, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_86"/></StgValue>
</operation>

<operation id="2525" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:366  %sub_ln203_259 = sub i9 %zext_ln203_381, %zext_ln203_380

]]></Node>
<StgValue><ssdm name="sub_ln203_259"/></StgValue>
</operation>

<operation id="2526" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:367  %select_ln203_258 = select i1 %icmp_ln203_86, i9 %sub_ln203_258, i9 %sub_ln203_259

]]></Node>
<StgValue><ssdm name="select_ln203_258"/></StgValue>
</operation>

<operation id="2527" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:368  %select_ln203_259 = select i1 %icmp_ln203_86, i256 %tmp_122, i256 %node_attr_1D_mat_14_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_259"/></StgValue>
</operation>

<operation id="2528" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:369  %select_ln203_260 = select i1 %icmp_ln203_86, i9 %xor_ln203_86, i9 %zext_ln203_380

]]></Node>
<StgValue><ssdm name="select_ln203_260"/></StgValue>
</operation>

<operation id="2529" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:370  %sub_ln203_260 = sub i9 255, %select_ln203_258

]]></Node>
<StgValue><ssdm name="sub_ln203_260"/></StgValue>
</operation>

<operation id="2530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:371  %zext_ln203_382 = zext i9 %select_ln203_260 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_382"/></StgValue>
</operation>

<operation id="2531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:372  %zext_ln203_383 = zext i9 %sub_ln203_260 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_383"/></StgValue>
</operation>

<operation id="2532" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:373  %lshr_ln203_204 = lshr i256 %select_ln203_259, %zext_ln203_382

]]></Node>
<StgValue><ssdm name="lshr_ln203_204"/></StgValue>
</operation>

<operation id="2533" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:374  %lshr_ln203_205 = lshr i256 -1, %zext_ln203_383

]]></Node>
<StgValue><ssdm name="lshr_ln203_205"/></StgValue>
</operation>

<operation id="2534" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:375  %and_ln203_86 = and i256 %lshr_ln203_204, %lshr_ln203_205

]]></Node>
<StgValue><ssdm name="and_ln203_86"/></StgValue>
</operation>

<operation id="2535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:376  %phi_input_4_V_29 = trunc i256 %and_ln203_86 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_29"/></StgValue>
</operation>

<operation id="2536" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:378  %node_attr_1D_mat_14_1_V_load_1 = load i256* %node_attr_1D_mat_14_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load_1"/></StgValue>
</operation>

<operation id="2537" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:379  %icmp_ln203_87 = icmp ugt i8 %tmp_63, %empty_96

]]></Node>
<StgValue><ssdm name="icmp_ln203_87"/></StgValue>
</operation>

<operation id="2538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:380  %zext_ln203_384 = zext i8 %tmp_63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_384"/></StgValue>
</operation>

<operation id="2539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:381  %zext_ln203_385 = zext i8 %empty_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_385"/></StgValue>
</operation>

<operation id="2540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:382  %tmp_123 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2541" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:383  %sub_ln203_261 = sub i9 %zext_ln203_384, %zext_ln203_385

]]></Node>
<StgValue><ssdm name="sub_ln203_261"/></StgValue>
</operation>

<operation id="2542" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:384  %xor_ln203_87 = xor i9 %zext_ln203_384, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_87"/></StgValue>
</operation>

<operation id="2543" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:385  %sub_ln203_262 = sub i9 %zext_ln203_385, %zext_ln203_384

]]></Node>
<StgValue><ssdm name="sub_ln203_262"/></StgValue>
</operation>

<operation id="2544" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:386  %select_ln203_261 = select i1 %icmp_ln203_87, i9 %sub_ln203_261, i9 %sub_ln203_262

]]></Node>
<StgValue><ssdm name="select_ln203_261"/></StgValue>
</operation>

<operation id="2545" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:387  %select_ln203_262 = select i1 %icmp_ln203_87, i256 %tmp_123, i256 %node_attr_1D_mat_14_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_262"/></StgValue>
</operation>

<operation id="2546" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:388  %select_ln203_263 = select i1 %icmp_ln203_87, i9 %xor_ln203_87, i9 %zext_ln203_384

]]></Node>
<StgValue><ssdm name="select_ln203_263"/></StgValue>
</operation>

<operation id="2547" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:389  %sub_ln203_263 = sub i9 255, %select_ln203_261

]]></Node>
<StgValue><ssdm name="sub_ln203_263"/></StgValue>
</operation>

<operation id="2548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:390  %zext_ln203_386 = zext i9 %select_ln203_263 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_386"/></StgValue>
</operation>

<operation id="2549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:391  %zext_ln203_387 = zext i9 %sub_ln203_263 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_387"/></StgValue>
</operation>

<operation id="2550" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:392  %lshr_ln203_206 = lshr i256 %select_ln203_262, %zext_ln203_386

]]></Node>
<StgValue><ssdm name="lshr_ln203_206"/></StgValue>
</operation>

<operation id="2551" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:393  %lshr_ln203_207 = lshr i256 -1, %zext_ln203_387

]]></Node>
<StgValue><ssdm name="lshr_ln203_207"/></StgValue>
</operation>

<operation id="2552" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:394  %and_ln203_87 = and i256 %lshr_ln203_206, %lshr_ln203_207

]]></Node>
<StgValue><ssdm name="and_ln203_87"/></StgValue>
</operation>

<operation id="2553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:395  %phi_input_1_V_29 = trunc i256 %and_ln203_87 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_29"/></StgValue>
</operation>

<operation id="2554" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:397  %node_attr_1D_mat_14_2_V_load = load i256* %node_attr_1D_mat_14_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load"/></StgValue>
</operation>

<operation id="2555" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:398  %icmp_ln203_88 = icmp ugt i8 %tmp_61, %empty_94

]]></Node>
<StgValue><ssdm name="icmp_ln203_88"/></StgValue>
</operation>

<operation id="2556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:399  %zext_ln203_388 = zext i8 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_388"/></StgValue>
</operation>

<operation id="2557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:400  %zext_ln203_389 = zext i8 %empty_94 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_389"/></StgValue>
</operation>

<operation id="2558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:401  %tmp_124 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2559" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:402  %sub_ln203_264 = sub i9 %zext_ln203_388, %zext_ln203_389

]]></Node>
<StgValue><ssdm name="sub_ln203_264"/></StgValue>
</operation>

<operation id="2560" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:403  %xor_ln203_88 = xor i9 %zext_ln203_388, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_88"/></StgValue>
</operation>

<operation id="2561" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:404  %sub_ln203_265 = sub i9 %zext_ln203_389, %zext_ln203_388

]]></Node>
<StgValue><ssdm name="sub_ln203_265"/></StgValue>
</operation>

<operation id="2562" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:405  %select_ln203_264 = select i1 %icmp_ln203_88, i9 %sub_ln203_264, i9 %sub_ln203_265

]]></Node>
<StgValue><ssdm name="select_ln203_264"/></StgValue>
</operation>

<operation id="2563" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:406  %select_ln203_265 = select i1 %icmp_ln203_88, i256 %tmp_124, i256 %node_attr_1D_mat_14_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_265"/></StgValue>
</operation>

<operation id="2564" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:407  %select_ln203_266 = select i1 %icmp_ln203_88, i9 %xor_ln203_88, i9 %zext_ln203_388

]]></Node>
<StgValue><ssdm name="select_ln203_266"/></StgValue>
</operation>

<operation id="2565" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:408  %sub_ln203_266 = sub i9 255, %select_ln203_264

]]></Node>
<StgValue><ssdm name="sub_ln203_266"/></StgValue>
</operation>

<operation id="2566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:409  %zext_ln203_390 = zext i9 %select_ln203_266 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_390"/></StgValue>
</operation>

<operation id="2567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:410  %zext_ln203_391 = zext i9 %sub_ln203_266 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_391"/></StgValue>
</operation>

<operation id="2568" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:411  %lshr_ln203_208 = lshr i256 %select_ln203_265, %zext_ln203_390

]]></Node>
<StgValue><ssdm name="lshr_ln203_208"/></StgValue>
</operation>

<operation id="2569" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:412  %lshr_ln203_209 = lshr i256 -1, %zext_ln203_391

]]></Node>
<StgValue><ssdm name="lshr_ln203_209"/></StgValue>
</operation>

<operation id="2570" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:413  %and_ln203_88 = and i256 %lshr_ln203_208, %lshr_ln203_209

]]></Node>
<StgValue><ssdm name="and_ln203_88"/></StgValue>
</operation>

<operation id="2571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:414  %phi_input_5_V_29 = trunc i256 %and_ln203_88 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_29"/></StgValue>
</operation>

<operation id="2572" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:416  %node_attr_1D_mat_14_2_V_load_1 = load i256* %node_attr_1D_mat_14_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load_1"/></StgValue>
</operation>

<operation id="2573" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:417  %icmp_ln203_89 = icmp ugt i8 %tmp_63, %empty_96

]]></Node>
<StgValue><ssdm name="icmp_ln203_89"/></StgValue>
</operation>

<operation id="2574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %zext_ln203_392 = zext i8 %tmp_63 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_392"/></StgValue>
</operation>

<operation id="2575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:419  %zext_ln203_393 = zext i8 %empty_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_393"/></StgValue>
</operation>

<operation id="2576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:420  %tmp_125 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2577" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:421  %sub_ln203_267 = sub i9 %zext_ln203_392, %zext_ln203_393

]]></Node>
<StgValue><ssdm name="sub_ln203_267"/></StgValue>
</operation>

<operation id="2578" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:422  %xor_ln203_89 = xor i9 %zext_ln203_392, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_89"/></StgValue>
</operation>

<operation id="2579" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:423  %sub_ln203_268 = sub i9 %zext_ln203_393, %zext_ln203_392

]]></Node>
<StgValue><ssdm name="sub_ln203_268"/></StgValue>
</operation>

<operation id="2580" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:424  %select_ln203_267 = select i1 %icmp_ln203_89, i9 %sub_ln203_267, i9 %sub_ln203_268

]]></Node>
<StgValue><ssdm name="select_ln203_267"/></StgValue>
</operation>

<operation id="2581" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:425  %select_ln203_268 = select i1 %icmp_ln203_89, i256 %tmp_125, i256 %node_attr_1D_mat_14_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_268"/></StgValue>
</operation>

<operation id="2582" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:426  %select_ln203_269 = select i1 %icmp_ln203_89, i9 %xor_ln203_89, i9 %zext_ln203_392

]]></Node>
<StgValue><ssdm name="select_ln203_269"/></StgValue>
</operation>

<operation id="2583" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:427  %sub_ln203_269 = sub i9 255, %select_ln203_267

]]></Node>
<StgValue><ssdm name="sub_ln203_269"/></StgValue>
</operation>

<operation id="2584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:428  %zext_ln203_394 = zext i9 %select_ln203_269 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_394"/></StgValue>
</operation>

<operation id="2585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:429  %zext_ln203_395 = zext i9 %sub_ln203_269 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_395"/></StgValue>
</operation>

<operation id="2586" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:430  %lshr_ln203_210 = lshr i256 %select_ln203_268, %zext_ln203_394

]]></Node>
<StgValue><ssdm name="lshr_ln203_210"/></StgValue>
</operation>

<operation id="2587" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:431  %lshr_ln203_211 = lshr i256 -1, %zext_ln203_395

]]></Node>
<StgValue><ssdm name="lshr_ln203_211"/></StgValue>
</operation>

<operation id="2588" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:432  %and_ln203_89 = and i256 %lshr_ln203_210, %lshr_ln203_211

]]></Node>
<StgValue><ssdm name="and_ln203_89"/></StgValue>
</operation>

<operation id="2589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:433  %phi_input_2_V_29 = trunc i256 %and_ln203_89 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_29"/></StgValue>
</operation>

<operation id="2590" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:462  %node_attr_1D_mat_15_0_V_load = load i256* %node_attr_1D_mat_15_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load"/></StgValue>
</operation>

<operation id="2591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:464  %tmp_65 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_97, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:465  %empty_98 = or i8 %tmp_65, 15

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="2593" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:466  %icmp_ln203_90 = icmp ugt i8 %tmp_65, %empty_98

]]></Node>
<StgValue><ssdm name="icmp_ln203_90"/></StgValue>
</operation>

<operation id="2594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:467  %zext_ln203_396 = zext i8 %tmp_65 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_396"/></StgValue>
</operation>

<operation id="2595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:468  %zext_ln203_397 = zext i8 %empty_98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_397"/></StgValue>
</operation>

<operation id="2596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:469  %tmp_126 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2597" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:470  %sub_ln203_270 = sub i9 %zext_ln203_396, %zext_ln203_397

]]></Node>
<StgValue><ssdm name="sub_ln203_270"/></StgValue>
</operation>

<operation id="2598" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:471  %xor_ln203_90 = xor i9 %zext_ln203_396, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_90"/></StgValue>
</operation>

<operation id="2599" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:472  %sub_ln203_271 = sub i9 %zext_ln203_397, %zext_ln203_396

]]></Node>
<StgValue><ssdm name="sub_ln203_271"/></StgValue>
</operation>

<operation id="2600" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:473  %select_ln203_270 = select i1 %icmp_ln203_90, i9 %sub_ln203_270, i9 %sub_ln203_271

]]></Node>
<StgValue><ssdm name="select_ln203_270"/></StgValue>
</operation>

<operation id="2601" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:474  %select_ln203_271 = select i1 %icmp_ln203_90, i256 %tmp_126, i256 %node_attr_1D_mat_15_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_271"/></StgValue>
</operation>

<operation id="2602" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:475  %select_ln203_272 = select i1 %icmp_ln203_90, i9 %xor_ln203_90, i9 %zext_ln203_396

]]></Node>
<StgValue><ssdm name="select_ln203_272"/></StgValue>
</operation>

<operation id="2603" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:476  %sub_ln203_272 = sub i9 255, %select_ln203_270

]]></Node>
<StgValue><ssdm name="sub_ln203_272"/></StgValue>
</operation>

<operation id="2604" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:477  %zext_ln203_398 = zext i9 %select_ln203_272 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_398"/></StgValue>
</operation>

<operation id="2605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:478  %zext_ln203_399 = zext i9 %sub_ln203_272 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_399"/></StgValue>
</operation>

<operation id="2606" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:479  %lshr_ln203_212 = lshr i256 %select_ln203_271, %zext_ln203_398

]]></Node>
<StgValue><ssdm name="lshr_ln203_212"/></StgValue>
</operation>

<operation id="2607" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:480  %lshr_ln203_213 = lshr i256 -1, %zext_ln203_399

]]></Node>
<StgValue><ssdm name="lshr_ln203_213"/></StgValue>
</operation>

<operation id="2608" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:481  %and_ln203_90 = and i256 %lshr_ln203_212, %lshr_ln203_213

]]></Node>
<StgValue><ssdm name="and_ln203_90"/></StgValue>
</operation>

<operation id="2609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:482  %phi_input_3_V_30 = trunc i256 %and_ln203_90 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_30"/></StgValue>
</operation>

<operation id="2610" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:486  %node_attr_1D_mat_15_0_V_load_1 = load i256* %node_attr_1D_mat_15_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load_1"/></StgValue>
</operation>

<operation id="2611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:488  %tmp_67 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_99, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:489  %empty_100 = or i8 %tmp_67, 15

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="2613" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:490  %icmp_ln203_91 = icmp ugt i8 %tmp_67, %empty_100

]]></Node>
<StgValue><ssdm name="icmp_ln203_91"/></StgValue>
</operation>

<operation id="2614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:491  %zext_ln203_400 = zext i8 %tmp_67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_400"/></StgValue>
</operation>

<operation id="2615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:492  %zext_ln203_401 = zext i8 %empty_100 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_401"/></StgValue>
</operation>

<operation id="2616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:493  %tmp_127 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_0_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2617" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:494  %sub_ln203_273 = sub i9 %zext_ln203_400, %zext_ln203_401

]]></Node>
<StgValue><ssdm name="sub_ln203_273"/></StgValue>
</operation>

<operation id="2618" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:495  %xor_ln203_91 = xor i9 %zext_ln203_400, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_91"/></StgValue>
</operation>

<operation id="2619" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:496  %sub_ln203_274 = sub i9 %zext_ln203_401, %zext_ln203_400

]]></Node>
<StgValue><ssdm name="sub_ln203_274"/></StgValue>
</operation>

<operation id="2620" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:497  %select_ln203_273 = select i1 %icmp_ln203_91, i9 %sub_ln203_273, i9 %sub_ln203_274

]]></Node>
<StgValue><ssdm name="select_ln203_273"/></StgValue>
</operation>

<operation id="2621" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:498  %select_ln203_274 = select i1 %icmp_ln203_91, i256 %tmp_127, i256 %node_attr_1D_mat_15_0_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_274"/></StgValue>
</operation>

<operation id="2622" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:499  %select_ln203_275 = select i1 %icmp_ln203_91, i9 %xor_ln203_91, i9 %zext_ln203_400

]]></Node>
<StgValue><ssdm name="select_ln203_275"/></StgValue>
</operation>

<operation id="2623" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:500  %sub_ln203_275 = sub i9 255, %select_ln203_273

]]></Node>
<StgValue><ssdm name="sub_ln203_275"/></StgValue>
</operation>

<operation id="2624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:501  %zext_ln203_402 = zext i9 %select_ln203_275 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_402"/></StgValue>
</operation>

<operation id="2625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:502  %zext_ln203_403 = zext i9 %sub_ln203_275 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_403"/></StgValue>
</operation>

<operation id="2626" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:503  %lshr_ln203_214 = lshr i256 %select_ln203_274, %zext_ln203_402

]]></Node>
<StgValue><ssdm name="lshr_ln203_214"/></StgValue>
</operation>

<operation id="2627" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:504  %lshr_ln203_215 = lshr i256 -1, %zext_ln203_403

]]></Node>
<StgValue><ssdm name="lshr_ln203_215"/></StgValue>
</operation>

<operation id="2628" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:505  %and_ln203_91 = and i256 %lshr_ln203_214, %lshr_ln203_215

]]></Node>
<StgValue><ssdm name="and_ln203_91"/></StgValue>
</operation>

<operation id="2629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:506  %phi_input_0_V_30 = trunc i256 %and_ln203_91 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_30"/></StgValue>
</operation>

<operation id="2630" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:508  %node_attr_1D_mat_15_1_V_load = load i256* %node_attr_1D_mat_15_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load"/></StgValue>
</operation>

<operation id="2631" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:509  %icmp_ln203_92 = icmp ugt i8 %tmp_65, %empty_98

]]></Node>
<StgValue><ssdm name="icmp_ln203_92"/></StgValue>
</operation>

<operation id="2632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:510  %zext_ln203_404 = zext i8 %tmp_65 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_404"/></StgValue>
</operation>

<operation id="2633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:511  %zext_ln203_405 = zext i8 %empty_98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_405"/></StgValue>
</operation>

<operation id="2634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:512  %tmp_128 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2635" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:513  %sub_ln203_276 = sub i9 %zext_ln203_404, %zext_ln203_405

]]></Node>
<StgValue><ssdm name="sub_ln203_276"/></StgValue>
</operation>

<operation id="2636" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:514  %xor_ln203_92 = xor i9 %zext_ln203_404, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_92"/></StgValue>
</operation>

<operation id="2637" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:515  %sub_ln203_277 = sub i9 %zext_ln203_405, %zext_ln203_404

]]></Node>
<StgValue><ssdm name="sub_ln203_277"/></StgValue>
</operation>

<operation id="2638" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:516  %select_ln203_276 = select i1 %icmp_ln203_92, i9 %sub_ln203_276, i9 %sub_ln203_277

]]></Node>
<StgValue><ssdm name="select_ln203_276"/></StgValue>
</operation>

<operation id="2639" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:517  %select_ln203_277 = select i1 %icmp_ln203_92, i256 %tmp_128, i256 %node_attr_1D_mat_15_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_277"/></StgValue>
</operation>

<operation id="2640" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:518  %select_ln203_278 = select i1 %icmp_ln203_92, i9 %xor_ln203_92, i9 %zext_ln203_404

]]></Node>
<StgValue><ssdm name="select_ln203_278"/></StgValue>
</operation>

<operation id="2641" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:519  %sub_ln203_278 = sub i9 255, %select_ln203_276

]]></Node>
<StgValue><ssdm name="sub_ln203_278"/></StgValue>
</operation>

<operation id="2642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:520  %zext_ln203_406 = zext i9 %select_ln203_278 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_406"/></StgValue>
</operation>

<operation id="2643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:521  %zext_ln203_407 = zext i9 %sub_ln203_278 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_407"/></StgValue>
</operation>

<operation id="2644" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:522  %lshr_ln203_216 = lshr i256 %select_ln203_277, %zext_ln203_406

]]></Node>
<StgValue><ssdm name="lshr_ln203_216"/></StgValue>
</operation>

<operation id="2645" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:523  %lshr_ln203_217 = lshr i256 -1, %zext_ln203_407

]]></Node>
<StgValue><ssdm name="lshr_ln203_217"/></StgValue>
</operation>

<operation id="2646" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:524  %and_ln203_92 = and i256 %lshr_ln203_216, %lshr_ln203_217

]]></Node>
<StgValue><ssdm name="and_ln203_92"/></StgValue>
</operation>

<operation id="2647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:525  %phi_input_4_V_30 = trunc i256 %and_ln203_92 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_30"/></StgValue>
</operation>

<operation id="2648" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:527  %node_attr_1D_mat_15_1_V_load_1 = load i256* %node_attr_1D_mat_15_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load_1"/></StgValue>
</operation>

<operation id="2649" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:528  %icmp_ln203_93 = icmp ugt i8 %tmp_67, %empty_100

]]></Node>
<StgValue><ssdm name="icmp_ln203_93"/></StgValue>
</operation>

<operation id="2650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:529  %zext_ln203_408 = zext i8 %tmp_67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_408"/></StgValue>
</operation>

<operation id="2651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:530  %zext_ln203_409 = zext i8 %empty_100 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_409"/></StgValue>
</operation>

<operation id="2652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:531  %tmp_129 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_1_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2653" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:532  %sub_ln203_279 = sub i9 %zext_ln203_408, %zext_ln203_409

]]></Node>
<StgValue><ssdm name="sub_ln203_279"/></StgValue>
</operation>

<operation id="2654" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:533  %xor_ln203_93 = xor i9 %zext_ln203_408, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_93"/></StgValue>
</operation>

<operation id="2655" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:534  %sub_ln203_280 = sub i9 %zext_ln203_409, %zext_ln203_408

]]></Node>
<StgValue><ssdm name="sub_ln203_280"/></StgValue>
</operation>

<operation id="2656" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:535  %select_ln203_279 = select i1 %icmp_ln203_93, i9 %sub_ln203_279, i9 %sub_ln203_280

]]></Node>
<StgValue><ssdm name="select_ln203_279"/></StgValue>
</operation>

<operation id="2657" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:536  %select_ln203_280 = select i1 %icmp_ln203_93, i256 %tmp_129, i256 %node_attr_1D_mat_15_1_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_280"/></StgValue>
</operation>

<operation id="2658" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:537  %select_ln203_281 = select i1 %icmp_ln203_93, i9 %xor_ln203_93, i9 %zext_ln203_408

]]></Node>
<StgValue><ssdm name="select_ln203_281"/></StgValue>
</operation>

<operation id="2659" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:538  %sub_ln203_281 = sub i9 255, %select_ln203_279

]]></Node>
<StgValue><ssdm name="sub_ln203_281"/></StgValue>
</operation>

<operation id="2660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:539  %zext_ln203_410 = zext i9 %select_ln203_281 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_410"/></StgValue>
</operation>

<operation id="2661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:540  %zext_ln203_411 = zext i9 %sub_ln203_281 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_411"/></StgValue>
</operation>

<operation id="2662" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:541  %lshr_ln203_218 = lshr i256 %select_ln203_280, %zext_ln203_410

]]></Node>
<StgValue><ssdm name="lshr_ln203_218"/></StgValue>
</operation>

<operation id="2663" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:542  %lshr_ln203_219 = lshr i256 -1, %zext_ln203_411

]]></Node>
<StgValue><ssdm name="lshr_ln203_219"/></StgValue>
</operation>

<operation id="2664" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:543  %and_ln203_93 = and i256 %lshr_ln203_218, %lshr_ln203_219

]]></Node>
<StgValue><ssdm name="and_ln203_93"/></StgValue>
</operation>

<operation id="2665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:544  %phi_input_1_V_30 = trunc i256 %and_ln203_93 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_30"/></StgValue>
</operation>

<operation id="2666" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:546  %node_attr_1D_mat_15_2_V_load = load i256* %node_attr_1D_mat_15_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load"/></StgValue>
</operation>

<operation id="2667" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:547  %icmp_ln203_94 = icmp ugt i8 %tmp_65, %empty_98

]]></Node>
<StgValue><ssdm name="icmp_ln203_94"/></StgValue>
</operation>

<operation id="2668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:548  %zext_ln203_412 = zext i8 %tmp_65 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_412"/></StgValue>
</operation>

<operation id="2669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:549  %zext_ln203_413 = zext i8 %empty_98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_413"/></StgValue>
</operation>

<operation id="2670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:550  %tmp_130 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2671" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:551  %sub_ln203_282 = sub i9 %zext_ln203_412, %zext_ln203_413

]]></Node>
<StgValue><ssdm name="sub_ln203_282"/></StgValue>
</operation>

<operation id="2672" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:552  %xor_ln203_94 = xor i9 %zext_ln203_412, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_94"/></StgValue>
</operation>

<operation id="2673" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:553  %sub_ln203_283 = sub i9 %zext_ln203_413, %zext_ln203_412

]]></Node>
<StgValue><ssdm name="sub_ln203_283"/></StgValue>
</operation>

<operation id="2674" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:554  %select_ln203_282 = select i1 %icmp_ln203_94, i9 %sub_ln203_282, i9 %sub_ln203_283

]]></Node>
<StgValue><ssdm name="select_ln203_282"/></StgValue>
</operation>

<operation id="2675" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:555  %select_ln203_283 = select i1 %icmp_ln203_94, i256 %tmp_130, i256 %node_attr_1D_mat_15_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_283"/></StgValue>
</operation>

<operation id="2676" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:556  %select_ln203_284 = select i1 %icmp_ln203_94, i9 %xor_ln203_94, i9 %zext_ln203_412

]]></Node>
<StgValue><ssdm name="select_ln203_284"/></StgValue>
</operation>

<operation id="2677" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:557  %sub_ln203_284 = sub i9 255, %select_ln203_282

]]></Node>
<StgValue><ssdm name="sub_ln203_284"/></StgValue>
</operation>

<operation id="2678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:558  %zext_ln203_414 = zext i9 %select_ln203_284 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_414"/></StgValue>
</operation>

<operation id="2679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %zext_ln203_415 = zext i9 %sub_ln203_284 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_415"/></StgValue>
</operation>

<operation id="2680" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:560  %lshr_ln203_220 = lshr i256 %select_ln203_283, %zext_ln203_414

]]></Node>
<StgValue><ssdm name="lshr_ln203_220"/></StgValue>
</operation>

<operation id="2681" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:561  %lshr_ln203_221 = lshr i256 -1, %zext_ln203_415

]]></Node>
<StgValue><ssdm name="lshr_ln203_221"/></StgValue>
</operation>

<operation id="2682" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:562  %and_ln203_94 = and i256 %lshr_ln203_220, %lshr_ln203_221

]]></Node>
<StgValue><ssdm name="and_ln203_94"/></StgValue>
</operation>

<operation id="2683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:563  %phi_input_5_V_30 = trunc i256 %and_ln203_94 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_30"/></StgValue>
</operation>

<operation id="2684" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:565  %node_attr_1D_mat_15_2_V_load_1 = load i256* %node_attr_1D_mat_15_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load_1"/></StgValue>
</operation>

<operation id="2685" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:566  %icmp_ln203_95 = icmp ugt i8 %tmp_67, %empty_100

]]></Node>
<StgValue><ssdm name="icmp_ln203_95"/></StgValue>
</operation>

<operation id="2686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:567  %zext_ln203_416 = zext i8 %tmp_67 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_416"/></StgValue>
</operation>

<operation id="2687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:568  %zext_ln203_417 = zext i8 %empty_100 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_417"/></StgValue>
</operation>

<operation id="2688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:569  %tmp_131 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_2_V_load_1, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2689" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:570  %sub_ln203_285 = sub i9 %zext_ln203_416, %zext_ln203_417

]]></Node>
<StgValue><ssdm name="sub_ln203_285"/></StgValue>
</operation>

<operation id="2690" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:571  %xor_ln203_95 = xor i9 %zext_ln203_416, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_95"/></StgValue>
</operation>

<operation id="2691" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:572  %sub_ln203_286 = sub i9 %zext_ln203_417, %zext_ln203_416

]]></Node>
<StgValue><ssdm name="sub_ln203_286"/></StgValue>
</operation>

<operation id="2692" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:573  %select_ln203_285 = select i1 %icmp_ln203_95, i9 %sub_ln203_285, i9 %sub_ln203_286

]]></Node>
<StgValue><ssdm name="select_ln203_285"/></StgValue>
</operation>

<operation id="2693" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:574  %select_ln203_286 = select i1 %icmp_ln203_95, i256 %tmp_131, i256 %node_attr_1D_mat_15_2_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_286"/></StgValue>
</operation>

<operation id="2694" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:575  %select_ln203_287 = select i1 %icmp_ln203_95, i9 %xor_ln203_95, i9 %zext_ln203_416

]]></Node>
<StgValue><ssdm name="select_ln203_287"/></StgValue>
</operation>

<operation id="2695" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:576  %sub_ln203_287 = sub i9 255, %select_ln203_285

]]></Node>
<StgValue><ssdm name="sub_ln203_287"/></StgValue>
</operation>

<operation id="2696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:577  %zext_ln203_418 = zext i9 %select_ln203_287 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_418"/></StgValue>
</operation>

<operation id="2697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:578  %zext_ln203_419 = zext i9 %sub_ln203_287 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_419"/></StgValue>
</operation>

<operation id="2698" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:579  %lshr_ln203_222 = lshr i256 %select_ln203_286, %zext_ln203_418

]]></Node>
<StgValue><ssdm name="lshr_ln203_222"/></StgValue>
</operation>

<operation id="2699" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:580  %lshr_ln203_223 = lshr i256 -1, %zext_ln203_419

]]></Node>
<StgValue><ssdm name="lshr_ln203_223"/></StgValue>
</operation>

<operation id="2700" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:581  %and_ln203_95 = and i256 %lshr_ln203_222, %lshr_ln203_223

]]></Node>
<StgValue><ssdm name="and_ln203_95"/></StgValue>
</operation>

<operation id="2701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:582  %phi_input_2_V_30 = trunc i256 %and_ln203_95 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="2702" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2703" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2704" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2705" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2706" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2707" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2708" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2709" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2710" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2711" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2712" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2713" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2714" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2715" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2716" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2717" st_id="8" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2718" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2719" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2720" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2721" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2722" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2723" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2724" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2725" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2726" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2727" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2728" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2729" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2730" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2731" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2732" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2733" st_id="9" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2734" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2735" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2736" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2737" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2738" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2739" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2740" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2741" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2742" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2743" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2744" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2745" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2746" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2747" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2748" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2749" st_id="10" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2750" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2751" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2752" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2753" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2754" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2755" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2756" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2757" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2758" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2759" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2760" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2761" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2762" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2763" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2764" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2765" st_id="11" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2766" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2767" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2768" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2769" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2770" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2771" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2772" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2773" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2774" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2775" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2776" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2777" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2778" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2779" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2780" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2781" st_id="12" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2782" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2783" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2784" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2785" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2786" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2787" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2788" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2789" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2790" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2791" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2792" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2793" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2794" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2795" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2796" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2797" st_id="13" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2798" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2799" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2800" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2801" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2802" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2803" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2804" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2805" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2806" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2807" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2808" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2809" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2810" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2811" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2812" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2813" st_id="14" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2814" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2815" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2816" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2817" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2818" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2819" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2820" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2821" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2822" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2823" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2824" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2825" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2826" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2827" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2828" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2829" st_id="15" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2830" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %call_ret32 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="call_ret32"/></StgValue>
</operation>

<operation id="2831" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:143  %edge_update_0_V = extractvalue { i16, i16, i16, i16 } %call_ret32, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2832" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:144  %edge_update_1_V = extractvalue { i16, i16, i16, i16 } %call_ret32, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V"/></StgValue>
</operation>

<operation id="2833" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:145  %edge_update_2_V = extractvalue { i16, i16, i16, i16 } %call_ret32, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V"/></StgValue>
</operation>

<operation id="2834" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:146  %edge_update_3_V = extractvalue { i16, i16, i16, i16 } %call_ret32, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V"/></StgValue>
</operation>

<operation id="2835" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:292  %call_ret33 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_16, i16 %phi_input_1_V_16, i16 %phi_input_2_V_16, i16 %phi_input_3_V_16, i16 %phi_input_4_V_16, i16 %phi_input_5_V_16, i16 %phi_input_6_V_16, i16 %phi_input_7_V_1, i16 %phi_input_8_V_1, i16 %phi_input_9_V_1)

]]></Node>
<StgValue><ssdm name="call_ret33"/></StgValue>
</operation>

<operation id="2836" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:293  %edge_update_0_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret33, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_1"/></StgValue>
</operation>

<operation id="2837" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:294  %edge_update_1_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret33, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_1"/></StgValue>
</operation>

<operation id="2838" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:295  %edge_update_2_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret33, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_1"/></StgValue>
</operation>

<operation id="2839" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:296  %edge_update_3_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret33, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_1"/></StgValue>
</operation>

<operation id="2840" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:441  %call_ret34 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_17, i16 %phi_input_1_V_17, i16 %phi_input_2_V_17, i16 %phi_input_3_V_17, i16 %phi_input_4_V_17, i16 %phi_input_5_V_17, i16 %phi_input_6_V_17, i16 %phi_input_7_V_2, i16 %phi_input_8_V_2, i16 %phi_input_9_V_2)

]]></Node>
<StgValue><ssdm name="call_ret34"/></StgValue>
</operation>

<operation id="2841" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:442  %edge_update_0_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret34, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_2"/></StgValue>
</operation>

<operation id="2842" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:443  %edge_update_1_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret34, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_2"/></StgValue>
</operation>

<operation id="2843" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:444  %edge_update_2_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret34, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_2"/></StgValue>
</operation>

<operation id="2844" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:445  %edge_update_3_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret34, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_2"/></StgValue>
</operation>

<operation id="2845" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:590  %call_ret35 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_18, i16 %phi_input_1_V_18, i16 %phi_input_2_V_18, i16 %phi_input_3_V_18, i16 %phi_input_4_V_18, i16 %phi_input_5_V_18, i16 %phi_input_6_V_18, i16 %phi_input_7_V_3, i16 %phi_input_8_V_3, i16 %phi_input_9_V_3)

]]></Node>
<StgValue><ssdm name="call_ret35"/></StgValue>
</operation>

<operation id="2846" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:591  %edge_update_0_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret35, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_3"/></StgValue>
</operation>

<operation id="2847" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:592  %edge_update_1_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret35, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_3"/></StgValue>
</operation>

<operation id="2848" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:593  %edge_update_2_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret35, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_3"/></StgValue>
</operation>

<operation id="2849" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:594  %edge_update_3_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret35, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_3"/></StgValue>
</operation>

<operation id="2850" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:739  %call_ret36 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_19, i16 %phi_input_1_V_19, i16 %phi_input_2_V_19, i16 %phi_input_3_V_19, i16 %phi_input_4_V_19, i16 %phi_input_5_V_19, i16 %phi_input_6_V_19, i16 %phi_input_7_V_4, i16 %phi_input_8_V_4, i16 %phi_input_9_V_4)

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>

<operation id="2851" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:740  %edge_update_0_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret36, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_4"/></StgValue>
</operation>

<operation id="2852" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:741  %edge_update_1_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret36, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_4"/></StgValue>
</operation>

<operation id="2853" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:742  %edge_update_2_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret36, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_4"/></StgValue>
</operation>

<operation id="2854" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:743  %edge_update_3_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret36, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_4"/></StgValue>
</operation>

<operation id="2855" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:888  %call_ret37 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_20, i16 %phi_input_1_V_20, i16 %phi_input_2_V_20, i16 %phi_input_3_V_20, i16 %phi_input_4_V_20, i16 %phi_input_5_V_20, i16 %phi_input_6_V_20, i16 %phi_input_7_V_5, i16 %phi_input_8_V_5, i16 %phi_input_9_V_5)

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="2856" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:889  %edge_update_0_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret37, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_5"/></StgValue>
</operation>

<operation id="2857" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:890  %edge_update_1_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret37, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_5"/></StgValue>
</operation>

<operation id="2858" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:891  %edge_update_2_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret37, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_5"/></StgValue>
</operation>

<operation id="2859" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:892  %edge_update_3_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret37, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_5"/></StgValue>
</operation>

<operation id="2860" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1037  %call_ret38 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_21, i16 %phi_input_1_V_21, i16 %phi_input_2_V_21, i16 %phi_input_3_V_21, i16 %phi_input_4_V_21, i16 %phi_input_5_V_21, i16 %phi_input_6_V_21, i16 %phi_input_7_V_6, i16 %phi_input_8_V_6, i16 %phi_input_9_V_6)

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="2861" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1038  %edge_update_0_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret38, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_6"/></StgValue>
</operation>

<operation id="2862" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1039  %edge_update_1_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret38, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_6"/></StgValue>
</operation>

<operation id="2863" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1040  %edge_update_2_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret38, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_6"/></StgValue>
</operation>

<operation id="2864" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1041  %edge_update_3_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret38, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_6"/></StgValue>
</operation>

<operation id="2865" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1186  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_22, i16 %phi_input_1_V_22, i16 %phi_input_2_V_22, i16 %phi_input_3_V_22, i16 %phi_input_4_V_22, i16 %phi_input_5_V_22, i16 %phi_input_6_V_22, i16 %phi_input_7_V_7, i16 %phi_input_8_V_7, i16 %phi_input_9_V_7)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="2866" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1187  %edge_update_0_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret39, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_7"/></StgValue>
</operation>

<operation id="2867" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1188  %edge_update_1_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret39, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_7"/></StgValue>
</operation>

<operation id="2868" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1189  %edge_update_2_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret39, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_7"/></StgValue>
</operation>

<operation id="2869" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1190  %edge_update_3_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret39, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_7"/></StgValue>
</operation>

<operation id="2870" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1335  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_23, i16 %phi_input_1_V_23, i16 %phi_input_2_V_23, i16 %phi_input_3_V_23, i16 %phi_input_4_V_23, i16 %phi_input_5_V_23, i16 %phi_input_6_V_23, i16 %phi_input_7_V_8, i16 %phi_input_8_V_8, i16 %phi_input_9_V_8)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="2871" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1336  %edge_update_0_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret40, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_8"/></StgValue>
</operation>

<operation id="2872" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1337  %edge_update_1_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret40, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_8"/></StgValue>
</operation>

<operation id="2873" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1338  %edge_update_2_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret40, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_8"/></StgValue>
</operation>

<operation id="2874" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1339  %edge_update_3_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret40, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_8"/></StgValue>
</operation>

<operation id="2875" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1484  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_24, i16 %phi_input_1_V_24, i16 %phi_input_2_V_24, i16 %phi_input_3_V_24, i16 %phi_input_4_V_24, i16 %phi_input_5_V_24, i16 %phi_input_6_V_24, i16 %phi_input_7_V_9, i16 %phi_input_8_V_9, i16 %phi_input_9_V_9)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="2876" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1485  %edge_update_0_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret41, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_9"/></StgValue>
</operation>

<operation id="2877" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1486  %edge_update_1_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret41, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_9"/></StgValue>
</operation>

<operation id="2878" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1487  %edge_update_2_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret41, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_9"/></StgValue>
</operation>

<operation id="2879" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1488  %edge_update_3_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret41, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_9"/></StgValue>
</operation>

<operation id="2880" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1633  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_25, i16 %phi_input_1_V_25, i16 %phi_input_2_V_25, i16 %phi_input_3_V_25, i16 %phi_input_4_V_25, i16 %phi_input_5_V_25, i16 %phi_input_6_V_25, i16 %phi_input_7_V_10, i16 %phi_input_8_V_10, i16 %phi_input_9_V_10)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="2881" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1634  %edge_update_0_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret42, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2882" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1635  %edge_update_1_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret42, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_11"/></StgValue>
</operation>

<operation id="2883" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1636  %edge_update_2_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret42, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_11"/></StgValue>
</operation>

<operation id="2884" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1637  %edge_update_3_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret42, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_11"/></StgValue>
</operation>

<operation id="2885" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1782  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_26, i16 %phi_input_1_V_26, i16 %phi_input_2_V_26, i16 %phi_input_3_V_26, i16 %phi_input_4_V_26, i16 %phi_input_5_V_26, i16 %phi_input_6_V_26, i16 %phi_input_7_V_11, i16 %phi_input_8_V_11, i16 %phi_input_9_V_11)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="2886" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1783  %edge_update_0_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret43, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_10"/></StgValue>
</operation>

<operation id="2887" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1784  %edge_update_1_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret43, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_10"/></StgValue>
</operation>

<operation id="2888" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1785  %edge_update_2_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret43, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_10"/></StgValue>
</operation>

<operation id="2889" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="64">
<![CDATA[
edge_loop_1:1786  %edge_update_3_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret43, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_10"/></StgValue>
</operation>

<operation id="2890" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_27, i16 %phi_input_1_V_27, i16 %phi_input_2_V_27, i16 %phi_input_3_V_27, i16 %phi_input_4_V_27, i16 %phi_input_5_V_27, i16 %phi_input_6_V_27, i16 %phi_input_7_V_12, i16 %phi_input_8_V_12, i16 %phi_input_9_V_12)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="2891" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:137  %edge_update_0_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret44, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2892" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:138  %edge_update_1_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret44, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_12"/></StgValue>
</operation>

<operation id="2893" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:139  %edge_update_2_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret44, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_12"/></StgValue>
</operation>

<operation id="2894" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:140  %edge_update_3_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret44, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_12"/></StgValue>
</operation>

<operation id="2895" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_28, i16 %phi_input_1_V_28, i16 %phi_input_2_V_28, i16 %phi_input_3_V_28, i16 %phi_input_4_V_28, i16 %phi_input_5_V_28, i16 %phi_input_6_V_28, i16 %phi_input_7_V_13, i16 %phi_input_8_V_13, i16 %phi_input_9_V_13)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="2896" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:286  %edge_update_0_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret45, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2897" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:287  %edge_update_1_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret45, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_13"/></StgValue>
</operation>

<operation id="2898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:288  %edge_update_2_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret45, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_13"/></StgValue>
</operation>

<operation id="2899" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:289  %edge_update_3_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret45, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_13"/></StgValue>
</operation>

<operation id="2900" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_29, i16 %phi_input_1_V_29, i16 %phi_input_2_V_29, i16 %phi_input_3_V_29, i16 %phi_input_4_V_29, i16 %phi_input_5_V_29, i16 %phi_input_6_V_29, i16 %phi_input_7_V_14, i16 %phi_input_8_V_14, i16 %phi_input_9_V_14)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="2901" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:435  %edge_update_0_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret46, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2902" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:436  %edge_update_1_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret46, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_14"/></StgValue>
</operation>

<operation id="2903" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:437  %edge_update_2_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret46, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_14"/></StgValue>
</operation>

<operation id="2904" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:438  %edge_update_3_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret46, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_14"/></StgValue>
</operation>

<operation id="2905" st_id="16" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:583  %call_ret = call fastcc { i16, i16, i16, i16 } @"dense_mult_3lyr<ap_fixed,ap_fixed<16,8,5,3,0>,config7>"(i16 %phi_input_0_V_30, i16 %phi_input_1_V_30, i16 %phi_input_2_V_30, i16 %phi_input_3_V_30, i16 %phi_input_4_V_30, i16 %phi_input_5_V_30, i16 %phi_input_6_V_30, i16 %phi_input_7_V_15, i16 %phi_input_8_V_15, i16 %phi_input_9_V_15)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="2906" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:584  %edge_update_0_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2907" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:585  %edge_update_1_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="edge_update_1_V_15"/></StgValue>
</operation>

<operation id="2908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:586  %edge_update_2_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="edge_update_2_V_15"/></StgValue>
</operation>

<operation id="2909" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:587  %edge_update_3_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="edge_update_3_V_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2910" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
edge_loop_1:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln464"/></StgValue>
</operation>

<operation id="2911" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
edge_loop_1:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2912" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
edge_loop_1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln465"/></StgValue>
</operation>

<operation id="2913" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:147  %edge_update_1D_0_V_addr = getelementptr [13 x i16]* %edge_update_1D_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_0_V_addr"/></StgValue>
</operation>

<operation id="2914" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:148  store i16 %edge_update_0_V, i16* %edge_update_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2915" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:149  %edge_update_1D_1_V_addr = getelementptr [13 x i16]* %edge_update_1D_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_1_V_addr"/></StgValue>
</operation>

<operation id="2916" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:150  store i16 %edge_update_1_V, i16* %edge_update_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2917" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:151  %edge_update_1D_2_V_addr = getelementptr [13 x i16]* %edge_update_1D_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_2_V_addr"/></StgValue>
</operation>

<operation id="2918" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:152  store i16 %edge_update_2_V, i16* %edge_update_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2919" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:153  %edge_update_1D_3_V_addr = getelementptr [13 x i16]* %edge_update_1D_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_3_V_addr"/></StgValue>
</operation>

<operation id="2920" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:154  store i16 %edge_update_3_V, i16* %edge_update_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2921" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
edge_loop_1:155  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="2922" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:297  %edge_update_1D_4_V_addr = getelementptr [13 x i16]* %edge_update_1D_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_4_V_addr"/></StgValue>
</operation>

<operation id="2923" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:298  store i16 %edge_update_0_V_1, i16* %edge_update_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2924" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:299  %edge_update_1D_5_V_addr = getelementptr [13 x i16]* %edge_update_1D_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_5_V_addr"/></StgValue>
</operation>

<operation id="2925" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:300  store i16 %edge_update_1_V_1, i16* %edge_update_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2926" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:301  %edge_update_1D_6_V_addr = getelementptr [13 x i16]* %edge_update_1D_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_6_V_addr"/></StgValue>
</operation>

<operation id="2927" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:302  store i16 %edge_update_2_V_1, i16* %edge_update_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2928" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:303  %edge_update_1D_7_V_addr = getelementptr [13 x i16]* %edge_update_1D_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_7_V_addr"/></StgValue>
</operation>

<operation id="2929" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:304  store i16 %edge_update_3_V_1, i16* %edge_update_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2930" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:446  %edge_update_1D_8_V_addr = getelementptr [13 x i16]* %edge_update_1D_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_8_V_addr"/></StgValue>
</operation>

<operation id="2931" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:447  store i16 %edge_update_0_V_2, i16* %edge_update_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2932" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:448  %edge_update_1D_9_V_addr = getelementptr [13 x i16]* %edge_update_1D_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_9_V_addr"/></StgValue>
</operation>

<operation id="2933" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:449  store i16 %edge_update_1_V_2, i16* %edge_update_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2934" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:450  %edge_update_1D_10_V_addr = getelementptr [13 x i16]* %edge_update_1D_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_10_V_addr"/></StgValue>
</operation>

<operation id="2935" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:451  store i16 %edge_update_2_V_2, i16* %edge_update_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2936" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:452  %edge_update_1D_11_V_addr = getelementptr [13 x i16]* %edge_update_1D_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_11_V_addr"/></StgValue>
</operation>

<operation id="2937" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:453  store i16 %edge_update_3_V_2, i16* %edge_update_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2938" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:595  %edge_update_1D_12_V_addr = getelementptr [13 x i16]* %edge_update_1D_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_12_V_addr"/></StgValue>
</operation>

<operation id="2939" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:596  store i16 %edge_update_0_V_3, i16* %edge_update_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2940" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:597  %edge_update_1D_13_V_addr = getelementptr [13 x i16]* %edge_update_1D_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_13_V_addr"/></StgValue>
</operation>

<operation id="2941" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:598  store i16 %edge_update_1_V_3, i16* %edge_update_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2942" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:599  %edge_update_1D_14_V_addr = getelementptr [13 x i16]* %edge_update_1D_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_14_V_addr"/></StgValue>
</operation>

<operation id="2943" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:600  store i16 %edge_update_2_V_3, i16* %edge_update_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2944" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:601  %edge_update_1D_15_V_addr = getelementptr [13 x i16]* %edge_update_1D_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_15_V_addr"/></StgValue>
</operation>

<operation id="2945" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:602  store i16 %edge_update_3_V_3, i16* %edge_update_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2946" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:744  %edge_update_1D_16_V_addr = getelementptr [13 x i16]* %edge_update_1D_16_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_16_V_addr"/></StgValue>
</operation>

<operation id="2947" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:745  store i16 %edge_update_0_V_4, i16* %edge_update_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2948" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:746  %edge_update_1D_17_V_addr = getelementptr [13 x i16]* %edge_update_1D_17_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_17_V_addr"/></StgValue>
</operation>

<operation id="2949" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:747  store i16 %edge_update_1_V_4, i16* %edge_update_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2950" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:748  %edge_update_1D_18_V_addr = getelementptr [13 x i16]* %edge_update_1D_18_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_18_V_addr"/></StgValue>
</operation>

<operation id="2951" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:749  store i16 %edge_update_2_V_4, i16* %edge_update_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2952" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:750  %edge_update_1D_19_V_addr = getelementptr [13 x i16]* %edge_update_1D_19_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_19_V_addr"/></StgValue>
</operation>

<operation id="2953" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:751  store i16 %edge_update_3_V_4, i16* %edge_update_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2954" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:893  %edge_update_1D_20_V_addr = getelementptr [13 x i16]* %edge_update_1D_20_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_20_V_addr"/></StgValue>
</operation>

<operation id="2955" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:894  store i16 %edge_update_0_V_5, i16* %edge_update_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2956" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:895  %edge_update_1D_21_V_addr = getelementptr [13 x i16]* %edge_update_1D_21_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_21_V_addr"/></StgValue>
</operation>

<operation id="2957" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:896  store i16 %edge_update_1_V_5, i16* %edge_update_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2958" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:897  %edge_update_1D_22_V_addr = getelementptr [13 x i16]* %edge_update_1D_22_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_22_V_addr"/></StgValue>
</operation>

<operation id="2959" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:898  store i16 %edge_update_2_V_5, i16* %edge_update_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2960" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:899  %edge_update_1D_23_V_addr = getelementptr [13 x i16]* %edge_update_1D_23_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_23_V_addr"/></StgValue>
</operation>

<operation id="2961" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:900  store i16 %edge_update_3_V_5, i16* %edge_update_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2962" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1042  %edge_update_1D_24_V_addr = getelementptr [13 x i16]* %edge_update_1D_24_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_24_V_addr"/></StgValue>
</operation>

<operation id="2963" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1043  store i16 %edge_update_0_V_6, i16* %edge_update_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2964" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1044  %edge_update_1D_25_V_addr = getelementptr [13 x i16]* %edge_update_1D_25_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_25_V_addr"/></StgValue>
</operation>

<operation id="2965" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1045  store i16 %edge_update_1_V_6, i16* %edge_update_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2966" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1046  %edge_update_1D_26_V_addr = getelementptr [13 x i16]* %edge_update_1D_26_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_26_V_addr"/></StgValue>
</operation>

<operation id="2967" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1047  store i16 %edge_update_2_V_6, i16* %edge_update_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2968" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1048  %edge_update_1D_27_V_addr = getelementptr [13 x i16]* %edge_update_1D_27_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_27_V_addr"/></StgValue>
</operation>

<operation id="2969" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1049  store i16 %edge_update_3_V_6, i16* %edge_update_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2970" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1191  %edge_update_1D_28_V_addr = getelementptr [13 x i16]* %edge_update_1D_28_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_28_V_addr"/></StgValue>
</operation>

<operation id="2971" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1192  store i16 %edge_update_0_V_7, i16* %edge_update_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2972" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1193  %edge_update_1D_29_V_addr = getelementptr [13 x i16]* %edge_update_1D_29_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_29_V_addr"/></StgValue>
</operation>

<operation id="2973" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1194  store i16 %edge_update_1_V_7, i16* %edge_update_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2974" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1195  %edge_update_1D_30_V_addr = getelementptr [13 x i16]* %edge_update_1D_30_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_30_V_addr"/></StgValue>
</operation>

<operation id="2975" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1196  store i16 %edge_update_2_V_7, i16* %edge_update_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2976" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1197  %edge_update_1D_31_V_addr = getelementptr [13 x i16]* %edge_update_1D_31_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_31_V_addr"/></StgValue>
</operation>

<operation id="2977" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1198  store i16 %edge_update_3_V_7, i16* %edge_update_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2978" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1340  %edge_update_1D_32_V_addr = getelementptr [13 x i16]* %edge_update_1D_32_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_32_V_addr"/></StgValue>
</operation>

<operation id="2979" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1341  store i16 %edge_update_0_V_8, i16* %edge_update_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2980" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1342  %edge_update_1D_33_V_addr = getelementptr [13 x i16]* %edge_update_1D_33_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_33_V_addr"/></StgValue>
</operation>

<operation id="2981" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1343  store i16 %edge_update_1_V_8, i16* %edge_update_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2982" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1344  %edge_update_1D_34_V_addr = getelementptr [13 x i16]* %edge_update_1D_34_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_34_V_addr"/></StgValue>
</operation>

<operation id="2983" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1345  store i16 %edge_update_2_V_8, i16* %edge_update_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2984" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1346  %edge_update_1D_35_V_addr = getelementptr [13 x i16]* %edge_update_1D_35_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_35_V_addr"/></StgValue>
</operation>

<operation id="2985" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1347  store i16 %edge_update_3_V_8, i16* %edge_update_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2986" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1489  %edge_update_1D_36_V_addr = getelementptr [13 x i16]* %edge_update_1D_36_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_36_V_addr"/></StgValue>
</operation>

<operation id="2987" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1490  store i16 %edge_update_0_V_9, i16* %edge_update_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2988" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1491  %edge_update_1D_37_V_addr = getelementptr [13 x i16]* %edge_update_1D_37_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_37_V_addr"/></StgValue>
</operation>

<operation id="2989" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1492  store i16 %edge_update_1_V_9, i16* %edge_update_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2990" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1493  %edge_update_1D_38_V_addr = getelementptr [13 x i16]* %edge_update_1D_38_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_38_V_addr"/></StgValue>
</operation>

<operation id="2991" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1494  store i16 %edge_update_2_V_9, i16* %edge_update_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2992" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1495  %edge_update_1D_39_V_addr = getelementptr [13 x i16]* %edge_update_1D_39_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_39_V_addr"/></StgValue>
</operation>

<operation id="2993" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1496  store i16 %edge_update_3_V_9, i16* %edge_update_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2994" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1638  %edge_update_1D_40_V_addr = getelementptr [13 x i16]* %edge_update_1D_40_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_40_V_addr"/></StgValue>
</operation>

<operation id="2995" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1639  store i16 %edge_update_0_V_11, i16* %edge_update_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2996" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1640  %edge_update_1D_41_V_addr = getelementptr [13 x i16]* %edge_update_1D_41_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_41_V_addr"/></StgValue>
</operation>

<operation id="2997" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1641  store i16 %edge_update_1_V_11, i16* %edge_update_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="2998" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1642  %edge_update_1D_42_V_addr = getelementptr [13 x i16]* %edge_update_1D_42_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_42_V_addr"/></StgValue>
</operation>

<operation id="2999" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1643  store i16 %edge_update_2_V_11, i16* %edge_update_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3000" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1644  %edge_update_1D_43_V_addr = getelementptr [13 x i16]* %edge_update_1D_43_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_43_V_addr"/></StgValue>
</operation>

<operation id="3001" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1645  store i16 %edge_update_3_V_11, i16* %edge_update_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3002" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1787  %edge_update_1D_44_V_addr = getelementptr [13 x i16]* %edge_update_1D_44_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_44_V_addr"/></StgValue>
</operation>

<operation id="3003" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1788  store i16 %edge_update_0_V_10, i16* %edge_update_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3004" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1789  %edge_update_1D_45_V_addr = getelementptr [13 x i16]* %edge_update_1D_45_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_45_V_addr"/></StgValue>
</operation>

<operation id="3005" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1790  store i16 %edge_update_1_V_10, i16* %edge_update_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3006" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1791  %edge_update_1D_46_V_addr = getelementptr [13 x i16]* %edge_update_1D_46_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_46_V_addr"/></StgValue>
</operation>

<operation id="3007" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1792  store i16 %edge_update_2_V_10, i16* %edge_update_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3008" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1793  %edge_update_1D_47_V_addr = getelementptr [13 x i16]* %edge_update_1D_47_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_47_V_addr"/></StgValue>
</operation>

<operation id="3009" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1794  store i16 %edge_update_3_V_10, i16* %edge_update_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3010" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
edge_loop_1:1797  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="3011" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:141  %edge_update_1D_48_V_addr = getelementptr [12 x i16]* %edge_update_1D_48_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_48_V_addr"/></StgValue>
</operation>

<operation id="3012" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:142  store i16 %edge_update_0_V_12, i16* %edge_update_1D_48_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3013" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:143  %edge_update_1D_49_V_addr = getelementptr [12 x i16]* %edge_update_1D_49_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_49_V_addr"/></StgValue>
</operation>

<operation id="3014" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:144  store i16 %edge_update_1_V_12, i16* %edge_update_1D_49_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3015" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:145  %edge_update_1D_50_V_addr = getelementptr [12 x i16]* %edge_update_1D_50_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_50_V_addr"/></StgValue>
</operation>

<operation id="3016" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:146  store i16 %edge_update_2_V_12, i16* %edge_update_1D_50_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:147  %edge_update_1D_51_V_addr = getelementptr [12 x i16]* %edge_update_1D_51_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_51_V_addr"/></StgValue>
</operation>

<operation id="3018" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:148  store i16 %edge_update_3_V_12, i16* %edge_update_1D_51_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:290  %edge_update_1D_52_V_addr = getelementptr [12 x i16]* %edge_update_1D_52_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_52_V_addr"/></StgValue>
</operation>

<operation id="3020" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:291  store i16 %edge_update_0_V_13, i16* %edge_update_1D_52_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:292  %edge_update_1D_53_V_addr = getelementptr [12 x i16]* %edge_update_1D_53_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_53_V_addr"/></StgValue>
</operation>

<operation id="3022" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:293  store i16 %edge_update_1_V_13, i16* %edge_update_1D_53_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3023" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:294  %edge_update_1D_54_V_addr = getelementptr [12 x i16]* %edge_update_1D_54_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_54_V_addr"/></StgValue>
</operation>

<operation id="3024" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:295  store i16 %edge_update_2_V_13, i16* %edge_update_1D_54_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:296  %edge_update_1D_55_V_addr = getelementptr [12 x i16]* %edge_update_1D_55_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_55_V_addr"/></StgValue>
</operation>

<operation id="3026" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:297  store i16 %edge_update_3_V_13, i16* %edge_update_1D_55_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:439  %edge_update_1D_56_V_addr = getelementptr [12 x i16]* %edge_update_1D_56_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_56_V_addr"/></StgValue>
</operation>

<operation id="3028" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:440  store i16 %edge_update_0_V_14, i16* %edge_update_1D_56_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:441  %edge_update_1D_57_V_addr = getelementptr [12 x i16]* %edge_update_1D_57_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_57_V_addr"/></StgValue>
</operation>

<operation id="3030" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:442  store i16 %edge_update_1_V_14, i16* %edge_update_1D_57_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:443  %edge_update_1D_58_V_addr = getelementptr [12 x i16]* %edge_update_1D_58_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_58_V_addr"/></StgValue>
</operation>

<operation id="3032" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:444  store i16 %edge_update_2_V_14, i16* %edge_update_1D_58_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:445  %edge_update_1D_59_V_addr = getelementptr [12 x i16]* %edge_update_1D_59_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_59_V_addr"/></StgValue>
</operation>

<operation id="3034" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:446  store i16 %edge_update_3_V_14, i16* %edge_update_1D_59_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:588  %edge_update_1D_60_V_addr = getelementptr [12 x i16]* %edge_update_1D_60_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_60_V_addr"/></StgValue>
</operation>

<operation id="3036" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:589  store i16 %edge_update_0_V_15, i16* %edge_update_1D_60_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:590  %edge_update_1D_61_V_addr = getelementptr [12 x i16]* %edge_update_1D_61_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_61_V_addr"/></StgValue>
</operation>

<operation id="3038" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:591  store i16 %edge_update_1_V_15, i16* %edge_update_1D_61_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3039" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:592  %edge_update_1D_62_V_addr = getelementptr [12 x i16]* %edge_update_1D_62_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_62_V_addr"/></StgValue>
</operation>

<operation id="3040" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:593  store i16 %edge_update_2_V_15, i16* %edge_update_1D_62_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:594  %edge_update_1D_63_V_addr = getelementptr [12 x i16]* %edge_update_1D_63_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_63_V_addr"/></StgValue>
</operation>

<operation id="3042" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:595  store i16 %edge_update_3_V_15, i16* %edge_update_1D_63_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="3043" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop13.preheader.i.12:597  br label %edge_loop_1

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="3044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="0">
<![CDATA[
edgeblock_dataflow<ap_fixed<16, 8, 5, 3, 0>, ap_uint<16>, ap_fixed<16, 8, 5, 3, 0>, config7>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln888"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
