<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\mtatsumi\my_designs\test\impl_1\synlog\test_impl_1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>clk_gen|clk_48mhz_inferred_clock</data>
<data>200.0 MHz</data>
<data>115.2 MHz</data>
<data>-3.680</data>
</row>
<row>
<data>clk_gen|clk_divided_derived_clock</data>
<data>200.0 MHz</data>
<data>186.2 MHz</data>
<data>-0.744</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>78.0 MHz</data>
<data>-7.816</data>
</row>
</report_table>
