5 18 1fd81 4 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate21.vcd) 2 -o (generate21.cdd) 2 -v (generate21.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate21.v 9 30 1 
1 a 1 11 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 11 70007 1 0 0 0 1 17 0 1 0 0 1 0
3 0 foo "main.x" 0 generate21.v 34 48 1 
1 a 3 35 d 1 0 0 0 1 17 1 1 0 1 0 0
1 select 4 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
3 1 foo.U "main.x.U" 0 generate21.v 41 43 1 
2 1 42 42 42 90009 0 1 1410 0 0 1 1 b
2 2 42 42 42 d000d 2 1 100c 0 0 1 1 a
2 3 42 42 42 9000d 3 36 e 2 1
1 b 5 42 60009 1 0 0 0 1 17 1 1 0 1 0 0
4 3 f 3 3 3
3 0 foo "main.y" 0 generate21.v 34 48 1 
1 a 6 35 d 1 0 0 0 1 17 1 1 0 0 1 0
1 select 7 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
3 1 foo.V "main.y.V" 0 generate21.v 43 45 1 
2 4 44 44 44 90009 0 1 1410 0 0 1 1 c
2 5 44 44 44 e000e 2 1 100c 0 0 1 1 a
2 6 44 44 44 d000e 2 1b 100c 5 0 1 18 0 1 1 1 0 0
2 7 44 44 44 9000e 3 36 e 6 4
1 c 8 44 60009 1 0 0 0 1 17 1 1 0 1 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 generate21.v 16 28 1 
