

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1'
================================================================
* Date:           Fri Mar 10 17:36:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.448 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      322|      322|  16.100 us|  16.100 us|  322|  322|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_854_1  |      320|      320|         6|          5|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     335|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     167|    -|
|Register         |        -|    -|      54|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      54|     502|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln854_fu_266_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln855_fu_292_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln856_fu_303_p2   |         +|   0|  0|  17|          10|           1|
    |add_ln857_fu_319_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln861_fu_329_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln862_fu_370_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln866_fu_380_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln867_fu_490_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln871_fu_500_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln872_fu_602_p2   |         +|   0|  0|  17|          10|           4|
    |sub_ln875_fu_390_p2   |         -|   0|  0|  26|          18|          19|
    |sub_ln876_fu_510_p2   |         -|   0|  0|  26|          18|          19|
    |sub_ln877_fu_612_p2   |         -|   0|  0|  26|          18|          19|
    |sub_ln878_fu_698_p2   |         -|   0|  0|  26|          18|          19|
    |icmp_ln854_fu_260_p2  |      icmp|   0|  0|  11|           7|           8|
    |or_ln860_fu_418_p2    |        or|   0|  0|   8|           8|           1|
    |or_ln863_fu_460_p2    |        or|   0|  0|   9|           9|           9|
    |or_ln865_fu_531_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln868_fu_572_p2    |        or|   0|  0|   9|           9|           9|
    |or_ln870_fu_633_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln872_fu_670_p2    |        or|   0|  0|   9|           9|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 335|         228|         150|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |a_address0                   |  21|          5|   10|         50|
    |a_d0                         |  21|          5|   19|         95|
    |ap_NS_fsm                    |  25|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_30        |   9|          2|    7|         14|
    |buf_r_address0               |  25|          6|   10|         60|
    |buf_r_address1               |  21|          5|   10|         50|
    |i_fu_116                     |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 167|         39|   68|        297|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln855_reg_730            |  10|   0|   10|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_116                     |   7|   0|    7|          0|
    |icmp_ln854_reg_720           |   1|   0|    1|          0|
    |reg_244                      |   8|   0|    8|          0|
    |reg_248                      |   8|   0|    8|          0|
    |shl_ln_reg_771               |   6|   0|    8|          2|
    |trunc_ln855_reg_724          |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  54|   0|   56|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1|  return value|
|buf_r_address0  |  out|   10|   ap_memory|                                                                    buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                                                    buf_r|         array|
|buf_r_q0        |   in|    8|   ap_memory|                                                                    buf_r|         array|
|buf_r_address1  |  out|   10|   ap_memory|                                                                    buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                                                    buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                                                                    buf_r|         array|
|a_offset        |   in|    2|     ap_none|                                                                 a_offset|        scalar|
|a_address0      |  out|   10|   ap_memory|                                                                        a|         array|
|a_ce0           |  out|    1|   ap_memory|                                                                        a|         array|
|a_we0           |  out|    1|   ap_memory|                                                                        a|         array|
|a_d0            |  out|   19|   ap_memory|                                                                        a|         array|
+----------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

