{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559170002801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559170002807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 18:46:42 2019 " "Processing started: Wed May 29 18:46:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559170002807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170002807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170002807 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Analysis & Synthesis" 0 -1 1559170003500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559170003564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559170003565 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "altera_europa_support.vhd " "Can't analyze file -- file altera_europa_support.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1559170014556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sdram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios_sdram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_SDRAM " "Found entity 1: NIOS_SDRAM" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170014578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170014578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_SDRAM " "Elaborating entity \"NIOS_SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559170014655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_nios.vhd 30 15 " "Using design file sdram_nios.vhd, which is not specified as a design file for the current project, but contains definitions for 30 design units and 15 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_s1_arbitrator-europa " "Found design unit 1: LED_s1_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_jtag_debug_module_arbitrator-europa " "Found design unit 2: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_data_master_arbitrator-europa " "Found design unit 3: cpu_0_data_master_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 720 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_instruction_master_arbitrator-europa " "Found design unit 4: cpu_0_instruction_master_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 956 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 epcs_flash_controller_0_epcs_control_port_arbitrator-europa " "Found design unit 5: epcs_flash_controller_0_epcs_control_port_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Found design unit 6: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1595 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa " "Found design unit 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1835 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa " "Found design unit 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sdram_0_s1_arbitrator-europa " "Found design unit 9: sdram_0_s1_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2612 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 tri_state_bridge_0_avalon_slave_arbitrator-europa " "Found design unit 10: tri_state_bridge_0_avalon_slave_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 tri_state_bridge_0_bridge_arbitrator-europa " "Found design unit 11: tri_state_bridge_0_bridge_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3669 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SDRAM_NIOS_reset_clk_domain_synch_module-europa " "Found design unit 12: SDRAM_NIOS_reset_clk_domain_synch_module-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3703 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SDRAM_NIOS-europa " "Found design unit 13: SDRAM_NIOS-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3784 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cfi_flash_0_lane0_module-europa " "Found design unit 14: cfi_flash_0_lane0_module-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 5157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cfi_flash_0-europa " "Found design unit 15: cfi_flash_0-europa" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 5254 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_s1_arbitrator " "Found entity 1: LED_s1_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_jtag_debug_module_arbitrator " "Found entity 2: cpu_0_jtag_debug_module_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_data_master_arbitrator " "Found entity 3: cpu_0_data_master_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_instruction_master_arbitrator " "Found entity 4: cpu_0_instruction_master_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "5 epcs_flash_controller_0_epcs_control_port_arbitrator " "Found entity 5: epcs_flash_controller_0_epcs_control_port_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 6: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "7 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Found entity 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "8 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Found entity 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "9 sdram_0_s1_arbitrator " "Found entity 9: sdram_0_s1_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "10 tri_state_bridge_0_avalon_slave_arbitrator " "Found entity 10: tri_state_bridge_0_avalon_slave_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "11 tri_state_bridge_0_bridge_arbitrator " "Found entity 11: tri_state_bridge_0_bridge_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3665 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDRAM_NIOS_reset_clk_domain_synch_module " "Found entity 12: SDRAM_NIOS_reset_clk_domain_synch_module" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDRAM_NIOS " "Found entity 13: SDRAM_NIOS" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "14 cfi_flash_0_lane0_module " "Found entity 14: cfi_flash_0_lane0_module" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 5141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""} { "Info" "ISGN_ENTITY_NAME" "15 cfi_flash_0 " "Found entity 15: cfi_flash_0" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 5240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170015412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_NIOS SDRAM_NIOS:inst5 " "Elaborating entity \"SDRAM_NIOS\" for hierarchy \"SDRAM_NIOS:inst5\"" {  } { { "NIOS_SDRAM.bdf" "inst5" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_s1_arbitrator SDRAM_NIOS:inst5\|LED_s1_arbitrator:the_LED_s1 " "Elaborating entity \"LED_s1_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|LED_s1_arbitrator:the_LED_s1\"" {  } { { "sdram_nios.vhd" "the_LED_s1" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015514 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_LED_s1 sdram_nios.vhd(52) " "VHDL Signal Declaration warning at sdram_nios.vhd(52): used implicit default value for signal \"cpu_0_data_master_read_data_valid_LED_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170015515 "|NIOS_SDRAM|SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015516 "|NIOS_SDRAM|SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015517 "|NIOS_SDRAM|SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "led.vhd 2 1 " "Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-europa " "Found design unit 1: LED-europa" {  } { { "led.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/led.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015577 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "led.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/led.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170015577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED SDRAM_NIOS:inst5\|LED:the_LED " "Elaborating entity \"LED\" for hierarchy \"SDRAM_NIOS:inst5\|LED:the_LED\"" {  } { { "sdram_nios.vhd" "the_LED" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015579 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015581 "|NIOS_SDRAM|SDRAM_NIOS:inst5|LED:the_LED"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015581 "|NIOS_SDRAM|SDRAM_NIOS:inst5|LED:the_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator SDRAM_NIOS:inst5\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "sdram_nios.vhd" "the_cpu_0_jtag_debug_module" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015601 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module sdram_nios.vhd(289) " "VHDL Signal Declaration warning at sdram_nios.vhd(289): used implicit default value for signal \"cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 289 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170015602 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module sdram_nios.vhd(293) " "VHDL Signal Declaration warning at sdram_nios.vhd(293): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170015602 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015604 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015604 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator SDRAM_NIOS:inst5\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "sdram_nios.vhd" "the_cpu_0_data_master" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015637 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015647 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015648 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator SDRAM_NIOS:inst5\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "sdram_nios.vhd" "the_cpu_0_instruction_master" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015686 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015689 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015690 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.vhd 44 22 " "Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_register_bank_a_module-europa " "Found design unit 1: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_register_bank_b_module-europa " "Found design unit 2: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_nios2_oci_debug-europa " "Found design unit 3: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_nios2_ocimem-europa " "Found design unit 5: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 509 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_nios2_avalon_reg-europa " "Found design unit 6: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 670 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_nios2_oci_break-europa " "Found design unit 7: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 774 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_nios2_oci_xbrk-europa " "Found design unit 8: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1049 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_dbrk-europa " "Found design unit 9: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1257 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_nios2_oci_itrace-europa " "Found design unit 10: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_oci_td_mode-europa " "Found design unit 11: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1637 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_oci_dtrace-europa " "Found design unit 12: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_compute_tm_count-europa " "Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1820 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_fifowp_inc-europa " "Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1898 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_fifocount_inc-europa " "Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1947 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_fifo-europa " "Found design unit 16: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2008 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_pib-europa " "Found design unit 17: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2561 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_im-europa " "Found design unit 19: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2696 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_performance_monitors-europa " "Found design unit 20: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2839 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci-europa " "Found design unit 21: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2897 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0-europa " "Found design unit 22: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3656 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 738 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Found entity 22: cpu_0" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170015763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\"" {  } { { "sdram_nios.vhd" "the_cpu_0" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_vinst cpu_0.vhd(4294) " "VHDL Signal Declaration warning at cpu_0.vhd(4294): used implicit default value for signal \"W_vinst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4294 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170015796 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_ending cpu_0.vhd(4345) " "VHDL Signal Declaration warning at cpu_0.vhd(4345): used implicit default value for signal \"test_ending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4345 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170015796 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015830 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170015830 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_test_bench.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015995 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170015995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170015995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170015999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016280 ""}  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170016280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hff1 " "Found entity 1: altsyncram_hff1" {  } { { "db/altsyncram_hff1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_hff1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170016347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170016347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hff1 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated " "Elaborating entity \"altsyncram_hff1\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016560 ""}  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170016560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iff1 " "Found entity 1: altsyncram_iff1" {  } { { "db/altsyncram_iff1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_iff1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170016635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170016635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iff1 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated " "Elaborating entity \"altsyncram_iff1\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016825 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170016827 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170016827 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 420 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170016974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170016974 ""}  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 420 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170016974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u972.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u972 " "Found entity 1: altsyncram_u972" {  } { { "db/altsyncram_u972.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_u972.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170017041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u972 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated " "Elaborating entity \"altsyncram_u972\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017318 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017320 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017320 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017488 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017492 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017492 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_oci_test_bench.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017626 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_oci_test_bench.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170017626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017628 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_0_oci_test_bench " "Entity \"cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2178 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1559170017629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017667 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017669 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017669 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017685 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017687 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170017687 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2790) " "VHDL warning at cpu_0.vhd(2790): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2790 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559170017688 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017716 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2539) " "VHDL warning at cpu_0.vhd(2539): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2539 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559170017716 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2615) " "VHDL warning at cpu_0.vhd(2615): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2615 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559170017717 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170017805 ""}  } { { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170017805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170017875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017947 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170017947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170017949 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(310) " "VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(310): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 310 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1559170017952 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017999 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170017999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170017999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd" 194 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018102 ""}  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd" 194 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170018102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018143 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170018143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018256 ""}  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170018256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_epcs_control_port_arbitrator SDRAM_NIOS:inst5\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port " "Elaborating entity \"epcs_flash_controller_0_epcs_control_port_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\"" {  } { { "sdram_nios.vhd" "the_epcs_flash_controller_0_epcs_control_port" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018668 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port sdram_nios.vhd(1192) " "VHDL Signal Declaration warning at sdram_nios.vhd(1192): used implicit default value for signal \"cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170018669 "|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port sdram_nios.vhd(1196) " "VHDL Signal Declaration warning at sdram_nios.vhd(1196): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170018669 "|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170018671 "|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170018671 "|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"}
{ "Warning" "WSGN_SEARCH_FILE" "epcs_flash_controller_0.vhd 4 2 " "Using design file epcs_flash_controller_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcs_flash_controller_0_sub-europa " "Found design unit 1: epcs_flash_controller_0_sub-europa" {  } { { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018721 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 epcs_flash_controller_0-europa " "Found design unit 2: epcs_flash_controller_0-europa" {  } { { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018721 ""} { "Info" "ISGN_ENTITY_NAME" "1 epcs_flash_controller_0_sub " "Found entity 1: epcs_flash_controller_0_sub" {  } { { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018721 ""} { "Info" "ISGN_ENTITY_NAME" "2 epcs_flash_controller_0 " "Found entity 2: epcs_flash_controller_0" {  } { { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170018721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0 SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0 " "Elaborating entity \"epcs_flash_controller_0\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\"" {  } { { "sdram_nios.vhd" "the_epcs_flash_controller_0" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_sub SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub " "Elaborating entity \"epcs_flash_controller_0_sub\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub\"" {  } { { "epcs_flash_controller_0.vhd" "the_epcs_flash_controller_0_sub" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018743 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170018746 "|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170018746 "|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.vhd" "the_boot_copier_rom" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 584 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_flash_controller_0_boot_rom_synth.hex " "Parameter \"init_file\" = \"epcs_flash_controller_0_boot_rom_synth.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170018865 ""}  } { { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 584 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170018865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r951.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r951.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r951 " "Found entity 1: altsyncram_r951" {  } { { "db/altsyncram_r951.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_r951.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170018930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170018930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r951 SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_r951:auto_generated " "Elaborating entity \"altsyncram_r951\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_r951:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170018933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator SDRAM_NIOS:inst5\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "sdram_nios.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019080 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_jtag_uart_avalon_jtag_slave sdram_nios.vhd(1577) " "VHDL Signal Declaration warning at sdram_nios.vhd(1577): used implicit default value for signal \"cpu_0_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1577 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170019080 "|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170019082 "|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170019082 "|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 834 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 951 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1097 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170019141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\"" {  } { { "sdram_nios.vhd" "the_jtag_uart" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019145 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170019148 "|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170019148 "|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170019676 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170019676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/scfifo_kr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170019746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170019810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/scfifo_kr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170019873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170019955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170019955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170019962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170020053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170020053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170020194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170020194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1348 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170020775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170020775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170020775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170020775 ""}  } { { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1348 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170020775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "sdram_nios.vhd" "the_sdram_0_s1" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020872 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020875 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020875 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "sdram_nios.vhd" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020901 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020905 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020905 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "sdram_nios.vhd" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020925 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020935 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020935 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.vhd 4 2 " "Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_0_input_efifo_module-europa " "Found design unit 1: sdram_0_input_efifo_module-europa" {  } { { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170020989 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram_0-europa " "Found design unit 2: sdram_0-europa" {  } { { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170020989 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170020989 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Found entity 2: sdram_0" {  } { { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170020989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170020989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 SDRAM_NIOS:inst5\|sdram_0:the_sdram_0 " "Elaborating entity \"sdram_0\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0:the_sdram_0\"" {  } { { "sdram_nios.vhd" "the_sdram_0" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170020996 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020999 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170020999 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module SDRAM_NIOS:inst5\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.vhd" "the_sdram_0_input_efifo_module" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170021184 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170021186 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170021186 "|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_0_avalon_slave_arbitrator SDRAM_NIOS:inst5\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave " "Elaborating entity \"tri_state_bridge_0_avalon_slave_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave\"" {  } { { "sdram_nios.vhd" "the_tri_state_bridge_0_avalon_slave" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170021212 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170021215 "|NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559170021215 "|NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_NIOS_reset_clk_domain_synch_module SDRAM_NIOS:inst5\|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch " "Elaborating entity \"SDRAM_NIOS_reset_clk_domain_synch_module\" for hierarchy \"SDRAM_NIOS:inst5\|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch\"" {  } { { "sdram_nios.vhd" "SDRAM_NIOS_reset_clk_domain_synch" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170021273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll1.vhd 2 1 " "Using design file pll1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170021343 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170021343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559170021343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst1\"" {  } { { "NIOS_SDRAM.bdf" "inst1" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 8 40 280 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170021350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst1\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170021445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst1\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170021480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2083 " "Parameter \"clk2_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_UNUSED " "Parameter \"port_clk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559170021481 ""}  } { { "pll1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559170021481 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Analysis & Synthesis" 0 -1 1559170022056 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559170022199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.29.18:47:06 Progress: Loading sld068f8d15/alt_sld_fab_wrapper_hw.tcl " "2019.05.29.18:47:06 Progress: Loading sld068f8d15/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170026976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170029720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170029897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170031858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170032028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170032187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170032386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170032397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170032406 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559170033125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068f8d15/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld068f8d15/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170033428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170033557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170033573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170033653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033770 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170033770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559170033872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170033872 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170035490 "|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559170035490 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559170035490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559170043402 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_WE " "Inserted always-enabled tri-state buffer between \"SDR_WE\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 320 936 1112 336 "SDR_WE" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_RAS " "Inserted always-enabled tri-state buffer between \"SDR_RAS\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 304 936 1112 320 "SDR_RAS" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_CAS " "Inserted always-enabled tri-state buffer between \"SDR_CAS\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 224 936 1112 240 "SDR_CAS" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_CLK " "Inserted always-enabled tri-state buffer between \"SDR_CLK\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 40 1024 1200 56 "SDR_CLK" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_CS " "Inserted always-enabled tri-state buffer between \"SDR_CS\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 256 936 1112 272 "SDR_CS" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[12\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[12\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[11\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[11\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[10\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[10\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[9\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[9\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[8\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[8\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[7\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[7\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[6\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[6\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[5\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[5\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[4\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[4\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[3\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[3\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[2\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[2\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[1\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[1\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[0\] " "Inserted always-enabled tri-state buffer between \"SDR_AD\[0\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_BA\[1\] " "Inserted always-enabled tri-state buffer between \"SDR_BA\[1\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_BA\[0\] " "Inserted always-enabled tri-state buffer between \"SDR_BA\[0\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_DQM\[1\] " "Inserted always-enabled tri-state buffer between \"SDR_DQM\[1\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_DQM\[0\] " "Inserted always-enabled tri-state buffer between \"SDR_DQM\[0\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559170043581 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1559170043581 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SDR_CKE VCC pin " "The pin \"SDR_CKE\" is fed by VCC" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 240 936 1112 256 "SDR_CKE" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559170043582 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1559170043582 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3104 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3106 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3107 -1 0 } } { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 227 -1 0 } } { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 114 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 760 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4741 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4334 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3434 -1 0 } } { "epcs_flash_controller_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd" 240 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1414 -1 0 } } { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 446 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 504 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1262 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1829 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2203 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2914 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 3192 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 1248 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 367 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 341 -1 0 } } { "sdram_nios.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd" 2712 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 4323 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd" 1184 -1 0 } } { "sdram_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd" 313 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd" 705 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559170043599 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559170043600 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDR_WE~synth " "Node \"SDR_WE~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 320 936 1112 336 "SDR_WE" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_RAS~synth " "Node \"SDR_RAS~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 304 936 1112 320 "SDR_RAS" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CKE~synth " "Node \"SDR_CKE~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 240 936 1112 256 "SDR_CKE" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CAS~synth " "Node \"SDR_CAS~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 224 936 1112 240 "SDR_CAS" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CLK~synth " "Node \"SDR_CLK~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 40 1024 1200 56 "SDR_CLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CS~synth " "Node \"SDR_CS~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 256 936 1112 272 "SDR_CS" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_BA~synth " "Node \"SDR_BA~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_BA~synth " "Node \"SDR_BA~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_DQM~synth " "Node \"SDR_DQM~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_DQM~synth " "Node \"SDR_DQM~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559170046154 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559170046154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170046429 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559170049603 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559170049738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559170049738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170049935 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Analysis & Synthesis" 0 -1 1559170051846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559170052200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559170052200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3000 " "Implemented 3000 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559170052719 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559170052719 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "47 " "Implemented 47 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559170052719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2772 " "Implemented 2772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559170052719 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559170052719 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559170052719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559170052719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559170052828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 18:47:32 2019 " "Processing ended: Wed May 29 18:47:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559170052828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559170052828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559170052828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559170052828 ""}
