#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000178d6872b40 .scope module, "ALU32bit_tb" "ALU32bit_tb" 2 3;
 .timescale -9 -9;
v00000178d693d310_0 .var "A", 31 0;
v00000178d693d3b0_0 .var "B", 31 0;
v00000178d693d590_0 .net "Cout", 0 0, L_00000178d69b9170;  1 drivers
v00000178d693d630_0 .var "F", 2 0;
v00000178d693ca50_0 .net "R", 31 0, L_00000178d69bb010;  1 drivers
v00000178d693e170_0 .var "expected_cout", 0 0;
v00000178d693e2b0_0 .var "expected_result", 31 0;
v00000178d693e670_0 .var/i "i", 31 0;
E_00000178d6851750 .event anyedge, v00000178d686b400_0, v00000178d693ceb0_0, v00000178d693c910_0;
S_00000178d686f500 .scope module, "DUT" "Alu32bit" 2 11, 3 1 0, S_00000178d6872b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "R";
    .port_info 4 /OUTPUT 1 "Cout";
v00000178d693c910_0 .net "A", 31 0, v00000178d693d310_0;  1 drivers
v00000178d693ceb0_0 .net "B", 31 0, v00000178d693d3b0_0;  1 drivers
v00000178d693d090_0 .net "Cout", 0 0, L_00000178d69b9170;  alias, 1 drivers
v00000178d693cf50_0 .net "F", 2 0, v00000178d693d630_0;  1 drivers
v00000178d693d1d0_0 .net "R", 31 0, L_00000178d69bb010;  alias, 1 drivers
v00000178d693d270_0 .net "carry", 31 0, L_00000178d69b9b70;  1 drivers
L_00000178d693d770 .part v00000178d693d310_0, 0, 1;
L_00000178d693d810 .part v00000178d693d3b0_0, 0, 1;
L_00000178d693d8b0 .part v00000178d693d310_0, 1, 1;
L_00000178d693e350 .part v00000178d693d3b0_0, 1, 1;
L_00000178d693c9b0 .part L_00000178d69b9b70, 0, 1;
L_00000178d693d950 .part v00000178d693d310_0, 2, 1;
L_00000178d693de50 .part v00000178d693d3b0_0, 2, 1;
L_00000178d693e030 .part L_00000178d69b9b70, 1, 1;
L_00000178d693caf0 .part v00000178d693d310_0, 3, 1;
L_00000178d693e3f0 .part v00000178d693d3b0_0, 3, 1;
L_00000178d693d9f0 .part L_00000178d69b9b70, 2, 1;
L_00000178d693efd0 .part v00000178d693d310_0, 4, 1;
L_00000178d693da90 .part v00000178d693d3b0_0, 4, 1;
L_00000178d693db30 .part L_00000178d69b9b70, 3, 1;
L_00000178d693dbd0 .part v00000178d693d310_0, 5, 1;
L_00000178d693ddb0 .part v00000178d693d3b0_0, 5, 1;
L_00000178d693ec10 .part L_00000178d69b9b70, 4, 1;
L_00000178d693ee90 .part v00000178d693d310_0, 6, 1;
L_00000178d693e0d0 .part v00000178d693d3b0_0, 6, 1;
L_00000178d693def0 .part L_00000178d69b9b70, 5, 1;
L_00000178d693e490 .part v00000178d693d310_0, 7, 1;
L_00000178d693e530 .part v00000178d693d3b0_0, 7, 1;
L_00000178d693e5d0 .part L_00000178d69b9b70, 6, 1;
L_00000178d693e710 .part v00000178d693d310_0, 8, 1;
L_00000178d693e7b0 .part v00000178d693d3b0_0, 8, 1;
L_00000178d693e850 .part L_00000178d69b9b70, 7, 1;
L_00000178d693eb70 .part v00000178d693d310_0, 9, 1;
L_00000178d693e8f0 .part v00000178d693d3b0_0, 9, 1;
L_00000178d693ea30 .part L_00000178d69b9b70, 8, 1;
L_00000178d693ead0 .part v00000178d693d310_0, 10, 1;
L_00000178d693ecb0 .part v00000178d693d3b0_0, 10, 1;
L_00000178d693ed50 .part L_00000178d69b9b70, 9, 1;
L_00000178d693edf0 .part v00000178d693d310_0, 11, 1;
L_00000178d693ef30 .part v00000178d693d3b0_0, 11, 1;
L_00000178d693cb90 .part L_00000178d69b9b70, 10, 1;
L_00000178d693fcf0 .part v00000178d693d310_0, 12, 1;
L_00000178d693fe30 .part v00000178d693d3b0_0, 12, 1;
L_00000178d693f7f0 .part L_00000178d69b9b70, 11, 1;
L_00000178d693f110 .part v00000178d693d310_0, 13, 1;
L_00000178d693fed0 .part v00000178d693d3b0_0, 13, 1;
L_00000178d693f430 .part L_00000178d69b9b70, 12, 1;
L_00000178d693ff70 .part v00000178d693d310_0, 14, 1;
L_00000178d693f4d0 .part v00000178d693d3b0_0, 14, 1;
L_00000178d693f570 .part L_00000178d69b9b70, 13, 1;
L_00000178d693f610 .part v00000178d693d310_0, 15, 1;
L_00000178d693fa70 .part v00000178d693d3b0_0, 15, 1;
L_00000178d693f750 .part L_00000178d69b9b70, 14, 1;
L_00000178d693f6b0 .part v00000178d693d310_0, 16, 1;
L_00000178d693f1b0 .part v00000178d693d3b0_0, 16, 1;
L_00000178d693f890 .part L_00000178d69b9b70, 15, 1;
L_00000178d693f930 .part v00000178d693d310_0, 17, 1;
L_00000178d693fbb0 .part v00000178d693d3b0_0, 17, 1;
L_00000178d693f9d0 .part L_00000178d69b9b70, 16, 1;
L_00000178d693fb10 .part v00000178d693d310_0, 18, 1;
L_00000178d693fc50 .part v00000178d693d3b0_0, 18, 1;
L_00000178d693f2f0 .part L_00000178d69b9b70, 17, 1;
L_00000178d693f250 .part v00000178d693d310_0, 19, 1;
L_00000178d693f390 .part v00000178d693d3b0_0, 19, 1;
L_00000178d693fd90 .part L_00000178d69b9b70, 18, 1;
L_00000178d69b9c10 .part v00000178d693d310_0, 20, 1;
L_00000178d69baf70 .part v00000178d693d3b0_0, 20, 1;
L_00000178d69bb6f0 .part L_00000178d69b9b70, 19, 1;
L_00000178d69b9210 .part v00000178d693d310_0, 21, 1;
L_00000178d69bb330 .part v00000178d693d3b0_0, 21, 1;
L_00000178d69bb790 .part L_00000178d69b9b70, 20, 1;
L_00000178d69b9f30 .part v00000178d693d310_0, 22, 1;
L_00000178d69bb150 .part v00000178d693d3b0_0, 22, 1;
L_00000178d69b93f0 .part L_00000178d69b9b70, 21, 1;
L_00000178d69b9710 .part v00000178d693d310_0, 23, 1;
L_00000178d69ba750 .part v00000178d693d3b0_0, 23, 1;
L_00000178d69ba610 .part L_00000178d69b9b70, 22, 1;
L_00000178d69b98f0 .part v00000178d693d310_0, 24, 1;
L_00000178d69b9fd0 .part v00000178d693d3b0_0, 24, 1;
L_00000178d69bb470 .part L_00000178d69b9b70, 23, 1;
L_00000178d69b9d50 .part v00000178d693d310_0, 25, 1;
L_00000178d69bb830 .part v00000178d693d3b0_0, 25, 1;
L_00000178d69b9990 .part L_00000178d69b9b70, 24, 1;
L_00000178d69b9df0 .part v00000178d693d310_0, 26, 1;
L_00000178d69b9e90 .part v00000178d693d3b0_0, 26, 1;
L_00000178d69b92b0 .part L_00000178d69b9b70, 25, 1;
L_00000178d69bb510 .part v00000178d693d310_0, 27, 1;
L_00000178d69bb5b0 .part v00000178d693d3b0_0, 27, 1;
L_00000178d69b9a30 .part L_00000178d69b9b70, 26, 1;
L_00000178d69bb650 .part v00000178d693d310_0, 28, 1;
L_00000178d69bb3d0 .part v00000178d693d3b0_0, 28, 1;
L_00000178d69bab10 .part L_00000178d69b9b70, 27, 1;
L_00000178d69b9350 .part v00000178d693d310_0, 29, 1;
L_00000178d69ba1b0 .part v00000178d693d3b0_0, 29, 1;
L_00000178d69b9ad0 .part L_00000178d69b9b70, 28, 1;
L_00000178d69ba070 .part v00000178d693d310_0, 30, 1;
L_00000178d69baa70 .part v00000178d693d3b0_0, 30, 1;
L_00000178d69ba110 .part L_00000178d69b9b70, 29, 1;
L_00000178d69ba2f0 .part v00000178d693d310_0, 31, 1;
L_00000178d69ba570 .part v00000178d693d3b0_0, 31, 1;
L_00000178d69ba250 .part L_00000178d69b9b70, 30, 1;
LS_00000178d69b9b70_0_0 .concat8 [ 1 1 1 1], v00000178d686be00_0, v00000178d68361b0_0, v00000178d68d20a0_0, v00000178d68d3d60_0;
LS_00000178d69b9b70_0_4 .concat8 [ 1 1 1 1], v00000178d68d3860_0, v00000178d68ce2c0_0, v00000178d68ddd10_0, v00000178d68e03d0_0;
LS_00000178d69b9b70_0_8 .concat8 [ 1 1 1 1], v00000178d68dfc50_0, v00000178d68daa70_0, v00000178d68eb6a0_0, v00000178d68ee760_0;
LS_00000178d69b9b70_0_12 .concat8 [ 1 1 1 1], v00000178d68ef200_0, v00000178d68eebc0_0, v00000178d6905c80_0, v00000178d6906fe0_0;
LS_00000178d69b9b70_0_16 .concat8 [ 1 1 1 1], v00000178d6903200_0, v00000178d6902bc0_0, v00000178d6920c40_0, v00000178d69233a0_0;
LS_00000178d69b9b70_0_20 .concat8 [ 1 1 1 1], v00000178d6926640_0, v00000178d6928760_0, v00000178d692aec0_0, v00000178d692c180_0;
LS_00000178d69b9b70_0_24 .concat8 [ 1 1 1 1], v00000178d692d800_0, v00000178d69310b0_0, v00000178d6930390_0, v00000178d6934fd0_0;
LS_00000178d69b9b70_0_28 .concat8 [ 1 1 1 1], v00000178d6935d90_0, v00000178d693a070_0, v00000178d693aa70_0, v00000178d693cc30_0;
LS_00000178d69b9b70_1_0 .concat8 [ 4 4 4 4], LS_00000178d69b9b70_0_0, LS_00000178d69b9b70_0_4, LS_00000178d69b9b70_0_8, LS_00000178d69b9b70_0_12;
LS_00000178d69b9b70_1_4 .concat8 [ 4 4 4 4], LS_00000178d69b9b70_0_16, LS_00000178d69b9b70_0_20, LS_00000178d69b9b70_0_24, LS_00000178d69b9b70_0_28;
L_00000178d69b9b70 .concat8 [ 16 16 0 0], LS_00000178d69b9b70_1_0, LS_00000178d69b9b70_1_4;
LS_00000178d69bb010_0_0 .concat8 [ 1 1 1 1], v00000178d686d200_0, v00000178d6838d70_0, v00000178d68d1880_0, v00000178d68d1420_0;
LS_00000178d69bb010_0_4 .concat8 [ 1 1 1 1], v00000178d68d2fa0_0, v00000178d68cfbc0_0, v00000178d68dc730_0, v00000178d68dfe30_0;
LS_00000178d69bb010_0_8 .concat8 [ 1 1 1 1], v00000178d68ded50_0, v00000178d68dc050_0, v00000178d68eb240_0, v00000178d68ed680_0;
LS_00000178d69bb010_0_12 .concat8 [ 1 1 1 1], v00000178d68ef7a0_0, v00000178d68f10a0_0, v00000178d69062c0_0, v00000178d6907260_0;
LS_00000178d69bb010_0_16 .concat8 [ 1 1 1 1], v00000178d6901cc0_0, v00000178d6902580_0, v00000178d6921500_0, v00000178d6924b60_0;
LS_00000178d69bb010_0_20 .concat8 [ 1 1 1 1], v00000178d69275e0_0, v00000178d69283a0_0, v00000178d6929d40_0, v00000178d692be60_0;
LS_00000178d69bb010_0_24 .concat8 [ 1 1 1 1], v00000178d692cfe0_0, v00000178d6930e30_0, v00000178d6930110_0, v00000178d6934ad0_0;
LS_00000178d69bb010_0_28 .concat8 [ 1 1 1 1], v00000178d69352f0_0, v00000178d6938bd0_0, v00000178d693bab0_0, v00000178d693f070_0;
LS_00000178d69bb010_1_0 .concat8 [ 4 4 4 4], LS_00000178d69bb010_0_0, LS_00000178d69bb010_0_4, LS_00000178d69bb010_0_8, LS_00000178d69bb010_0_12;
LS_00000178d69bb010_1_4 .concat8 [ 4 4 4 4], LS_00000178d69bb010_0_16, LS_00000178d69bb010_0_20, LS_00000178d69bb010_0_24, LS_00000178d69bb010_0_28;
L_00000178d69bb010 .concat8 [ 16 16 0 0], LS_00000178d69bb010_1_0, LS_00000178d69bb010_1_4;
L_00000178d69b9170 .part L_00000178d69b9b70, 31, 1;
S_00000178d6870180 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6850ed0 .param/l "i" 0 3 12, +C4<00>;
S_00000178d686f8e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6870180;
 .timescale 0 0;
S_00000178d686fa70 .scope module, "slice" "ALU_bit_slice" 3 15, 4 1 0, S_00000178d686f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d686bb80_0 .net "A", 0 0, L_00000178d693d770;  1 drivers
v00000178d686af00_0 .net "B", 0 0, L_00000178d693d810;  1 drivers
L_00000178d6950110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000178d686cf80_0 .net "Cin", 0 0, L_00000178d6950110;  1 drivers
v00000178d686b360_0 .net "Cout", 0 0, v00000178d686be00_0;  1 drivers
v00000178d686b400_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d686d200_0 .var "R", 0 0;
v00000178d686b7c0_0 .net "add_cout", 0 0, L_00000178d68f30a0;  1 drivers
v00000178d686b4a0_0 .net "and_out", 0 0, L_00000178d68f2a80;  1 drivers
v00000178d686be00_0 .var "cout_internal", 0 0;
v00000178d686bcc0_0 .net "not_a", 0 0, L_00000178d68f3420;  1 drivers
v00000178d686d2a0_0 .net "not_b", 0 0, L_00000178d68f22a0;  1 drivers
v00000178d686b900_0 .net "or_out", 0 0, L_00000178d68f1c10;  1 drivers
v00000178d686bd60_0 .net "pass_a", 0 0, L_00000178d68f1c80;  1 drivers
v00000178d686cb20_0 .net "sub", 0 0, L_00000178d68f2bd0;  1 drivers
v00000178d686bea0_0 .net "sub_cout", 0 0, L_00000178d68f2a10;  1 drivers
v00000178d686bf40_0 .net "sum", 0 0, L_00000178d68f3180;  1 drivers
v00000178d686bfe0_0 .net "xor_out", 0 0, L_00000178d68f1e40;  1 drivers
E_00000178d6851590/0 .event anyedge, v00000178d686b400_0, v00000178d686e880_0, v00000178d686e740_0, v00000178d686b680_0;
E_00000178d6851590/1 .event anyedge, v00000178d686b0e0_0, v00000178d686db60_0, v00000178d686b5e0_0, v00000178d686c260_0;
E_00000178d6851590/2 .event anyedge, v00000178d686b220_0, v00000178d686b040_0, v00000178d686afa0_0;
E_00000178d6851590 .event/or E_00000178d6851590/0, E_00000178d6851590/1, E_00000178d6851590/2;
S_00000178d665e0a0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f1a50 .functor XOR 1, L_00000178d693d770, L_00000178d693d810, C4<0>, C4<0>;
L_00000178d68f3180 .functor XOR 1, L_00000178d68f1a50, L_00000178d6950110, C4<0>, C4<0>;
L_00000178d68f29a0 .functor AND 1, L_00000178d68f1a50, L_00000178d6950110, C4<1>, C4<1>;
L_00000178d68f3340 .functor AND 1, L_00000178d693d770, L_00000178d693d810, C4<1>, C4<1>;
L_00000178d68f30a0 .functor OR 1, L_00000178d68f29a0, L_00000178d68f3340, C4<0>, C4<0>;
v00000178d686e560_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686e600_0 .net "B", 0 0, L_00000178d693d810;  alias, 1 drivers
v00000178d686e6a0_0 .net "Cin", 0 0, L_00000178d6950110;  alias, 1 drivers
v00000178d686e740_0 .net "Cout", 0 0, L_00000178d68f30a0;  alias, 1 drivers
v00000178d686e880_0 .net "S", 0 0, L_00000178d68f3180;  alias, 1 drivers
v00000178d686e920_0 .net "and1_out", 0 0, L_00000178d68f29a0;  1 drivers
v00000178d686d840_0 .net "and2_out", 0 0, L_00000178d68f3340;  1 drivers
v00000178d686ea60_0 .net "xor1_out", 0 0, L_00000178d68f1a50;  1 drivers
S_00000178d665e230 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f2a80 .functor AND 1, L_00000178d693d770, L_00000178d693d810, C4<1>, C4<1>;
v00000178d686d5c0_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686d660_0 .net "B", 0 0, L_00000178d693d810;  alias, 1 drivers
v00000178d686db60_0 .net "R", 0 0, L_00000178d68f2a80;  alias, 1 drivers
S_00000178d665eb00 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f3420 .functor NOT 1, L_00000178d693d770, C4<0>, C4<0>, C4<0>;
v00000178d686ad20_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686b220_0 .net "R", 0 0, L_00000178d68f3420;  alias, 1 drivers
S_00000178d665ec90 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f22a0 .functor NOT 1, L_00000178d693d810, C4<0>, C4<0>, C4<0>;
v00000178d686c300_0 .net "A", 0 0, L_00000178d693d810;  alias, 1 drivers
v00000178d686afa0_0 .net "R", 0 0, L_00000178d68f22a0;  alias, 1 drivers
S_00000178d665db70 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f1c10 .functor OR 1, L_00000178d693d770, L_00000178d693d810, C4<0>, C4<0>;
v00000178d686bc20_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686b860_0 .net "B", 0 0, L_00000178d693d810;  alias, 1 drivers
v00000178d686b5e0_0 .net "R", 0 0, L_00000178d68f1c10;  alias, 1 drivers
S_00000178d665dd00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f1c80 .functor BUFZ 1, L_00000178d693d770, C4<0>, C4<0>, C4<0>;
v00000178d686c440_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686b040_0 .net "R", 0 0, L_00000178d68f1c80;  alias, 1 drivers
S_00000178d665e5d0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f1b30 .functor NOT 1, L_00000178d693d810, C4<0>, C4<0>, C4<0>;
v00000178d686c120_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686ac80_0 .net "B", 0 0, L_00000178d693d810;  alias, 1 drivers
L_00000178d69500c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d686b540_0 .net "Cin", 0 0, L_00000178d69500c8;  1 drivers
v00000178d686ce40_0 .net "Cout", 0 0, L_00000178d68f2a10;  alias, 1 drivers
v00000178d686d160_0 .net "S", 0 0, L_00000178d68f2bd0;  alias, 1 drivers
S_00000178d665e760 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d665e5d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f2d20 .functor XOR 1, L_00000178d693d770, L_00000178d68f1b30, C4<0>, C4<0>;
L_00000178d68f2bd0 .functor XOR 1, L_00000178d68f2d20, L_00000178d69500c8, C4<0>, C4<0>;
L_00000178d68f19e0 .functor AND 1, L_00000178d68f2d20, L_00000178d69500c8, C4<1>, C4<1>;
L_00000178d68f1ba0 .functor AND 1, L_00000178d693d770, L_00000178d68f1b30, C4<1>, C4<1>;
L_00000178d68f2a10 .functor OR 1, L_00000178d68f19e0, L_00000178d68f1ba0, C4<0>, C4<0>;
v00000178d686ae60_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686ba40_0 .net "B", 0 0, L_00000178d68f1b30;  1 drivers
v00000178d686b2c0_0 .net "Cin", 0 0, L_00000178d69500c8;  alias, 1 drivers
v00000178d686b0e0_0 .net "Cout", 0 0, L_00000178d68f2a10;  alias, 1 drivers
v00000178d686b680_0 .net "S", 0 0, L_00000178d68f2bd0;  alias, 1 drivers
v00000178d686b180_0 .net "and1_out", 0 0, L_00000178d68f19e0;  1 drivers
v00000178d686adc0_0 .net "and2_out", 0 0, L_00000178d68f1ba0;  1 drivers
v00000178d686b720_0 .net "xor1_out", 0 0, L_00000178d68f2d20;  1 drivers
S_00000178d6656930 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d686fa70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f1e40 .functor XOR 1, L_00000178d693d770, L_00000178d693d810, C4<0>, C4<0>;
v00000178d686bae0_0 .net "A", 0 0, L_00000178d693d770;  alias, 1 drivers
v00000178d686b9a0_0 .net "B", 0 0, L_00000178d693d810;  alias, 1 drivers
v00000178d686c260_0 .net "R", 0 0, L_00000178d68f1e40;  alias, 1 drivers
S_00000178d6656ac0 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6851010 .param/l "i" 0 3 12, +C4<01>;
S_00000178d663baa0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6656ac0;
 .timescale 0 0;
S_00000178d663bc30 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d663baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6832240_0 .net "A", 0 0, L_00000178d693d8b0;  1 drivers
v00000178d68326a0_0 .net "B", 0 0, L_00000178d693e350;  1 drivers
v00000178d68327e0_0 .net "Cin", 0 0, L_00000178d693c9b0;  1 drivers
v00000178d6832ce0_0 .net "Cout", 0 0, v00000178d68361b0_0;  1 drivers
v00000178d68382d0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6838d70_0 .var "R", 0 0;
v00000178d68366b0_0 .net "add_cout", 0 0, L_00000178d68f2620;  1 drivers
v00000178d6835f30_0 .net "and_out", 0 0, L_00000178d68f2540;  1 drivers
v00000178d68361b0_0 .var "cout_internal", 0 0;
v00000178d6836e30_0 .net "not_a", 0 0, L_00000178d68f20e0;  1 drivers
v00000178d6836ed0_0 .net "not_b", 0 0, L_00000178d68f2e00;  1 drivers
v00000178d6837150_0 .net "or_out", 0 0, L_00000178d68f1ac0;  1 drivers
v00000178d67e0ab0_0 .net "pass_a", 0 0, L_00000178d68f1f20;  1 drivers
v00000178d67e0d30_0 .net "sub", 0 0, L_00000178d68f2150;  1 drivers
v00000178d67e0790_0 .net "sub_cout", 0 0, L_00000178d68f2d90;  1 drivers
v00000178d67df610_0 .net "sum", 0 0, L_00000178d68f3260;  1 drivers
v00000178d67df7f0_0 .net "xor_out", 0 0, L_00000178d68f1eb0;  1 drivers
E_00000178d6851190/0 .event anyedge, v00000178d686b400_0, v00000178d686cee0_0, v00000178d686d340_0, v00000178d6859380_0;
E_00000178d6851190/1 .event anyedge, v00000178d685a3c0_0, v00000178d686c620_0, v00000178d686ca80_0, v00000178d6831de0_0;
E_00000178d6851190/2 .event anyedge, v00000178d686c6c0_0, v00000178d686cc60_0, v00000178d686c8a0_0;
E_00000178d6851190 .event/or E_00000178d6851190/0, E_00000178d6851190/1, E_00000178d6851190/2;
S_00000178d68cb100 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f2310 .functor XOR 1, L_00000178d693d8b0, L_00000178d693e350, C4<0>, C4<0>;
L_00000178d68f3260 .functor XOR 1, L_00000178d68f2310, L_00000178d693c9b0, C4<0>, C4<0>;
L_00000178d68f1dd0 .functor AND 1, L_00000178d68f2310, L_00000178d693c9b0, C4<1>, C4<1>;
L_00000178d68f33b0 .functor AND 1, L_00000178d693d8b0, L_00000178d693e350, C4<1>, C4<1>;
L_00000178d68f2620 .functor OR 1, L_00000178d68f1dd0, L_00000178d68f33b0, C4<0>, C4<0>;
v00000178d686c080_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d686cda0_0 .net "B", 0 0, L_00000178d693e350;  alias, 1 drivers
v00000178d686c1c0_0 .net "Cin", 0 0, L_00000178d693c9b0;  alias, 1 drivers
v00000178d686d340_0 .net "Cout", 0 0, L_00000178d68f2620;  alias, 1 drivers
v00000178d686cee0_0 .net "S", 0 0, L_00000178d68f3260;  alias, 1 drivers
v00000178d686c3a0_0 .net "and1_out", 0 0, L_00000178d68f1dd0;  1 drivers
v00000178d686c4e0_0 .net "and2_out", 0 0, L_00000178d68f33b0;  1 drivers
v00000178d686c580_0 .net "xor1_out", 0 0, L_00000178d68f2310;  1 drivers
S_00000178d68cb290 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f2540 .functor AND 1, L_00000178d693d8b0, L_00000178d693e350, C4<1>, C4<1>;
v00000178d686c760_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d686d020_0 .net "B", 0 0, L_00000178d693e350;  alias, 1 drivers
v00000178d686c620_0 .net "R", 0 0, L_00000178d68f2540;  alias, 1 drivers
S_00000178d68cb740 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f20e0 .functor NOT 1, L_00000178d693d8b0, C4<0>, C4<0>, C4<0>;
v00000178d686d0c0_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d686c6c0_0 .net "R", 0 0, L_00000178d68f20e0;  alias, 1 drivers
S_00000178d68cb420 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f2e00 .functor NOT 1, L_00000178d693e350, C4<0>, C4<0>, C4<0>;
v00000178d686c800_0 .net "A", 0 0, L_00000178d693e350;  alias, 1 drivers
v00000178d686c8a0_0 .net "R", 0 0, L_00000178d68f2e00;  alias, 1 drivers
S_00000178d68caac0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f1ac0 .functor OR 1, L_00000178d693d8b0, L_00000178d693e350, C4<0>, C4<0>;
v00000178d686c940_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d686c9e0_0 .net "B", 0 0, L_00000178d693e350;  alias, 1 drivers
v00000178d686ca80_0 .net "R", 0 0, L_00000178d68f1ac0;  alias, 1 drivers
S_00000178d68cac50 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f1f20 .functor BUFZ 1, L_00000178d693d8b0, C4<0>, C4<0>, C4<0>;
v00000178d686cbc0_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d686cc60_0 .net "R", 0 0, L_00000178d68f1f20;  alias, 1 drivers
S_00000178d68cb5b0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f31f0 .functor NOT 1, L_00000178d693e350, C4<0>, C4<0>, C4<0>;
v00000178d6858a20_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d6858d40_0 .net "B", 0 0, L_00000178d693e350;  alias, 1 drivers
L_00000178d6950158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68591a0_0 .net "Cin", 0 0, L_00000178d6950158;  1 drivers
v00000178d6857440_0 .net "Cout", 0 0, L_00000178d68f2d90;  alias, 1 drivers
v00000178d6834720_0 .net "S", 0 0, L_00000178d68f2150;  alias, 1 drivers
S_00000178d68cade0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68cb5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f3490 .functor XOR 1, L_00000178d693d8b0, L_00000178d68f31f0, C4<0>, C4<0>;
L_00000178d68f2150 .functor XOR 1, L_00000178d68f3490, L_00000178d6950158, C4<0>, C4<0>;
L_00000178d68f2af0 .functor AND 1, L_00000178d68f3490, L_00000178d6950158, C4<1>, C4<1>;
L_00000178d68f3030 .functor AND 1, L_00000178d693d8b0, L_00000178d68f31f0, C4<1>, C4<1>;
L_00000178d68f2d90 .functor OR 1, L_00000178d68f2af0, L_00000178d68f3030, C4<0>, C4<0>;
v00000178d686abe0_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d686cd00_0 .net "B", 0 0, L_00000178d68f31f0;  1 drivers
v00000178d6859d80_0 .net "Cin", 0 0, L_00000178d6950158;  alias, 1 drivers
v00000178d685a3c0_0 .net "Cout", 0 0, L_00000178d68f2d90;  alias, 1 drivers
v00000178d6859380_0 .net "S", 0 0, L_00000178d68f2150;  alias, 1 drivers
v00000178d685a140_0 .net "and1_out", 0 0, L_00000178d68f2af0;  1 drivers
v00000178d6857760_0 .net "and2_out", 0 0, L_00000178d68f3030;  1 drivers
v00000178d68587a0_0 .net "xor1_out", 0 0, L_00000178d68f3490;  1 drivers
S_00000178d68caf70 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d663bc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f1eb0 .functor XOR 1, L_00000178d693d8b0, L_00000178d693e350, C4<0>, C4<0>;
v00000178d68340e0_0 .net "A", 0 0, L_00000178d693d8b0;  alias, 1 drivers
v00000178d6831840_0 .net "B", 0 0, L_00000178d693e350;  alias, 1 drivers
v00000178d6831de0_0 .net "R", 0 0, L_00000178d68f1eb0;  alias, 1 drivers
S_00000178d68ca930 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6851110 .param/l "i" 0 3 12, +C4<010>;
S_00000178d68cc8e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68ca930;
 .timescale 0 0;
S_00000178d68cb940 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68cc8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68d0160_0 .net "A", 0 0, L_00000178d693d950;  1 drivers
v00000178d68d07a0_0 .net "B", 0 0, L_00000178d693de50;  1 drivers
v00000178d68d0700_0 .net "Cin", 0 0, L_00000178d693e030;  1 drivers
v00000178d68d0480_0 .net "Cout", 0 0, v00000178d68d20a0_0;  1 drivers
v00000178d68d0c00_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68d1880_0 .var "R", 0 0;
v00000178d68d14c0_0 .net "add_cout", 0 0, L_00000178d68f2460;  1 drivers
v00000178d68d2140_0 .net "and_out", 0 0, L_00000178d68f3650;  1 drivers
v00000178d68d20a0_0 .var "cout_internal", 0 0;
v00000178d68d17e0_0 .net "not_a", 0 0, L_00000178d68f35e0;  1 drivers
v00000178d68d0a20_0 .net "not_b", 0 0, L_00000178d6998980;  1 drivers
v00000178d68d2780_0 .net "or_out", 0 0, L_00000178d68f3810;  1 drivers
v00000178d68d1ce0_0 .net "pass_a", 0 0, L_00000178d69995c0;  1 drivers
v00000178d68d02a0_0 .net "sub", 0 0, L_00000178d68f2ee0;  1 drivers
v00000178d68d0f20_0 .net "sub_cout", 0 0, L_00000178d68f3730;  1 drivers
v00000178d68d0520_0 .net "sum", 0 0, L_00000178d68f3110;  1 drivers
v00000178d68d1a60_0 .net "xor_out", 0 0, L_00000178d68f36c0;  1 drivers
E_00000178d6851390/0 .event anyedge, v00000178d686b400_0, v00000178d67d4480_0, v00000178d67d4340_0, v00000178d680fa40_0;
E_00000178d6851390/1 .event anyedge, v00000178d680f9a0_0, v00000178d67effb0_0, v00000178d6804e70_0, v00000178d68d1740_0;
E_00000178d6851390/2 .event anyedge, v00000178d67eef70_0, v00000178d6803d90_0, v00000178d67f8410_0;
E_00000178d6851390 .event/or E_00000178d6851390/0, E_00000178d6851390/1, E_00000178d6851390/2;
S_00000178d68cbc60 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f1f90 .functor XOR 1, L_00000178d693d950, L_00000178d693de50, C4<0>, C4<0>;
L_00000178d68f3110 .functor XOR 1, L_00000178d68f1f90, L_00000178d693e030, C4<0>, C4<0>;
L_00000178d68f2690 .functor AND 1, L_00000178d68f1f90, L_00000178d693e030, C4<1>, C4<1>;
L_00000178d68f2e70 .functor AND 1, L_00000178d693d950, L_00000178d693de50, C4<1>, C4<1>;
L_00000178d68f2460 .functor OR 1, L_00000178d68f2690, L_00000178d68f2e70, C4<0>, C4<0>;
v00000178d67dfb10_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d67d4e80_0 .net "B", 0 0, L_00000178d693de50;  alias, 1 drivers
v00000178d67d3e40_0 .net "Cin", 0 0, L_00000178d693e030;  alias, 1 drivers
v00000178d67d4340_0 .net "Cout", 0 0, L_00000178d68f2460;  alias, 1 drivers
v00000178d67d4480_0 .net "S", 0 0, L_00000178d68f3110;  alias, 1 drivers
v00000178d67dc0f0_0 .net "and1_out", 0 0, L_00000178d68f2690;  1 drivers
v00000178d67dc2d0_0 .net "and2_out", 0 0, L_00000178d68f2e70;  1 drivers
v00000178d67dcc30_0 .net "xor1_out", 0 0, L_00000178d68f1f90;  1 drivers
S_00000178d68cc2a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f3650 .functor AND 1, L_00000178d693d950, L_00000178d693de50, C4<1>, C4<1>;
v00000178d67dc9b0_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d67eff10_0 .net "B", 0 0, L_00000178d693de50;  alias, 1 drivers
v00000178d67effb0_0 .net "R", 0 0, L_00000178d68f3650;  alias, 1 drivers
S_00000178d68cc110 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d68f35e0 .functor NOT 1, L_00000178d693d950, C4<0>, C4<0>, C4<0>;
v00000178d67ee570_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d67eef70_0 .net "R", 0 0, L_00000178d68f35e0;  alias, 1 drivers
S_00000178d68cbad0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6998980 .functor NOT 1, L_00000178d693de50, C4<0>, C4<0>, C4<0>;
v00000178d67f7470_0 .net "A", 0 0, L_00000178d693de50;  alias, 1 drivers
v00000178d67f8410_0 .net "R", 0 0, L_00000178d6998980;  alias, 1 drivers
S_00000178d68cbdf0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f3810 .functor OR 1, L_00000178d693d950, L_00000178d693de50, C4<0>, C4<0>;
v00000178d67f7a10_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d67f7d30_0 .net "B", 0 0, L_00000178d693de50;  alias, 1 drivers
v00000178d6804e70_0 .net "R", 0 0, L_00000178d68f3810;  alias, 1 drivers
S_00000178d68cbf80 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69995c0 .functor BUFZ 1, L_00000178d693d950, C4<0>, C4<0>, C4<0>;
v00000178d6805730_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d6803d90_0 .net "R", 0 0, L_00000178d69995c0;  alias, 1 drivers
S_00000178d68cc430 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f37a0 .functor NOT 1, L_00000178d693de50, C4<0>, C4<0>, C4<0>;
v00000178d6822850_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d67ccf20_0 .net "B", 0 0, L_00000178d693de50;  alias, 1 drivers
L_00000178d69501a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d67cc840_0 .net "Cin", 0 0, L_00000178d69501a0;  1 drivers
v00000178d68d16a0_0 .net "Cout", 0 0, L_00000178d68f3730;  alias, 1 drivers
v00000178d68d1d80_0 .net "S", 0 0, L_00000178d68f2ee0;  alias, 1 drivers
S_00000178d68cd3d0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68cc430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d68f2700 .functor XOR 1, L_00000178d693d950, L_00000178d68f37a0, C4<0>, C4<0>;
L_00000178d68f2ee0 .functor XOR 1, L_00000178d68f2700, L_00000178d69501a0, C4<0>, C4<0>;
L_00000178d68f3880 .functor AND 1, L_00000178d68f2700, L_00000178d69501a0, C4<1>, C4<1>;
L_00000178d68f38f0 .functor AND 1, L_00000178d693d950, L_00000178d68f37a0, C4<1>, C4<1>;
L_00000178d68f3730 .functor OR 1, L_00000178d68f3880, L_00000178d68f38f0, C4<0>, C4<0>;
v00000178d6804010_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d6810bc0_0 .net "B", 0 0, L_00000178d68f37a0;  1 drivers
v00000178d6810c60_0 .net "Cin", 0 0, L_00000178d69501a0;  alias, 1 drivers
v00000178d680f9a0_0 .net "Cout", 0 0, L_00000178d68f3730;  alias, 1 drivers
v00000178d680fa40_0 .net "S", 0 0, L_00000178d68f2ee0;  alias, 1 drivers
v00000178d6823cf0_0 .net "and1_out", 0 0, L_00000178d68f3880;  1 drivers
v00000178d6822710_0 .net "and2_out", 0 0, L_00000178d68f38f0;  1 drivers
v00000178d6824010_0 .net "xor1_out", 0 0, L_00000178d68f2700;  1 drivers
S_00000178d68cc5c0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68cb940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d68f36c0 .functor XOR 1, L_00000178d693d950, L_00000178d693de50, C4<0>, C4<0>;
v00000178d68d0840_0 .net "A", 0 0, L_00000178d693d950;  alias, 1 drivers
v00000178d68d2500_0 .net "B", 0 0, L_00000178d693de50;  alias, 1 drivers
v00000178d68d1740_0 .net "R", 0 0, L_00000178d68f36c0;  alias, 1 drivers
S_00000178d68cd0b0 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6851b50 .param/l "i" 0 3 12, +C4<011>;
S_00000178d68cd560 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68cd0b0;
 .timescale 0 0;
S_00000178d68ccd90 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68cd560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68d25a0_0 .net "A", 0 0, L_00000178d693caf0;  1 drivers
v00000178d68d12e0_0 .net "B", 0 0, L_00000178d693e3f0;  1 drivers
v00000178d68d1600_0 .net "Cin", 0 0, L_00000178d693d9f0;  1 drivers
v00000178d68d1380_0 .net "Cout", 0 0, v00000178d68d3d60_0;  1 drivers
v00000178d68d2640_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68d1420_0 .var "R", 0 0;
v00000178d68d3ea0_0 .net "add_cout", 0 0, L_00000178d69992b0;  1 drivers
v00000178d68d44e0_0 .net "and_out", 0 0, L_00000178d6998130;  1 drivers
v00000178d68d3d60_0 .var "cout_internal", 0 0;
v00000178d68d2960_0 .net "not_a", 0 0, L_00000178d6999080;  1 drivers
v00000178d68d3680_0 .net "not_b", 0 0, L_00000178d6998440;  1 drivers
v00000178d68d4bc0_0 .net "or_out", 0 0, L_00000178d6999940;  1 drivers
v00000178d68d3f40_0 .net "pass_a", 0 0, L_00000178d69997f0;  1 drivers
v00000178d68d2c80_0 .net "sub", 0 0, L_00000178d69986e0;  1 drivers
v00000178d68d3400_0 .net "sub_cout", 0 0, L_00000178d69994e0;  1 drivers
v00000178d68d3fe0_0 .net "sum", 0 0, L_00000178d6998b40;  1 drivers
v00000178d68d4080_0 .net "xor_out", 0 0, L_00000178d6998360;  1 drivers
E_00000178d6852b90/0 .event anyedge, v00000178d686b400_0, v00000178d68d1920_0, v00000178d68d0ac0_0, v00000178d68d2320_0;
E_00000178d6852b90/1 .event anyedge, v00000178d68d1ba0_0, v00000178d68d08e0_0, v00000178d68d0de0_0, v00000178d68d1240_0;
E_00000178d6852b90/2 .event anyedge, v00000178d68d1b00_0, v00000178d68d1f60_0, v00000178d68d1060_0;
E_00000178d6852b90 .event/or E_00000178d6852b90/0, E_00000178d6852b90/1, E_00000178d6852b90/2;
S_00000178d68cd6f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69982f0 .functor XOR 1, L_00000178d693caf0, L_00000178d693e3f0, C4<0>, C4<0>;
L_00000178d6998b40 .functor XOR 1, L_00000178d69982f0, L_00000178d693d9f0, C4<0>, C4<0>;
L_00000178d6999b70 .functor AND 1, L_00000178d69982f0, L_00000178d693d9f0, C4<1>, C4<1>;
L_00000178d6998fa0 .functor AND 1, L_00000178d693caf0, L_00000178d693e3f0, C4<1>, C4<1>;
L_00000178d69992b0 .functor OR 1, L_00000178d6999b70, L_00000178d6998fa0, C4<0>, C4<0>;
v00000178d68d19c0_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d05c0_0 .net "B", 0 0, L_00000178d693e3f0;  alias, 1 drivers
v00000178d68d1560_0 .net "Cin", 0 0, L_00000178d693d9f0;  alias, 1 drivers
v00000178d68d0ac0_0 .net "Cout", 0 0, L_00000178d69992b0;  alias, 1 drivers
v00000178d68d1920_0 .net "S", 0 0, L_00000178d6998b40;  alias, 1 drivers
v00000178d68d21e0_0 .net "and1_out", 0 0, L_00000178d6999b70;  1 drivers
v00000178d68d03e0_0 .net "and2_out", 0 0, L_00000178d6998fa0;  1 drivers
v00000178d68d0fc0_0 .net "xor1_out", 0 0, L_00000178d69982f0;  1 drivers
S_00000178d68ccf20 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6998130 .functor AND 1, L_00000178d693caf0, L_00000178d693e3f0, C4<1>, C4<1>;
v00000178d68d0340_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d0660_0 .net "B", 0 0, L_00000178d693e3f0;  alias, 1 drivers
v00000178d68d08e0_0 .net "R", 0 0, L_00000178d6998130;  alias, 1 drivers
S_00000178d68cc750 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6999080 .functor NOT 1, L_00000178d693caf0, C4<0>, C4<0>, C4<0>;
v00000178d68d23c0_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d1b00_0 .net "R", 0 0, L_00000178d6999080;  alias, 1 drivers
S_00000178d68cca70 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6998440 .functor NOT 1, L_00000178d693e3f0, C4<0>, C4<0>, C4<0>;
v00000178d68d1e20_0 .net "A", 0 0, L_00000178d693e3f0;  alias, 1 drivers
v00000178d68d1060_0 .net "R", 0 0, L_00000178d6998440;  alias, 1 drivers
S_00000178d68ccc00 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6999940 .functor OR 1, L_00000178d693caf0, L_00000178d693e3f0, C4<0>, C4<0>;
v00000178d68d1ec0_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d2820_0 .net "B", 0 0, L_00000178d693e3f0;  alias, 1 drivers
v00000178d68d0de0_0 .net "R", 0 0, L_00000178d6999940;  alias, 1 drivers
S_00000178d68cd240 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69997f0 .functor BUFZ 1, L_00000178d693caf0, C4<0>, C4<0>, C4<0>;
v00000178d68d0980_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d1f60_0 .net "R", 0 0, L_00000178d69997f0;  alias, 1 drivers
S_00000178d68d6900 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69989f0 .functor NOT 1, L_00000178d693e3f0, C4<0>, C4<0>, C4<0>;
v00000178d68d2460_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d0ca0_0 .net "B", 0 0, L_00000178d693e3f0;  alias, 1 drivers
L_00000178d69501e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68d11a0_0 .net "Cin", 0 0, L_00000178d69501e8;  1 drivers
v00000178d68d2000_0 .net "Cout", 0 0, L_00000178d69994e0;  alias, 1 drivers
v00000178d68d0d40_0 .net "S", 0 0, L_00000178d69986e0;  alias, 1 drivers
S_00000178d68d7710 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68d6900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6999160 .functor XOR 1, L_00000178d693caf0, L_00000178d69989f0, C4<0>, C4<0>;
L_00000178d69986e0 .functor XOR 1, L_00000178d6999160, L_00000178d69501e8, C4<0>, C4<0>;
L_00000178d69983d0 .functor AND 1, L_00000178d6999160, L_00000178d69501e8, C4<1>, C4<1>;
L_00000178d6998750 .functor AND 1, L_00000178d693caf0, L_00000178d69989f0, C4<1>, C4<1>;
L_00000178d69994e0 .functor OR 1, L_00000178d69983d0, L_00000178d6998750, C4<0>, C4<0>;
v00000178d68d2280_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d0200_0 .net "B", 0 0, L_00000178d69989f0;  1 drivers
v00000178d68d28c0_0 .net "Cin", 0 0, L_00000178d69501e8;  alias, 1 drivers
v00000178d68d1ba0_0 .net "Cout", 0 0, L_00000178d69994e0;  alias, 1 drivers
v00000178d68d2320_0 .net "S", 0 0, L_00000178d69986e0;  alias, 1 drivers
v00000178d68d1c40_0 .net "and1_out", 0 0, L_00000178d69983d0;  1 drivers
v00000178d68d26e0_0 .net "and2_out", 0 0, L_00000178d6998750;  1 drivers
v00000178d68d1100_0 .net "xor1_out", 0 0, L_00000178d6999160;  1 drivers
S_00000178d68d62c0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68ccd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6998360 .functor XOR 1, L_00000178d693caf0, L_00000178d693e3f0, C4<0>, C4<0>;
v00000178d68d0b60_0 .net "A", 0 0, L_00000178d693caf0;  alias, 1 drivers
v00000178d68d0e80_0 .net "B", 0 0, L_00000178d693e3f0;  alias, 1 drivers
v00000178d68d1240_0 .net "R", 0 0, L_00000178d6998360;  alias, 1 drivers
S_00000178d68d73f0 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6851250 .param/l "i" 0 3 12, +C4<0100>;
S_00000178d68d6a90 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68d73f0;
 .timescale 0 0;
S_00000178d68d5af0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68d6a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68d43a0_0 .net "A", 0 0, L_00000178d693efd0;  1 drivers
v00000178d68d35e0_0 .net "B", 0 0, L_00000178d693da90;  1 drivers
v00000178d68d3540_0 .net "Cin", 0 0, L_00000178d693db30;  1 drivers
v00000178d68d2e60_0 .net "Cout", 0 0, v00000178d68d3860_0;  1 drivers
v00000178d68d4440_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68d2fa0_0 .var "R", 0 0;
v00000178d68d3040_0 .net "add_cout", 0 0, L_00000178d69981a0;  1 drivers
v00000178d68d30e0_0 .net "and_out", 0 0, L_00000178d6998c20;  1 drivers
v00000178d68d3860_0 .var "cout_internal", 0 0;
v00000178d68d3ae0_0 .net "not_a", 0 0, L_00000178d6998280;  1 drivers
v00000178d68d46c0_0 .net "not_b", 0 0, L_00000178d6999240;  1 drivers
v00000178d68d3b80_0 .net "or_out", 0 0, L_00000178d6998ad0;  1 drivers
v00000178d68d4940_0 .net "pass_a", 0 0, L_00000178d6998d70;  1 drivers
v00000178d68d4760_0 .net "sub", 0 0, L_00000178d6998670;  1 drivers
v00000178d68d4800_0 .net "sub_cout", 0 0, L_00000178d6998210;  1 drivers
v00000178d68d48a0_0 .net "sum", 0 0, L_00000178d69984b0;  1 drivers
v00000178d68d49e0_0 .net "xor_out", 0 0, L_00000178d69999b0;  1 drivers
E_00000178d6852e50/0 .event anyedge, v00000178d686b400_0, v00000178d68d4ee0_0, v00000178d68d3180_0, v00000178d68d4120_0;
E_00000178d6852e50/1 .event anyedge, v00000178d68d5020_0, v00000178d68d50c0_0, v00000178d68d3900_0, v00000178d68d2be0_0;
E_00000178d6852e50/2 .event anyedge, v00000178d68d2f00_0, v00000178d68d4580_0, v00000178d68d2aa0_0;
E_00000178d6852e50 .event/or E_00000178d6852e50/0, E_00000178d6852e50/1, E_00000178d6852e50/2;
S_00000178d68d6c20 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6998f30 .functor XOR 1, L_00000178d693efd0, L_00000178d693da90, C4<0>, C4<0>;
L_00000178d69984b0 .functor XOR 1, L_00000178d6998f30, L_00000178d693db30, C4<0>, C4<0>;
L_00000178d6998520 .functor AND 1, L_00000178d6998f30, L_00000178d693db30, C4<1>, C4<1>;
L_00000178d6998910 .functor AND 1, L_00000178d693efd0, L_00000178d693da90, C4<1>, C4<1>;
L_00000178d69981a0 .functor OR 1, L_00000178d6998520, L_00000178d6998910, C4<0>, C4<0>;
v00000178d68d4b20_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d3720_0 .net "B", 0 0, L_00000178d693da90;  alias, 1 drivers
v00000178d68d3c20_0 .net "Cin", 0 0, L_00000178d693db30;  alias, 1 drivers
v00000178d68d3180_0 .net "Cout", 0 0, L_00000178d69981a0;  alias, 1 drivers
v00000178d68d4ee0_0 .net "S", 0 0, L_00000178d69984b0;  alias, 1 drivers
v00000178d68d2a00_0 .net "and1_out", 0 0, L_00000178d6998520;  1 drivers
v00000178d68d4a80_0 .net "and2_out", 0 0, L_00000178d6998910;  1 drivers
v00000178d68d2dc0_0 .net "xor1_out", 0 0, L_00000178d6998f30;  1 drivers
S_00000178d68d5c80 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6998c20 .functor AND 1, L_00000178d693efd0, L_00000178d693da90, C4<1>, C4<1>;
v00000178d68d3220_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d32c0_0 .net "B", 0 0, L_00000178d693da90;  alias, 1 drivers
v00000178d68d50c0_0 .net "R", 0 0, L_00000178d6998c20;  alias, 1 drivers
S_00000178d68d6770 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6998280 .functor NOT 1, L_00000178d693efd0, C4<0>, C4<0>, C4<0>;
v00000178d68d4c60_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d2f00_0 .net "R", 0 0, L_00000178d6998280;  alias, 1 drivers
S_00000178d68d6db0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6999240 .functor NOT 1, L_00000178d693da90, C4<0>, C4<0>, C4<0>;
v00000178d68d4d00_0 .net "A", 0 0, L_00000178d693da90;  alias, 1 drivers
v00000178d68d2aa0_0 .net "R", 0 0, L_00000178d6999240;  alias, 1 drivers
S_00000178d68d7580 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6998ad0 .functor OR 1, L_00000178d693efd0, L_00000178d693da90, C4<0>, C4<0>;
v00000178d68d37c0_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d4da0_0 .net "B", 0 0, L_00000178d693da90;  alias, 1 drivers
v00000178d68d3900_0 .net "R", 0 0, L_00000178d6998ad0;  alias, 1 drivers
S_00000178d68d6450 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6998d70 .functor BUFZ 1, L_00000178d693efd0, C4<0>, C4<0>, C4<0>;
v00000178d68d4e40_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d4580_0 .net "R", 0 0, L_00000178d6998d70;  alias, 1 drivers
S_00000178d68d6f40 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6998830 .functor NOT 1, L_00000178d693da90, C4<0>, C4<0>, C4<0>;
v00000178d68d34a0_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d4260_0 .net "B", 0 0, L_00000178d693da90;  alias, 1 drivers
L_00000178d6950230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68d3360_0 .net "Cin", 0 0, L_00000178d6950230;  1 drivers
v00000178d68d4620_0 .net "Cout", 0 0, L_00000178d6998210;  alias, 1 drivers
v00000178d68d2b40_0 .net "S", 0 0, L_00000178d6998670;  alias, 1 drivers
S_00000178d68d5960 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68d6f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6998600 .functor XOR 1, L_00000178d693efd0, L_00000178d6998830, C4<0>, C4<0>;
L_00000178d6998670 .functor XOR 1, L_00000178d6998600, L_00000178d6950230, C4<0>, C4<0>;
L_00000178d6998de0 .functor AND 1, L_00000178d6998600, L_00000178d6950230, C4<1>, C4<1>;
L_00000178d69987c0 .functor AND 1, L_00000178d693efd0, L_00000178d6998830, C4<1>, C4<1>;
L_00000178d6998210 .functor OR 1, L_00000178d6998de0, L_00000178d69987c0, C4<0>, C4<0>;
v00000178d68d3cc0_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d3a40_0 .net "B", 0 0, L_00000178d6998830;  1 drivers
v00000178d68d4f80_0 .net "Cin", 0 0, L_00000178d6950230;  alias, 1 drivers
v00000178d68d5020_0 .net "Cout", 0 0, L_00000178d6998210;  alias, 1 drivers
v00000178d68d4120_0 .net "S", 0 0, L_00000178d6998670;  alias, 1 drivers
v00000178d68d3e00_0 .net "and1_out", 0 0, L_00000178d6998de0;  1 drivers
v00000178d68d41c0_0 .net "and2_out", 0 0, L_00000178d69987c0;  1 drivers
v00000178d68d39a0_0 .net "xor1_out", 0 0, L_00000178d6998600;  1 drivers
S_00000178d68d6130 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68d5af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69999b0 .functor XOR 1, L_00000178d693efd0, L_00000178d693da90, C4<0>, C4<0>;
v00000178d68d4300_0 .net "A", 0 0, L_00000178d693efd0;  alias, 1 drivers
v00000178d68d2d20_0 .net "B", 0 0, L_00000178d693da90;  alias, 1 drivers
v00000178d68d2be0_0 .net "R", 0 0, L_00000178d69999b0;  alias, 1 drivers
S_00000178d68d5e10 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6853690 .param/l "i" 0 3 12, +C4<0101>;
S_00000178d68d65e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68d5e10;
 .timescale 0 0;
S_00000178d68d70d0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68d65e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68cfd00_0 .net "A", 0 0, L_00000178d693dbd0;  1 drivers
v00000178d68cdf00_0 .net "B", 0 0, L_00000178d693ddb0;  1 drivers
v00000178d68cf9e0_0 .net "Cin", 0 0, L_00000178d693ec10;  1 drivers
v00000178d68cf620_0 .net "Cout", 0 0, v00000178d68ce2c0_0;  1 drivers
v00000178d68cdfa0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68cfbc0_0 .var "R", 0 0;
v00000178d68ce040_0 .net "add_cout", 0 0, L_00000178d6998c90;  1 drivers
v00000178d68cfda0_0 .net "and_out", 0 0, L_00000178d69990f0;  1 drivers
v00000178d68ce2c0_0 .var "cout_internal", 0 0;
v00000178d68cfe40_0 .net "not_a", 0 0, L_00000178d69991d0;  1 drivers
v00000178d68cfee0_0 .net "not_b", 0 0, L_00000178d6999320;  1 drivers
v00000178d68cda00_0 .net "or_out", 0 0, L_00000178d6999400;  1 drivers
v00000178d68ce900_0 .net "pass_a", 0 0, L_00000178d6999470;  1 drivers
v00000178d68ce9a0_0 .net "sub", 0 0, L_00000178d6998e50;  1 drivers
v00000178d68cf6c0_0 .net "sub_cout", 0 0, L_00000178d6999710;  1 drivers
v00000178d68ceea0_0 .net "sum", 0 0, L_00000178d6999a20;  1 drivers
v00000178d68cea40_0 .net "xor_out", 0 0, L_00000178d6999a90;  1 drivers
E_00000178d6853910/0 .event anyedge, v00000178d686b400_0, v00000178d68d55c0_0, v00000178d68d5660_0, v00000178d68cfb20_0;
E_00000178d6853910/1 .event anyedge, v00000178d68cdd20_0, v00000178d68d5160_0, v00000178d68cf440_0, v00000178d68cfc60_0;
E_00000178d6853910/2 .event anyedge, v00000178d68cf300_0, v00000178d68cf940_0, v00000178d68ceb80_0;
E_00000178d6853910 .event/or E_00000178d6853910/0, E_00000178d6853910/1, E_00000178d6853910/2;
S_00000178d68d5fa0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6998a60 .functor XOR 1, L_00000178d693dbd0, L_00000178d693ddb0, C4<0>, C4<0>;
L_00000178d6999a20 .functor XOR 1, L_00000178d6998a60, L_00000178d693ec10, C4<0>, C4<0>;
L_00000178d6998bb0 .functor AND 1, L_00000178d6998a60, L_00000178d693ec10, C4<1>, C4<1>;
L_00000178d6999550 .functor AND 1, L_00000178d693dbd0, L_00000178d693ddb0, C4<1>, C4<1>;
L_00000178d6998c90 .functor OR 1, L_00000178d6998bb0, L_00000178d6999550, C4<0>, C4<0>;
v00000178d68d53e0_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68d5480_0 .net "B", 0 0, L_00000178d693ddb0;  alias, 1 drivers
v00000178d68d5520_0 .net "Cin", 0 0, L_00000178d693ec10;  alias, 1 drivers
v00000178d68d5660_0 .net "Cout", 0 0, L_00000178d6998c90;  alias, 1 drivers
v00000178d68d55c0_0 .net "S", 0 0, L_00000178d6999a20;  alias, 1 drivers
v00000178d68d57a0_0 .net "and1_out", 0 0, L_00000178d6998bb0;  1 drivers
v00000178d68d5700_0 .net "and2_out", 0 0, L_00000178d6999550;  1 drivers
v00000178d68d5200_0 .net "xor1_out", 0 0, L_00000178d6998a60;  1 drivers
S_00000178d68d7260 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69990f0 .functor AND 1, L_00000178d693dbd0, L_00000178d693ddb0, C4<1>, C4<1>;
v00000178d68d52a0_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68d5840_0 .net "B", 0 0, L_00000178d693ddb0;  alias, 1 drivers
v00000178d68d5160_0 .net "R", 0 0, L_00000178d69990f0;  alias, 1 drivers
S_00000178d68d8460 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69991d0 .functor NOT 1, L_00000178d693dbd0, C4<0>, C4<0>, C4<0>;
v00000178d68d5340_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68cf300_0 .net "R", 0 0, L_00000178d69991d0;  alias, 1 drivers
S_00000178d68d8910 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6999320 .functor NOT 1, L_00000178d693ddb0, C4<0>, C4<0>, C4<0>;
v00000178d68cf3a0_0 .net "A", 0 0, L_00000178d693ddb0;  alias, 1 drivers
v00000178d68ceb80_0 .net "R", 0 0, L_00000178d6999320;  alias, 1 drivers
S_00000178d68d9270 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6999400 .functor OR 1, L_00000178d693dbd0, L_00000178d693ddb0, C4<0>, C4<0>;
v00000178d68ce400_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68ce860_0 .net "B", 0 0, L_00000178d693ddb0;  alias, 1 drivers
v00000178d68cf440_0 .net "R", 0 0, L_00000178d6999400;  alias, 1 drivers
S_00000178d68d85f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d6999470 .functor BUFZ 1, L_00000178d693dbd0, C4<0>, C4<0>, C4<0>;
v00000178d68ce0e0_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68cf940_0 .net "R", 0 0, L_00000178d6999470;  alias, 1 drivers
S_00000178d68d8dc0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6999390 .functor NOT 1, L_00000178d693ddb0, C4<0>, C4<0>, C4<0>;
v00000178d68cfa80_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68cee00_0 .net "B", 0 0, L_00000178d693ddb0;  alias, 1 drivers
L_00000178d6950278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68cf580_0 .net "Cin", 0 0, L_00000178d6950278;  1 drivers
v00000178d68cd960_0 .net "Cout", 0 0, L_00000178d6999710;  alias, 1 drivers
v00000178d68cde60_0 .net "S", 0 0, L_00000178d6998e50;  alias, 1 drivers
S_00000178d68d8aa0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68d8dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6998d00 .functor XOR 1, L_00000178d693dbd0, L_00000178d6999390, C4<0>, C4<0>;
L_00000178d6998e50 .functor XOR 1, L_00000178d6998d00, L_00000178d6950278, C4<0>, C4<0>;
L_00000178d6999010 .functor AND 1, L_00000178d6998d00, L_00000178d6950278, C4<1>, C4<1>;
L_00000178d6998ec0 .functor AND 1, L_00000178d693dbd0, L_00000178d6999390, C4<1>, C4<1>;
L_00000178d6999710 .functor OR 1, L_00000178d6999010, L_00000178d6998ec0, C4<0>, C4<0>;
v00000178d68cddc0_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68ce360_0 .net "B", 0 0, L_00000178d6999390;  1 drivers
v00000178d68cf080_0 .net "Cin", 0 0, L_00000178d6950278;  alias, 1 drivers
v00000178d68cdd20_0 .net "Cout", 0 0, L_00000178d6999710;  alias, 1 drivers
v00000178d68cfb20_0 .net "S", 0 0, L_00000178d6998e50;  alias, 1 drivers
v00000178d68ce720_0 .net "and1_out", 0 0, L_00000178d6999010;  1 drivers
v00000178d68cf4e0_0 .net "and2_out", 0 0, L_00000178d6998ec0;  1 drivers
v00000178d68cec20_0 .net "xor1_out", 0 0, L_00000178d6998d00;  1 drivers
S_00000178d68d7fb0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68d70d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6999a90 .functor XOR 1, L_00000178d693dbd0, L_00000178d693ddb0, C4<0>, C4<0>;
v00000178d68cdbe0_0 .net "A", 0 0, L_00000178d693dbd0;  alias, 1 drivers
v00000178d68ce7c0_0 .net "B", 0 0, L_00000178d693ddb0;  alias, 1 drivers
v00000178d68cfc60_0 .net "R", 0 0, L_00000178d6999a90;  alias, 1 drivers
S_00000178d68d7c90 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6853810 .param/l "i" 0 3 12, +C4<0110>;
S_00000178d68d8780 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68d7c90;
 .timescale 0 0;
S_00000178d68d8140 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68d8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68dc410_0 .net "A", 0 0, L_00000178d693ee90;  1 drivers
v00000178d68de490_0 .net "B", 0 0, L_00000178d693e0d0;  1 drivers
v00000178d68dc7d0_0 .net "Cin", 0 0, L_00000178d693def0;  1 drivers
v00000178d68dc5f0_0 .net "Cout", 0 0, v00000178d68ddd10_0;  1 drivers
v00000178d68dcc30_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68dc730_0 .var "R", 0 0;
v00000178d68dc2d0_0 .net "add_cout", 0 0, L_00000178d6999be0;  1 drivers
v00000178d68dccd0_0 .net "and_out", 0 0, L_00000178d699ab30;  1 drivers
v00000178d68ddd10_0 .var "cout_internal", 0 0;
v00000178d68dd130_0 .net "not_a", 0 0, L_00000178d699a2e0;  1 drivers
v00000178d68de2b0_0 .net "not_b", 0 0, L_00000178d699acf0;  1 drivers
v00000178d68dc910_0 .net "or_out", 0 0, L_00000178d699a040;  1 drivers
v00000178d68de350_0 .net "pass_a", 0 0, L_00000178d699a890;  1 drivers
v00000178d68dcaf0_0 .net "sub", 0 0, L_00000178d6999cc0;  1 drivers
v00000178d68de850_0 .net "sub_cout", 0 0, L_00000178d699a510;  1 drivers
v00000178d68dc550_0 .net "sum", 0 0, L_00000178d6999780;  1 drivers
v00000178d68dd9f0_0 .net "xor_out", 0 0, L_00000178d699aac0;  1 drivers
E_00000178d6853ad0/0 .event anyedge, v00000178d686b400_0, v00000178d68cdaa0_0, v00000178d68cdb40_0, v00000178d68de8f0_0;
E_00000178d6853ad0/1 .event anyedge, v00000178d68dc870_0, v00000178d68cf800_0, v00000178d68ce220_0, v00000178d68dca50_0;
E_00000178d6853ad0/2 .event anyedge, v00000178d68ced60_0, v00000178d68ce5e0_0, v00000178d68ce4a0_0;
E_00000178d6853ad0 .event/or E_00000178d6853ad0/0, E_00000178d6853ad0/1, E_00000178d6853ad0/2;
S_00000178d68d8c30 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69996a0 .functor XOR 1, L_00000178d693ee90, L_00000178d693e0d0, C4<0>, C4<0>;
L_00000178d6999780 .functor XOR 1, L_00000178d69996a0, L_00000178d693def0, C4<0>, C4<0>;
L_00000178d69998d0 .functor AND 1, L_00000178d69996a0, L_00000178d693def0, C4<1>, C4<1>;
L_00000178d6999b00 .functor AND 1, L_00000178d693ee90, L_00000178d693e0d0, C4<1>, C4<1>;
L_00000178d6999be0 .functor OR 1, L_00000178d69998d0, L_00000178d6999b00, C4<0>, C4<0>;
v00000178d68cef40_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68ceae0_0 .net "B", 0 0, L_00000178d693e0d0;  alias, 1 drivers
v00000178d68cf760_0 .net "Cin", 0 0, L_00000178d693def0;  alias, 1 drivers
v00000178d68cdb40_0 .net "Cout", 0 0, L_00000178d6999be0;  alias, 1 drivers
v00000178d68cdaa0_0 .net "S", 0 0, L_00000178d6999780;  alias, 1 drivers
v00000178d68cff80_0 .net "and1_out", 0 0, L_00000178d69998d0;  1 drivers
v00000178d68cecc0_0 .net "and2_out", 0 0, L_00000178d6999b00;  1 drivers
v00000178d68cefe0_0 .net "xor1_out", 0 0, L_00000178d69996a0;  1 drivers
S_00000178d68d8f50 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699ab30 .functor AND 1, L_00000178d693ee90, L_00000178d693e0d0, C4<1>, C4<1>;
v00000178d68d0020_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68d00c0_0 .net "B", 0 0, L_00000178d693e0d0;  alias, 1 drivers
v00000178d68cf800_0 .net "R", 0 0, L_00000178d699ab30;  alias, 1 drivers
S_00000178d68d82d0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699a2e0 .functor NOT 1, L_00000178d693ee90, C4<0>, C4<0>, C4<0>;
v00000178d68cdc80_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68ced60_0 .net "R", 0 0, L_00000178d699a2e0;  alias, 1 drivers
S_00000178d68d9720 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699acf0 .functor NOT 1, L_00000178d693e0d0, C4<0>, C4<0>, C4<0>;
v00000178d68ce180_0 .net "A", 0 0, L_00000178d693e0d0;  alias, 1 drivers
v00000178d68ce4a0_0 .net "R", 0 0, L_00000178d699acf0;  alias, 1 drivers
S_00000178d68d90e0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699a040 .functor OR 1, L_00000178d693ee90, L_00000178d693e0d0, C4<0>, C4<0>;
v00000178d68ce680_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68cf8a0_0 .net "B", 0 0, L_00000178d693e0d0;  alias, 1 drivers
v00000178d68ce220_0 .net "R", 0 0, L_00000178d699a040;  alias, 1 drivers
S_00000178d68d9400 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699a890 .functor BUFZ 1, L_00000178d693ee90, C4<0>, C4<0>, C4<0>;
v00000178d68ce540_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68ce5e0_0 .net "R", 0 0, L_00000178d699a890;  alias, 1 drivers
S_00000178d68d9590 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699aba0 .functor NOT 1, L_00000178d693e0d0, C4<0>, C4<0>, C4<0>;
v00000178d68de030_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68dd450_0 .net "B", 0 0, L_00000178d693e0d0;  alias, 1 drivers
L_00000178d69502c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68dc9b0_0 .net "Cin", 0 0, L_00000178d69502c0;  1 drivers
v00000178d68dcb90_0 .net "Cout", 0 0, L_00000178d699a510;  alias, 1 drivers
v00000178d68dc190_0 .net "S", 0 0, L_00000178d6999cc0;  alias, 1 drivers
S_00000178d68d7970 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68d9590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6999c50 .functor XOR 1, L_00000178d693ee90, L_00000178d699aba0, C4<0>, C4<0>;
L_00000178d6999cc0 .functor XOR 1, L_00000178d6999c50, L_00000178d69502c0, C4<0>, C4<0>;
L_00000178d6999ef0 .functor AND 1, L_00000178d6999c50, L_00000178d69502c0, C4<1>, C4<1>;
L_00000178d699a740 .functor AND 1, L_00000178d693ee90, L_00000178d699aba0, C4<1>, C4<1>;
L_00000178d699a510 .functor OR 1, L_00000178d6999ef0, L_00000178d699a740, C4<0>, C4<0>;
v00000178d68cf120_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68cf1c0_0 .net "B", 0 0, L_00000178d699aba0;  1 drivers
v00000178d68cf260_0 .net "Cin", 0 0, L_00000178d69502c0;  alias, 1 drivers
v00000178d68dc870_0 .net "Cout", 0 0, L_00000178d699a510;  alias, 1 drivers
v00000178d68de8f0_0 .net "S", 0 0, L_00000178d6999cc0;  alias, 1 drivers
v00000178d68dcf50_0 .net "and1_out", 0 0, L_00000178d6999ef0;  1 drivers
v00000178d68dc4b0_0 .net "and2_out", 0 0, L_00000178d699a740;  1 drivers
v00000178d68dda90_0 .net "xor1_out", 0 0, L_00000178d6999c50;  1 drivers
S_00000178d68d7b00 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68d8140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699aac0 .functor XOR 1, L_00000178d693ee90, L_00000178d693e0d0, C4<0>, C4<0>;
v00000178d68dc690_0 .net "A", 0 0, L_00000178d693ee90;  alias, 1 drivers
v00000178d68dc370_0 .net "B", 0 0, L_00000178d693e0d0;  alias, 1 drivers
v00000178d68dca50_0 .net "R", 0 0, L_00000178d699aac0;  alias, 1 drivers
S_00000178d68d7e20 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6853650 .param/l "i" 0 3 12, +C4<0111>;
S_00000178d68e4170 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68d7e20;
 .timescale 0 0;
S_00000178d68e4490 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68e4170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68df4d0_0 .net "A", 0 0, L_00000178d693e490;  1 drivers
v00000178d68defd0_0 .net "B", 0 0, L_00000178d693e530;  1 drivers
v00000178d68e0f10_0 .net "Cin", 0 0, L_00000178d693e5d0;  1 drivers
v00000178d68dfd90_0 .net "Cout", 0 0, v00000178d68e03d0_0;  1 drivers
v00000178d68df610_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68dfe30_0 .var "R", 0 0;
v00000178d68e0290_0 .net "add_cout", 0 0, L_00000178d699a350;  1 drivers
v00000178d68df7f0_0 .net "and_out", 0 0, L_00000178d699b690;  1 drivers
v00000178d68e03d0_0 .var "cout_internal", 0 0;
v00000178d68deb70_0 .net "not_a", 0 0, L_00000178d699b540;  1 drivers
v00000178d68dea30_0 .net "not_b", 0 0, L_00000178d699aeb0;  1 drivers
v00000178d68df570_0 .net "or_out", 0 0, L_00000178d699ac10;  1 drivers
v00000178d68df110_0 .net "pass_a", 0 0, L_00000178d699a190;  1 drivers
v00000178d68e0470_0 .net "sub", 0 0, L_00000178d699a4a0;  1 drivers
v00000178d68e0970_0 .net "sub_cout", 0 0, L_00000178d699b4d0;  1 drivers
v00000178d68e0dd0_0 .net "sum", 0 0, L_00000178d6999e80;  1 drivers
v00000178d68dfed0_0 .net "xor_out", 0 0, L_00000178d6999f60;  1 drivers
E_00000178d6853a10/0 .event anyedge, v00000178d686b400_0, v00000178d68ddbd0_0, v00000178d68dd630_0, v00000178d68de0d0_0;
E_00000178d6853a10/1 .event anyedge, v00000178d68de170_0, v00000178d68dcff0_0, v00000178d68dd310_0, v00000178d68e0510_0;
E_00000178d6853a10/2 .event anyedge, v00000178d68dd4f0_0, v00000178d68dde50_0, v00000178d68dd1d0_0;
E_00000178d6853a10 .event/or E_00000178d6853a10/0, E_00000178d6853a10/1, E_00000178d6853a10/2;
S_00000178d68e3e50 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6999fd0 .functor XOR 1, L_00000178d693e490, L_00000178d693e530, C4<0>, C4<0>;
L_00000178d6999e80 .functor XOR 1, L_00000178d6999fd0, L_00000178d693e5d0, C4<0>, C4<0>;
L_00000178d699aa50 .functor AND 1, L_00000178d6999fd0, L_00000178d693e5d0, C4<1>, C4<1>;
L_00000178d699a270 .functor AND 1, L_00000178d693e490, L_00000178d693e530, C4<1>, C4<1>;
L_00000178d699a350 .functor OR 1, L_00000178d699aa50, L_00000178d699a270, C4<0>, C4<0>;
v00000178d68dc230_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68ddb30_0 .net "B", 0 0, L_00000178d693e530;  alias, 1 drivers
v00000178d68dce10_0 .net "Cin", 0 0, L_00000178d693e5d0;  alias, 1 drivers
v00000178d68dd630_0 .net "Cout", 0 0, L_00000178d699a350;  alias, 1 drivers
v00000178d68ddbd0_0 .net "S", 0 0, L_00000178d6999e80;  alias, 1 drivers
v00000178d68de3f0_0 .net "and1_out", 0 0, L_00000178d699aa50;  1 drivers
v00000178d68dcd70_0 .net "and2_out", 0 0, L_00000178d699a270;  1 drivers
v00000178d68dceb0_0 .net "xor1_out", 0 0, L_00000178d6999fd0;  1 drivers
S_00000178d68e4df0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699b690 .functor AND 1, L_00000178d693e490, L_00000178d693e530, C4<1>, C4<1>;
v00000178d68ddc70_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68dd3b0_0 .net "B", 0 0, L_00000178d693e530;  alias, 1 drivers
v00000178d68dcff0_0 .net "R", 0 0, L_00000178d699b690;  alias, 1 drivers
S_00000178d68e3cc0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699b540 .functor NOT 1, L_00000178d693e490, C4<0>, C4<0>, C4<0>;
v00000178d68dddb0_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68dd4f0_0 .net "R", 0 0, L_00000178d699b540;  alias, 1 drivers
S_00000178d68e5750 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699aeb0 .functor NOT 1, L_00000178d693e530, C4<0>, C4<0>, C4<0>;
v00000178d68dd090_0 .net "A", 0 0, L_00000178d693e530;  alias, 1 drivers
v00000178d68dd1d0_0 .net "R", 0 0, L_00000178d699aeb0;  alias, 1 drivers
S_00000178d68e5430 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699ac10 .functor OR 1, L_00000178d693e490, L_00000178d693e530, C4<0>, C4<0>;
v00000178d68dd770_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68dd270_0 .net "B", 0 0, L_00000178d693e530;  alias, 1 drivers
v00000178d68dd310_0 .net "R", 0 0, L_00000178d699ac10;  alias, 1 drivers
S_00000178d68e4f80 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699a190 .functor BUFZ 1, L_00000178d693e490, C4<0>, C4<0>, C4<0>;
v00000178d68de530_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68dde50_0 .net "R", 0 0, L_00000178d699a190;  alias, 1 drivers
S_00000178d68e55c0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699a0b0 .functor NOT 1, L_00000178d693e530, C4<0>, C4<0>, C4<0>;
v00000178d68dd950_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68ddf90_0 .net "B", 0 0, L_00000178d693e530;  alias, 1 drivers
L_00000178d6950308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68de210_0 .net "Cin", 0 0, L_00000178d6950308;  1 drivers
v00000178d68de5d0_0 .net "Cout", 0 0, L_00000178d699b4d0;  alias, 1 drivers
v00000178d68de710_0 .net "S", 0 0, L_00000178d699a4a0;  alias, 1 drivers
S_00000178d68e3fe0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68e55c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699a900 .functor XOR 1, L_00000178d693e490, L_00000178d699a0b0, C4<0>, C4<0>;
L_00000178d699a4a0 .functor XOR 1, L_00000178d699a900, L_00000178d6950308, C4<0>, C4<0>;
L_00000178d699a970 .functor AND 1, L_00000178d699a900, L_00000178d6950308, C4<1>, C4<1>;
L_00000178d699a120 .functor AND 1, L_00000178d693e490, L_00000178d699a0b0, C4<1>, C4<1>;
L_00000178d699b4d0 .functor OR 1, L_00000178d699a970, L_00000178d699a120, C4<0>, C4<0>;
v00000178d68dd590_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68dd810_0 .net "B", 0 0, L_00000178d699a0b0;  1 drivers
v00000178d68dd6d0_0 .net "Cin", 0 0, L_00000178d6950308;  alias, 1 drivers
v00000178d68de170_0 .net "Cout", 0 0, L_00000178d699b4d0;  alias, 1 drivers
v00000178d68de0d0_0 .net "S", 0 0, L_00000178d699a4a0;  alias, 1 drivers
v00000178d68dd8b0_0 .net "and1_out", 0 0, L_00000178d699a970;  1 drivers
v00000178d68de670_0 .net "and2_out", 0 0, L_00000178d699a120;  1 drivers
v00000178d68ddef0_0 .net "xor1_out", 0 0, L_00000178d699a900;  1 drivers
S_00000178d68e5110 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68e4490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6999f60 .functor XOR 1, L_00000178d693e490, L_00000178d693e530, C4<0>, C4<0>;
v00000178d68de7b0_0 .net "A", 0 0, L_00000178d693e490;  alias, 1 drivers
v00000178d68df930_0 .net "B", 0 0, L_00000178d693e530;  alias, 1 drivers
v00000178d68e0510_0 .net "R", 0 0, L_00000178d6999f60;  alias, 1 drivers
S_00000178d68e4300 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d68538d0 .param/l "i" 0 3 12, +C4<01000>;
S_00000178d68e39a0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68e4300;
 .timescale 0 0;
S_00000178d68e4620 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68e39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68e01f0_0 .net "A", 0 0, L_00000178d693e710;  1 drivers
v00000178d68e0d30_0 .net "B", 0 0, L_00000178d693e7b0;  1 drivers
v00000178d68e1050_0 .net "Cin", 0 0, L_00000178d693e850;  1 drivers
v00000178d68df9d0_0 .net "Cout", 0 0, v00000178d68dfc50_0;  1 drivers
v00000178d68de990_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68ded50_0 .var "R", 0 0;
v00000178d68df890_0 .net "add_cout", 0 0, L_00000178d699a580;  1 drivers
v00000178d68dfb10_0 .net "and_out", 0 0, L_00000178d699b8c0;  1 drivers
v00000178d68dfc50_0 .var "cout_internal", 0 0;
v00000178d68e15f0_0 .net "not_a", 0 0, L_00000178d699a9e0;  1 drivers
v00000178d68e1370_0 .net "not_b", 0 0, L_00000178d699b700;  1 drivers
v00000178d68e1230_0 .net "or_out", 0 0, L_00000178d699a7b0;  1 drivers
v00000178d68e17d0_0 .net "pass_a", 0 0, L_00000178d699ac80;  1 drivers
v00000178d68e1410_0 .net "sub", 0 0, L_00000178d699b770;  1 drivers
v00000178d68e14b0_0 .net "sub_cout", 0 0, L_00000178d699a5f0;  1 drivers
v00000178d68e1550_0 .net "sum", 0 0, L_00000178d699a200;  1 drivers
v00000178d68e1870_0 .net "xor_out", 0 0, L_00000178d699a820;  1 drivers
E_00000178d6852f10/0 .event anyedge, v00000178d686b400_0, v00000178d68dff70_0, v00000178d68e0650_0, v00000178d68e06f0_0;
E_00000178d6852f10/1 .event anyedge, v00000178d68e10f0_0, v00000178d68e0bf0_0, v00000178d68df750_0, v00000178d68e0b50_0;
E_00000178d6852f10/2 .event anyedge, v00000178d68df430_0, v00000178d68df070_0, v00000178d68e00b0_0;
E_00000178d6852f10 .event/or E_00000178d6852f10/0, E_00000178d6852f10/1, E_00000178d6852f10/2;
S_00000178d68e4940 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699ae40 .functor XOR 1, L_00000178d693e710, L_00000178d693e7b0, C4<0>, C4<0>;
L_00000178d699a200 .functor XOR 1, L_00000178d699ae40, L_00000178d693e850, C4<0>, C4<0>;
L_00000178d699b310 .functor AND 1, L_00000178d699ae40, L_00000178d693e850, C4<1>, C4<1>;
L_00000178d699b5b0 .functor AND 1, L_00000178d693e710, L_00000178d693e7b0, C4<1>, C4<1>;
L_00000178d699a580 .functor OR 1, L_00000178d699b310, L_00000178d699b5b0, C4<0>, C4<0>;
v00000178d68df1b0_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68e05b0_0 .net "B", 0 0, L_00000178d693e7b0;  alias, 1 drivers
v00000178d68e0330_0 .net "Cin", 0 0, L_00000178d693e850;  alias, 1 drivers
v00000178d68e0650_0 .net "Cout", 0 0, L_00000178d699a580;  alias, 1 drivers
v00000178d68dff70_0 .net "S", 0 0, L_00000178d699a200;  alias, 1 drivers
v00000178d68df390_0 .net "and1_out", 0 0, L_00000178d699b310;  1 drivers
v00000178d68e0010_0 .net "and2_out", 0 0, L_00000178d699b5b0;  1 drivers
v00000178d68e0830_0 .net "xor1_out", 0 0, L_00000178d699ae40;  1 drivers
S_00000178d68e4ad0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699b8c0 .functor AND 1, L_00000178d693e710, L_00000178d693e7b0, C4<1>, C4<1>;
v00000178d68dfa70_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68e0e70_0 .net "B", 0 0, L_00000178d693e7b0;  alias, 1 drivers
v00000178d68e0bf0_0 .net "R", 0 0, L_00000178d699b8c0;  alias, 1 drivers
S_00000178d68e4c60 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699a9e0 .functor NOT 1, L_00000178d693e710, C4<0>, C4<0>, C4<0>;
v00000178d68dfcf0_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68df430_0 .net "R", 0 0, L_00000178d699a9e0;  alias, 1 drivers
S_00000178d68e3b30 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699b700 .functor NOT 1, L_00000178d693e7b0, C4<0>, C4<0>, C4<0>;
v00000178d68dead0_0 .net "A", 0 0, L_00000178d693e7b0;  alias, 1 drivers
v00000178d68e00b0_0 .net "R", 0 0, L_00000178d699b700;  alias, 1 drivers
S_00000178d68e52a0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699a7b0 .functor OR 1, L_00000178d693e710, L_00000178d693e7b0, C4<0>, C4<0>;
v00000178d68e0150_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68e0fb0_0 .net "B", 0 0, L_00000178d693e7b0;  alias, 1 drivers
v00000178d68df750_0 .net "R", 0 0, L_00000178d699a7b0;  alias, 1 drivers
S_00000178d68e47b0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699ac80 .functor BUFZ 1, L_00000178d693e710, C4<0>, C4<0>, C4<0>;
v00000178d68df6b0_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68df070_0 .net "R", 0 0, L_00000178d699ac80;  alias, 1 drivers
S_00000178d68e67c0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699a660 .functor NOT 1, L_00000178d693e7b0, C4<0>, C4<0>, C4<0>;
v00000178d68e0a10_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68decb0_0 .net "B", 0 0, L_00000178d693e7b0;  alias, 1 drivers
L_00000178d6950350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68dee90_0 .net "Cin", 0 0, L_00000178d6950350;  1 drivers
v00000178d68e0ab0_0 .net "Cout", 0 0, L_00000178d699a5f0;  alias, 1 drivers
v00000178d68def30_0 .net "S", 0 0, L_00000178d699b770;  alias, 1 drivers
S_00000178d68e5ff0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68e67c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699b380 .functor XOR 1, L_00000178d693e710, L_00000178d699a660, C4<0>, C4<0>;
L_00000178d699b770 .functor XOR 1, L_00000178d699b380, L_00000178d6950350, C4<0>, C4<0>;
L_00000178d699ad60 .functor AND 1, L_00000178d699b380, L_00000178d6950350, C4<1>, C4<1>;
L_00000178d699a3c0 .functor AND 1, L_00000178d693e710, L_00000178d699a660, C4<1>, C4<1>;
L_00000178d699a5f0 .functor OR 1, L_00000178d699ad60, L_00000178d699a3c0, C4<0>, C4<0>;
v00000178d68dec10_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68df250_0 .net "B", 0 0, L_00000178d699a660;  1 drivers
v00000178d68df2f0_0 .net "Cin", 0 0, L_00000178d6950350;  alias, 1 drivers
v00000178d68e10f0_0 .net "Cout", 0 0, L_00000178d699a5f0;  alias, 1 drivers
v00000178d68e06f0_0 .net "S", 0 0, L_00000178d699b770;  alias, 1 drivers
v00000178d68e0c90_0 .net "and1_out", 0 0, L_00000178d699ad60;  1 drivers
v00000178d68dfbb0_0 .net "and2_out", 0 0, L_00000178d699a3c0;  1 drivers
v00000178d68dedf0_0 .net "xor1_out", 0 0, L_00000178d699b380;  1 drivers
S_00000178d68e6c70 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68e4620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699a820 .functor XOR 1, L_00000178d693e710, L_00000178d693e7b0, C4<0>, C4<0>;
v00000178d68e08d0_0 .net "A", 0 0, L_00000178d693e710;  alias, 1 drivers
v00000178d68e0790_0 .net "B", 0 0, L_00000178d693e7b0;  alias, 1 drivers
v00000178d68e0b50_0 .net "R", 0 0, L_00000178d699a820;  alias, 1 drivers
S_00000178d68e6ae0 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d68531d0 .param/l "i" 0 3 12, +C4<01001>;
S_00000178d68e6180 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68e6ae0;
 .timescale 0 0;
S_00000178d68e59b0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68e6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68dba10_0 .net "A", 0 0, L_00000178d693eb70;  1 drivers
v00000178d68db510_0 .net "B", 0 0, L_00000178d693e8f0;  1 drivers
v00000178d68d9df0_0 .net "Cin", 0 0, L_00000178d693ea30;  1 drivers
v00000178d68dbab0_0 .net "Cout", 0 0, v00000178d68daa70_0;  1 drivers
v00000178d68da1b0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68dc050_0 .var "R", 0 0;
v00000178d68db5b0_0 .net "add_cout", 0 0, L_00000178d699af90;  1 drivers
v00000178d68da930_0 .net "and_out", 0 0, L_00000178d699b1c0;  1 drivers
v00000178d68daa70_0 .var "cout_internal", 0 0;
v00000178d68d9cb0_0 .net "not_a", 0 0, L_00000178d699b3f0;  1 drivers
v00000178d68dbd30_0 .net "not_b", 0 0, L_00000178d699b2a0;  1 drivers
v00000178d68dab10_0 .net "or_out", 0 0, L_00000178d6999e10;  1 drivers
v00000178d68da4d0_0 .net "pass_a", 0 0, L_00000178d699b460;  1 drivers
v00000178d68daed0_0 .net "sub", 0 0, L_00000178d699b000;  1 drivers
v00000178d68d9990_0 .net "sub_cout", 0 0, L_00000178d699b150;  1 drivers
v00000178d68db6f0_0 .net "sum", 0 0, L_00000178d699add0;  1 drivers
v00000178d68db1f0_0 .net "xor_out", 0 0, L_00000178d699b230;  1 drivers
E_00000178d6853350/0 .event anyedge, v00000178d686b400_0, v00000178d68d9e90_0, v00000178d68e12d0_0, v00000178d68db470_0;
E_00000178d6853350/1 .event anyedge, v00000178d68da750_0, v00000178d68da7f0_0, v00000178d68db0b0_0, v00000178d68db650_0;
E_00000178d6853350/2 .event anyedge, v00000178d68da6b0_0, v00000178d68da070_0, v00000178d68da570_0;
E_00000178d6853350 .event/or E_00000178d6853350/0, E_00000178d6853350/1, E_00000178d6853350/2;
S_00000178d68e72b0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699b7e0 .functor XOR 1, L_00000178d693eb70, L_00000178d693e8f0, C4<0>, C4<0>;
L_00000178d699add0 .functor XOR 1, L_00000178d699b7e0, L_00000178d693ea30, C4<0>, C4<0>;
L_00000178d699b850 .functor AND 1, L_00000178d699b7e0, L_00000178d693ea30, C4<1>, C4<1>;
L_00000178d699af20 .functor AND 1, L_00000178d693eb70, L_00000178d693e8f0, C4<1>, C4<1>;
L_00000178d699af90 .functor OR 1, L_00000178d699b850, L_00000178d699af20, C4<0>, C4<0>;
v00000178d68e1190_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68e1690_0 .net "B", 0 0, L_00000178d693e8f0;  alias, 1 drivers
v00000178d68e1730_0 .net "Cin", 0 0, L_00000178d693ea30;  alias, 1 drivers
v00000178d68e12d0_0 .net "Cout", 0 0, L_00000178d699af90;  alias, 1 drivers
v00000178d68d9e90_0 .net "S", 0 0, L_00000178d699add0;  alias, 1 drivers
v00000178d68da890_0 .net "and1_out", 0 0, L_00000178d699b850;  1 drivers
v00000178d68db3d0_0 .net "and2_out", 0 0, L_00000178d699af20;  1 drivers
v00000178d68daf70_0 .net "xor1_out", 0 0, L_00000178d699b7e0;  1 drivers
S_00000178d68e7440 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699b1c0 .functor AND 1, L_00000178d693eb70, L_00000178d693e8f0, C4<1>, C4<1>;
v00000178d68d9f30_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68dc0f0_0 .net "B", 0 0, L_00000178d693e8f0;  alias, 1 drivers
v00000178d68da7f0_0 .net "R", 0 0, L_00000178d699b1c0;  alias, 1 drivers
S_00000178d68e6e00 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699b3f0 .functor NOT 1, L_00000178d693eb70, C4<0>, C4<0>, C4<0>;
v00000178d68dad90_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68da6b0_0 .net "R", 0 0, L_00000178d699b3f0;  alias, 1 drivers
S_00000178d68e75d0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699b2a0 .functor NOT 1, L_00000178d693e8f0, C4<0>, C4<0>, C4<0>;
v00000178d68dac50_0 .net "A", 0 0, L_00000178d693e8f0;  alias, 1 drivers
v00000178d68da570_0 .net "R", 0 0, L_00000178d699b2a0;  alias, 1 drivers
S_00000178d68e5e60 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d6999e10 .functor OR 1, L_00000178d693eb70, L_00000178d693e8f0, C4<0>, C4<0>;
v00000178d68da430_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68db010_0 .net "B", 0 0, L_00000178d693e8f0;  alias, 1 drivers
v00000178d68db0b0_0 .net "R", 0 0, L_00000178d6999e10;  alias, 1 drivers
S_00000178d68e6310 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699b460 .functor BUFZ 1, L_00000178d693eb70, C4<0>, C4<0>, C4<0>;
v00000178d68dbe70_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68da070_0 .net "R", 0 0, L_00000178d699b460;  alias, 1 drivers
S_00000178d68e64a0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6999da0 .functor NOT 1, L_00000178d693e8f0, C4<0>, C4<0>, C4<0>;
v00000178d68dacf0_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68da110_0 .net "B", 0 0, L_00000178d693e8f0;  alias, 1 drivers
L_00000178d6950398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68d9d50_0 .net "Cin", 0 0, L_00000178d6950398;  1 drivers
v00000178d68dae30_0 .net "Cout", 0 0, L_00000178d699b150;  alias, 1 drivers
v00000178d68dbc90_0 .net "S", 0 0, L_00000178d699b000;  alias, 1 drivers
S_00000178d68e6630 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68e64a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d6999d30 .functor XOR 1, L_00000178d693eb70, L_00000178d6999da0, C4<0>, C4<0>;
L_00000178d699b000 .functor XOR 1, L_00000178d6999d30, L_00000178d6950398, C4<0>, C4<0>;
L_00000178d699b070 .functor AND 1, L_00000178d6999d30, L_00000178d6950398, C4<1>, C4<1>;
L_00000178d699b0e0 .functor AND 1, L_00000178d693eb70, L_00000178d6999da0, C4<1>, C4<1>;
L_00000178d699b150 .functor OR 1, L_00000178d699b070, L_00000178d699b0e0, C4<0>, C4<0>;
v00000178d68db150_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68dbf10_0 .net "B", 0 0, L_00000178d6999da0;  1 drivers
v00000178d68dbb50_0 .net "Cin", 0 0, L_00000178d6950398;  alias, 1 drivers
v00000178d68da750_0 .net "Cout", 0 0, L_00000178d699b150;  alias, 1 drivers
v00000178d68db470_0 .net "S", 0 0, L_00000178d699b000;  alias, 1 drivers
v00000178d68da9d0_0 .net "and1_out", 0 0, L_00000178d699b070;  1 drivers
v00000178d68da610_0 .net "and2_out", 0 0, L_00000178d699b0e0;  1 drivers
v00000178d68da390_0 .net "xor1_out", 0 0, L_00000178d6999d30;  1 drivers
S_00000178d68e6f90 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68e59b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699b230 .functor XOR 1, L_00000178d693eb70, L_00000178d693e8f0, C4<0>, C4<0>;
v00000178d68d9fd0_0 .net "A", 0 0, L_00000178d693eb70;  alias, 1 drivers
v00000178d68dbfb0_0 .net "B", 0 0, L_00000178d693e8f0;  alias, 1 drivers
v00000178d68db650_0 .net "R", 0 0, L_00000178d699b230;  alias, 1 drivers
S_00000178d68e7760 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6853290 .param/l "i" 0 3 12, +C4<01010>;
S_00000178d68e7120 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68e7760;
 .timescale 0 0;
S_00000178d68e6950 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68e7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68ea980_0 .net "A", 0 0, L_00000178d693ead0;  1 drivers
v00000178d68eaf20_0 .net "B", 0 0, L_00000178d693ecb0;  1 drivers
v00000178d68e9bc0_0 .net "Cin", 0 0, L_00000178d693ed50;  1 drivers
v00000178d68ea3e0_0 .net "Cout", 0 0, v00000178d68eb6a0_0;  1 drivers
v00000178d68ec0a0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68eb240_0 .var "R", 0 0;
v00000178d68ebb00_0 .net "add_cout", 0 0, L_00000178d699bb60;  1 drivers
v00000178d68eb920_0 .net "and_out", 0 0, L_00000178d699ba80;  1 drivers
v00000178d68eb6a0_0 .var "cout_internal", 0 0;
v00000178d68ec000_0 .net "not_a", 0 0, L_00000178d699bd20;  1 drivers
v00000178d68eb600_0 .net "not_b", 0 0, L_00000178d699bee0;  1 drivers
v00000178d68eb560_0 .net "or_out", 0 0, L_00000178d699be00;  1 drivers
v00000178d68e9f80_0 .net "pass_a", 0 0, L_00000178d69ae1b0;  1 drivers
v00000178d68eb420_0 .net "sub", 0 0, L_00000178d699b9a0;  1 drivers
v00000178d68ebba0_0 .net "sub_cout", 0 0, L_00000178d699be70;  1 drivers
v00000178d68ec140_0 .net "sum", 0 0, L_00000178d699bfc0;  1 drivers
v00000178d68ea0c0_0 .net "xor_out", 0 0, L_00000178d699bc40;  1 drivers
E_00000178d6854890/0 .event anyedge, v00000178d686b400_0, v00000178d68dabb0_0, v00000178d68db790_0, v00000178d68ebf60_0;
E_00000178d6854890/1 .event anyedge, v00000178d68ea200_0, v00000178d68da2f0_0, v00000178d68eba60_0, v00000178d68e9b20_0;
E_00000178d6854890/2 .event anyedge, v00000178d68d9c10_0, v00000178d68ea020_0, v00000178d68db970_0;
E_00000178d6854890 .event/or E_00000178d6854890/0, E_00000178d6854890/1, E_00000178d6854890/2;
S_00000178d68e5b40 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699bcb0 .functor XOR 1, L_00000178d693ead0, L_00000178d693ecb0, C4<0>, C4<0>;
L_00000178d699bfc0 .functor XOR 1, L_00000178d699bcb0, L_00000178d693ed50, C4<0>, C4<0>;
L_00000178d699bd90 .functor AND 1, L_00000178d699bcb0, L_00000178d693ed50, C4<1>, C4<1>;
L_00000178d699c030 .functor AND 1, L_00000178d693ead0, L_00000178d693ecb0, C4<1>, C4<1>;
L_00000178d699bb60 .functor OR 1, L_00000178d699bd90, L_00000178d699c030, C4<0>, C4<0>;
v00000178d68da250_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68dbbf0_0 .net "B", 0 0, L_00000178d693ecb0;  alias, 1 drivers
v00000178d68dbdd0_0 .net "Cin", 0 0, L_00000178d693ed50;  alias, 1 drivers
v00000178d68db790_0 .net "Cout", 0 0, L_00000178d699bb60;  alias, 1 drivers
v00000178d68dabb0_0 .net "S", 0 0, L_00000178d699bfc0;  alias, 1 drivers
v00000178d68db290_0 .net "and1_out", 0 0, L_00000178d699bd90;  1 drivers
v00000178d68db330_0 .net "and2_out", 0 0, L_00000178d699c030;  1 drivers
v00000178d68d9a30_0 .net "xor1_out", 0 0, L_00000178d699bcb0;  1 drivers
S_00000178d68e5cd0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699ba80 .functor AND 1, L_00000178d693ead0, L_00000178d693ecb0, C4<1>, C4<1>;
v00000178d68d9b70_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68d9ad0_0 .net "B", 0 0, L_00000178d693ecb0;  alias, 1 drivers
v00000178d68da2f0_0 .net "R", 0 0, L_00000178d699ba80;  alias, 1 drivers
S_00000178d68e8640 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699bd20 .functor NOT 1, L_00000178d693ead0, C4<0>, C4<0>, C4<0>;
v00000178d68db830_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68d9c10_0 .net "R", 0 0, L_00000178d699bd20;  alias, 1 drivers
S_00000178d68e8960 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d699bee0 .functor NOT 1, L_00000178d693ecb0, C4<0>, C4<0>, C4<0>;
v00000178d68db8d0_0 .net "A", 0 0, L_00000178d693ecb0;  alias, 1 drivers
v00000178d68db970_0 .net "R", 0 0, L_00000178d699bee0;  alias, 1 drivers
S_00000178d68e8190 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699be00 .functor OR 1, L_00000178d693ead0, L_00000178d693ecb0, C4<0>, C4<0>;
v00000178d68e9d00_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68e9c60_0 .net "B", 0 0, L_00000178d693ecb0;  alias, 1 drivers
v00000178d68eba60_0 .net "R", 0 0, L_00000178d699be00;  alias, 1 drivers
S_00000178d68e8e10 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ae1b0 .functor BUFZ 1, L_00000178d693ead0, C4<0>, C4<0>, C4<0>;
v00000178d68ea480_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68ea020_0 .net "R", 0 0, L_00000178d69ae1b0;  alias, 1 drivers
S_00000178d68e7ce0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699bbd0 .functor NOT 1, L_00000178d693ecb0, C4<0>, C4<0>, C4<0>;
v00000178d68e9e40_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68ead40_0 .net "B", 0 0, L_00000178d693ecb0;  alias, 1 drivers
L_00000178d69503e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68ea2a0_0 .net "Cin", 0 0, L_00000178d69503e0;  1 drivers
v00000178d68ea340_0 .net "Cout", 0 0, L_00000178d699be70;  alias, 1 drivers
v00000178d68eb9c0_0 .net "S", 0 0, L_00000178d699b9a0;  alias, 1 drivers
S_00000178d68e87d0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68e7ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d699b930 .functor XOR 1, L_00000178d693ead0, L_00000178d699bbd0, C4<0>, C4<0>;
L_00000178d699b9a0 .functor XOR 1, L_00000178d699b930, L_00000178d69503e0, C4<0>, C4<0>;
L_00000178d699baf0 .functor AND 1, L_00000178d699b930, L_00000178d69503e0, C4<1>, C4<1>;
L_00000178d699ba10 .functor AND 1, L_00000178d693ead0, L_00000178d699bbd0, C4<1>, C4<1>;
L_00000178d699be70 .functor OR 1, L_00000178d699baf0, L_00000178d699ba10, C4<0>, C4<0>;
v00000178d68eb880_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68ea7a0_0 .net "B", 0 0, L_00000178d699bbd0;  1 drivers
v00000178d68eaca0_0 .net "Cin", 0 0, L_00000178d69503e0;  alias, 1 drivers
v00000178d68ea200_0 .net "Cout", 0 0, L_00000178d699be70;  alias, 1 drivers
v00000178d68ebf60_0 .net "S", 0 0, L_00000178d699b9a0;  alias, 1 drivers
v00000178d68e99e0_0 .net "and1_out", 0 0, L_00000178d699baf0;  1 drivers
v00000178d68e9a80_0 .net "and2_out", 0 0, L_00000178d699ba10;  1 drivers
v00000178d68e9da0_0 .net "xor1_out", 0 0, L_00000178d699b930;  1 drivers
S_00000178d68e95e0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68e6950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d699bc40 .functor XOR 1, L_00000178d693ead0, L_00000178d693ecb0, C4<0>, C4<0>;
v00000178d68ebce0_0 .net "A", 0 0, L_00000178d693ead0;  alias, 1 drivers
v00000178d68e9ee0_0 .net "B", 0 0, L_00000178d693ecb0;  alias, 1 drivers
v00000178d68e9b20_0 .net "R", 0 0, L_00000178d699bc40;  alias, 1 drivers
S_00000178d68e8000 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d68549d0 .param/l "i" 0 3 12, +C4<01011>;
S_00000178d68e9130 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68e8000;
 .timescale 0 0;
S_00000178d68e8fa0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68e9130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68ec460_0 .net "A", 0 0, L_00000178d693edf0;  1 drivers
v00000178d68ee440_0 .net "B", 0 0, L_00000178d693ef30;  1 drivers
v00000178d68ee4e0_0 .net "Cin", 0 0, L_00000178d693cb90;  1 drivers
v00000178d68ecf00_0 .net "Cout", 0 0, v00000178d68ee760_0;  1 drivers
v00000178d68ec960_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68ed680_0 .var "R", 0 0;
v00000178d68ee260_0 .net "add_cout", 0 0, L_00000178d69ae990;  1 drivers
v00000178d68edb80_0 .net "and_out", 0 0, L_00000178d69adf80;  1 drivers
v00000178d68ee760_0 .var "cout_internal", 0 0;
v00000178d68ec640_0 .net "not_a", 0 0, L_00000178d69af410;  1 drivers
v00000178d68ed860_0 .net "not_b", 0 0, L_00000178d69af480;  1 drivers
v00000178d68ee300_0 .net "or_out", 0 0, L_00000178d69aeca0;  1 drivers
v00000178d68ec820_0 .net "pass_a", 0 0, L_00000178d69af790;  1 drivers
v00000178d68ec6e0_0 .net "sub", 0 0, L_00000178d69af2c0;  1 drivers
v00000178d68ede00_0 .net "sub_cout", 0 0, L_00000178d69af1e0;  1 drivers
v00000178d68ed0e0_0 .net "sum", 0 0, L_00000178d69addc0;  1 drivers
v00000178d68ee8a0_0 .net "xor_out", 0 0, L_00000178d69adff0;  1 drivers
E_00000178d6854350/0 .event anyedge, v00000178d686b400_0, v00000178d68eaa20_0, v00000178d68eafc0_0, v00000178d68eb7e0_0;
E_00000178d6854350/1 .event anyedge, v00000178d68ebe20_0, v00000178d68ea8e0_0, v00000178d68eac00_0, v00000178d68ece60_0;
E_00000178d6854350/2 .event anyedge, v00000178d68eae80_0, v00000178d68eb2e0_0, v00000178d68eb060_0;
E_00000178d6854350 .event/or E_00000178d6854350/0, E_00000178d6854350/1, E_00000178d6854350/2;
S_00000178d68e92c0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ae530 .functor XOR 1, L_00000178d693edf0, L_00000178d693ef30, C4<0>, C4<0>;
L_00000178d69addc0 .functor XOR 1, L_00000178d69ae530, L_00000178d693cb90, C4<0>, C4<0>;
L_00000178d69ae140 .functor AND 1, L_00000178d69ae530, L_00000178d693cb90, C4<1>, C4<1>;
L_00000178d69ae840 .functor AND 1, L_00000178d693edf0, L_00000178d693ef30, C4<1>, C4<1>;
L_00000178d69ae990 .functor OR 1, L_00000178d69ae140, L_00000178d69ae840, C4<0>, C4<0>;
v00000178d68ea700_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68ea160_0 .net "B", 0 0, L_00000178d693ef30;  alias, 1 drivers
v00000178d68ea520_0 .net "Cin", 0 0, L_00000178d693cb90;  alias, 1 drivers
v00000178d68eafc0_0 .net "Cout", 0 0, L_00000178d69ae990;  alias, 1 drivers
v00000178d68eaa20_0 .net "S", 0 0, L_00000178d69addc0;  alias, 1 drivers
v00000178d68ea5c0_0 .net "and1_out", 0 0, L_00000178d69ae140;  1 drivers
v00000178d68ea660_0 .net "and2_out", 0 0, L_00000178d69ae840;  1 drivers
v00000178d68ebc40_0 .net "xor1_out", 0 0, L_00000178d69ae530;  1 drivers
S_00000178d68e7e70 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69adf80 .functor AND 1, L_00000178d693edf0, L_00000178d693ef30, C4<1>, C4<1>;
v00000178d68ea840_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68eade0_0 .net "B", 0 0, L_00000178d693ef30;  alias, 1 drivers
v00000178d68ea8e0_0 .net "R", 0 0, L_00000178d69adf80;  alias, 1 drivers
S_00000178d68e7b50 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69af410 .functor NOT 1, L_00000178d693edf0, C4<0>, C4<0>, C4<0>;
v00000178d68eaac0_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68eae80_0 .net "R", 0 0, L_00000178d69af410;  alias, 1 drivers
S_00000178d68e8320 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69af480 .functor NOT 1, L_00000178d693ef30, C4<0>, C4<0>, C4<0>;
v00000178d68eab60_0 .net "A", 0 0, L_00000178d693ef30;  alias, 1 drivers
v00000178d68eb060_0 .net "R", 0 0, L_00000178d69af480;  alias, 1 drivers
S_00000178d68e84b0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69aeca0 .functor OR 1, L_00000178d693edf0, L_00000178d693ef30, C4<0>, C4<0>;
v00000178d68ebd80_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68eb1a0_0 .net "B", 0 0, L_00000178d693ef30;  alias, 1 drivers
v00000178d68eac00_0 .net "R", 0 0, L_00000178d69aeca0;  alias, 1 drivers
S_00000178d68e9450 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69af790 .functor BUFZ 1, L_00000178d693edf0, C4<0>, C4<0>, C4<0>;
v00000178d68eb100_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68eb2e0_0 .net "R", 0 0, L_00000178d69af790;  alias, 1 drivers
S_00000178d68e9770 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69af560 .functor NOT 1, L_00000178d693ef30, C4<0>, C4<0>, C4<0>;
v00000178d68ec3c0_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68edc20_0 .net "B", 0 0, L_00000178d693ef30;  alias, 1 drivers
L_00000178d6950428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68ecdc0_0 .net "Cin", 0 0, L_00000178d6950428;  1 drivers
v00000178d68ed220_0 .net "Cout", 0 0, L_00000178d69af1e0;  alias, 1 drivers
v00000178d68edd60_0 .net "S", 0 0, L_00000178d69af2c0;  alias, 1 drivers
S_00000178d68e8af0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68e9770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69aea00 .functor XOR 1, L_00000178d693edf0, L_00000178d69af560, C4<0>, C4<0>;
L_00000178d69af2c0 .functor XOR 1, L_00000178d69aea00, L_00000178d6950428, C4<0>, C4<0>;
L_00000178d69af100 .functor AND 1, L_00000178d69aea00, L_00000178d6950428, C4<1>, C4<1>;
L_00000178d69ae610 .functor AND 1, L_00000178d693edf0, L_00000178d69af560, C4<1>, C4<1>;
L_00000178d69af1e0 .functor OR 1, L_00000178d69af100, L_00000178d69ae610, C4<0>, C4<0>;
v00000178d68eb380_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68eb4c0_0 .net "B", 0 0, L_00000178d69af560;  1 drivers
v00000178d68eb740_0 .net "Cin", 0 0, L_00000178d6950428;  alias, 1 drivers
v00000178d68ebe20_0 .net "Cout", 0 0, L_00000178d69af1e0;  alias, 1 drivers
v00000178d68eb7e0_0 .net "S", 0 0, L_00000178d69af2c0;  alias, 1 drivers
v00000178d68ebec0_0 .net "and1_out", 0 0, L_00000178d69af100;  1 drivers
v00000178d68ed9a0_0 .net "and2_out", 0 0, L_00000178d69ae610;  1 drivers
v00000178d68ed180_0 .net "xor1_out", 0 0, L_00000178d69aea00;  1 drivers
S_00000178d68e8c80 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68e8fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69adff0 .functor XOR 1, L_00000178d693edf0, L_00000178d693ef30, C4<0>, C4<0>;
v00000178d68edea0_0 .net "A", 0 0, L_00000178d693edf0;  alias, 1 drivers
v00000178d68ed5e0_0 .net "B", 0 0, L_00000178d693ef30;  alias, 1 drivers
v00000178d68ece60_0 .net "R", 0 0, L_00000178d69adff0;  alias, 1 drivers
S_00000178d68e79c0 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6853c90 .param/l "i" 0 3 12, +C4<01100>;
S_00000178d68fc680 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68e79c0;
 .timescale 0 0;
S_00000178d68fbd20 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68fc680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68ecbe0_0 .net "A", 0 0, L_00000178d693fcf0;  1 drivers
v00000178d68eff20_0 .net "B", 0 0, L_00000178d693fe30;  1 drivers
v00000178d68f0100_0 .net "Cin", 0 0, L_00000178d693f7f0;  1 drivers
v00000178d68eeda0_0 .net "Cout", 0 0, v00000178d68ef200_0;  1 drivers
v00000178d68f0ba0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68ef7a0_0 .var "R", 0 0;
v00000178d68f0420_0 .net "add_cout", 0 0, L_00000178d69ae060;  1 drivers
v00000178d68efca0_0 .net "and_out", 0 0, L_00000178d69ae290;  1 drivers
v00000178d68ef200_0 .var "cout_internal", 0 0;
v00000178d68ef3e0_0 .net "not_a", 0 0, L_00000178d69ae300;  1 drivers
v00000178d68ee9e0_0 .net "not_b", 0 0, L_00000178d69ae3e0;  1 drivers
v00000178d68eea80_0 .net "or_out", 0 0, L_00000178d69af6b0;  1 drivers
v00000178d68eee40_0 .net "pass_a", 0 0, L_00000178d69ae4c0;  1 drivers
v00000178d68efd40_0 .net "sub", 0 0, L_00000178d69adea0;  1 drivers
v00000178d68ef160_0 .net "sub_cout", 0 0, L_00000178d69ae220;  1 drivers
v00000178d68ef2a0_0 .net "sum", 0 0, L_00000178d69af800;  1 drivers
v00000178d68eec60_0 .net "xor_out", 0 0, L_00000178d69ae920;  1 drivers
E_00000178d6854910/0 .event anyedge, v00000178d686b400_0, v00000178d68ee3a0_0, v00000178d68ecfa0_0, v00000178d68ecaa0_0;
E_00000178d6854910/1 .event anyedge, v00000178d68edae0_0, v00000178d68ed360_0, v00000178d68ee620_0, v00000178d68ecd20_0;
E_00000178d6854910/2 .event anyedge, v00000178d68ee1c0_0, v00000178d68ee6c0_0, v00000178d68ed400_0;
E_00000178d6854910 .event/or E_00000178d6854910/0, E_00000178d6854910/1, E_00000178d6854910/2;
S_00000178d68fc9a0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69aec30 .functor XOR 1, L_00000178d693fcf0, L_00000178d693fe30, C4<0>, C4<0>;
L_00000178d69af800 .functor XOR 1, L_00000178d69aec30, L_00000178d693f7f0, C4<0>, C4<0>;
L_00000178d69af170 .functor AND 1, L_00000178d69aec30, L_00000178d693f7f0, C4<1>, C4<1>;
L_00000178d69ade30 .functor AND 1, L_00000178d693fcf0, L_00000178d693fe30, C4<1>, C4<1>;
L_00000178d69ae060 .functor OR 1, L_00000178d69af170, L_00000178d69ade30, C4<0>, C4<0>;
v00000178d68ee080_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68edcc0_0 .net "B", 0 0, L_00000178d693fe30;  alias, 1 drivers
v00000178d68edf40_0 .net "Cin", 0 0, L_00000178d693f7f0;  alias, 1 drivers
v00000178d68ecfa0_0 .net "Cout", 0 0, L_00000178d69ae060;  alias, 1 drivers
v00000178d68ee3a0_0 .net "S", 0 0, L_00000178d69af800;  alias, 1 drivers
v00000178d68edfe0_0 .net "and1_out", 0 0, L_00000178d69af170;  1 drivers
v00000178d68ed040_0 .net "and2_out", 0 0, L_00000178d69ade30;  1 drivers
v00000178d68ed2c0_0 .net "xor1_out", 0 0, L_00000178d69aec30;  1 drivers
S_00000178d68fbeb0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ae290 .functor AND 1, L_00000178d693fcf0, L_00000178d693fe30, C4<1>, C4<1>;
v00000178d68ee940_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68eda40_0 .net "B", 0 0, L_00000178d693fe30;  alias, 1 drivers
v00000178d68ed360_0 .net "R", 0 0, L_00000178d69ae290;  alias, 1 drivers
S_00000178d68fd170 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ae300 .functor NOT 1, L_00000178d693fcf0, C4<0>, C4<0>, C4<0>;
v00000178d68ee120_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68ee1c0_0 .net "R", 0 0, L_00000178d69ae300;  alias, 1 drivers
S_00000178d68fcb30 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ae3e0 .functor NOT 1, L_00000178d693fe30, C4<0>, C4<0>, C4<0>;
v00000178d68ee580_0 .net "A", 0 0, L_00000178d693fe30;  alias, 1 drivers
v00000178d68ed400_0 .net "R", 0 0, L_00000178d69ae3e0;  alias, 1 drivers
S_00000178d68fd300 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69af6b0 .functor OR 1, L_00000178d693fcf0, L_00000178d693fe30, C4<0>, C4<0>;
v00000178d68ecc80_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68ed4a0_0 .net "B", 0 0, L_00000178d693fe30;  alias, 1 drivers
v00000178d68ee620_0 .net "R", 0 0, L_00000178d69af6b0;  alias, 1 drivers
S_00000178d68fc4f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ae4c0 .functor BUFZ 1, L_00000178d693fcf0, C4<0>, C4<0>, C4<0>;
v00000178d68eca00_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68ee6c0_0 .net "R", 0 0, L_00000178d69ae4c0;  alias, 1 drivers
S_00000178d68fce50 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ae450 .functor NOT 1, L_00000178d693fe30, C4<0>, C4<0>, C4<0>;
v00000178d68ec500_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68ed7c0_0 .net "B", 0 0, L_00000178d693fe30;  alias, 1 drivers
L_00000178d6950470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68ed720_0 .net "Cin", 0 0, L_00000178d6950470;  1 drivers
v00000178d68ed900_0 .net "Cout", 0 0, L_00000178d69ae220;  alias, 1 drivers
v00000178d68ec5a0_0 .net "S", 0 0, L_00000178d69adea0;  alias, 1 drivers
S_00000178d68fccc0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68fce50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ae370 .functor XOR 1, L_00000178d693fcf0, L_00000178d69ae450, C4<0>, C4<0>;
L_00000178d69adea0 .functor XOR 1, L_00000178d69ae370, L_00000178d6950470, C4<0>, C4<0>;
L_00000178d69ae0d0 .functor AND 1, L_00000178d69ae370, L_00000178d6950470, C4<1>, C4<1>;
L_00000178d69add50 .functor AND 1, L_00000178d693fcf0, L_00000178d69ae450, C4<1>, C4<1>;
L_00000178d69ae220 .functor OR 1, L_00000178d69ae0d0, L_00000178d69add50, C4<0>, C4<0>;
v00000178d68ec8c0_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68ee800_0 .net "B", 0 0, L_00000178d69ae450;  1 drivers
v00000178d68ec1e0_0 .net "Cin", 0 0, L_00000178d6950470;  alias, 1 drivers
v00000178d68edae0_0 .net "Cout", 0 0, L_00000178d69ae220;  alias, 1 drivers
v00000178d68ecaa0_0 .net "S", 0 0, L_00000178d69adea0;  alias, 1 drivers
v00000178d68ec280_0 .net "and1_out", 0 0, L_00000178d69ae0d0;  1 drivers
v00000178d68ed540_0 .net "and2_out", 0 0, L_00000178d69add50;  1 drivers
v00000178d68ec320_0 .net "xor1_out", 0 0, L_00000178d69ae370;  1 drivers
S_00000178d68fc040 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68fbd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ae920 .functor XOR 1, L_00000178d693fcf0, L_00000178d693fe30, C4<0>, C4<0>;
v00000178d68ec780_0 .net "A", 0 0, L_00000178d693fcf0;  alias, 1 drivers
v00000178d68ecb40_0 .net "B", 0 0, L_00000178d693fe30;  alias, 1 drivers
v00000178d68ecd20_0 .net "R", 0 0, L_00000178d69ae920;  alias, 1 drivers
S_00000178d68fd490 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854650 .param/l "i" 0 3 12, +C4<01101>;
S_00000178d68fc1d0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d68fd490;
 .timescale 0 0;
S_00000178d68fc360 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68fc1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d68f0600_0 .net "A", 0 0, L_00000178d693f110;  1 drivers
v00000178d68f04c0_0 .net "B", 0 0, L_00000178d693fed0;  1 drivers
v00000178d68effc0_0 .net "Cin", 0 0, L_00000178d693f430;  1 drivers
v00000178d68f0ec0_0 .net "Cout", 0 0, v00000178d68eebc0_0;  1 drivers
v00000178d68f0060_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d68f10a0_0 .var "R", 0 0;
v00000178d68f07e0_0 .net "add_cout", 0 0, L_00000178d69ae680;  1 drivers
v00000178d68f09c0_0 .net "and_out", 0 0, L_00000178d69af5d0;  1 drivers
v00000178d68eebc0_0 .var "cout_internal", 0 0;
v00000178d68f0920_0 .net "not_a", 0 0, L_00000178d69aeb50;  1 drivers
v00000178d68f0a60_0 .net "not_b", 0 0, L_00000178d69aed10;  1 drivers
v00000178d68f0b00_0 .net "or_out", 0 0, L_00000178d69af870;  1 drivers
v00000178d68f1320_0 .net "pass_a", 0 0, L_00000178d69aed80;  1 drivers
v00000178d68f1280_0 .net "sub", 0 0, L_00000178d69ae760;  1 drivers
v00000178d68f13c0_0 .net "sub_cout", 0 0, L_00000178d69ae8b0;  1 drivers
v00000178d68f1820_0 .net "sum", 0 0, L_00000178d69af4f0;  1 drivers
v00000178d68f1500_0 .net "xor_out", 0 0, L_00000178d69aea70;  1 drivers
E_00000178d6853dd0/0 .event anyedge, v00000178d686b400_0, v00000178d68f0f60_0, v00000178d68f01a0_0, v00000178d68ef520_0;
E_00000178d6853dd0/1 .event anyedge, v00000178d68ef340_0, v00000178d68efc00_0, v00000178d68f0ce0_0, v00000178d68efb60_0;
E_00000178d6853dd0/2 .event anyedge, v00000178d68eed00_0, v00000178d68ef980_0, v00000178d68eef80_0;
E_00000178d6853dd0 .event/or E_00000178d6853dd0/0, E_00000178d6853dd0/1, E_00000178d6853dd0/2;
S_00000178d68fd620 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69aeed0 .functor XOR 1, L_00000178d693f110, L_00000178d693fed0, C4<0>, C4<0>;
L_00000178d69af4f0 .functor XOR 1, L_00000178d69aeed0, L_00000178d693f430, C4<0>, C4<0>;
L_00000178d69aef40 .functor AND 1, L_00000178d69aeed0, L_00000178d693f430, C4<1>, C4<1>;
L_00000178d69ae5a0 .functor AND 1, L_00000178d693f110, L_00000178d693fed0, C4<1>, C4<1>;
L_00000178d69ae680 .functor OR 1, L_00000178d69aef40, L_00000178d69ae5a0, C4<0>, C4<0>;
v00000178d68ef020_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68f02e0_0 .net "B", 0 0, L_00000178d693fed0;  alias, 1 drivers
v00000178d68eeee0_0 .net "Cin", 0 0, L_00000178d693f430;  alias, 1 drivers
v00000178d68f01a0_0 .net "Cout", 0 0, L_00000178d69ae680;  alias, 1 drivers
v00000178d68f0f60_0 .net "S", 0 0, L_00000178d69af4f0;  alias, 1 drivers
v00000178d68f0c40_0 .net "and1_out", 0 0, L_00000178d69aef40;  1 drivers
v00000178d68f0240_0 .net "and2_out", 0 0, L_00000178d69ae5a0;  1 drivers
v00000178d68f0880_0 .net "xor1_out", 0 0, L_00000178d69aeed0;  1 drivers
S_00000178d68fc810 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69af5d0 .functor AND 1, L_00000178d693f110, L_00000178d693fed0, C4<1>, C4<1>;
v00000178d68f1000_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68efde0_0 .net "B", 0 0, L_00000178d693fed0;  alias, 1 drivers
v00000178d68efc00_0 .net "R", 0 0, L_00000178d69af5d0;  alias, 1 drivers
S_00000178d68fd7b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69aeb50 .functor NOT 1, L_00000178d693f110, C4<0>, C4<0>, C4<0>;
v00000178d68f0380_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68eed00_0 .net "R", 0 0, L_00000178d69aeb50;  alias, 1 drivers
S_00000178d68fcfe0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69aed10 .functor NOT 1, L_00000178d693fed0, C4<0>, C4<0>, C4<0>;
v00000178d68ef480_0 .net "A", 0 0, L_00000178d693fed0;  alias, 1 drivers
v00000178d68eef80_0 .net "R", 0 0, L_00000178d69aed10;  alias, 1 drivers
S_00000178d68fba00 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69af870 .functor OR 1, L_00000178d693f110, L_00000178d693fed0, C4<0>, C4<0>;
v00000178d68f0740_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68ef0c0_0 .net "B", 0 0, L_00000178d693fed0;  alias, 1 drivers
v00000178d68f0ce0_0 .net "R", 0 0, L_00000178d69af870;  alias, 1 drivers
S_00000178d68fbb90 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69aed80 .functor BUFZ 1, L_00000178d693f110, C4<0>, C4<0>, C4<0>;
v00000178d68ef660_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68ef980_0 .net "R", 0 0, L_00000178d69aed80;  alias, 1 drivers
S_00000178d68ffbb0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69aeae0 .functor NOT 1, L_00000178d693fed0, C4<0>, C4<0>, C4<0>;
v00000178d68ef700_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68ef5c0_0 .net "B", 0 0, L_00000178d693fed0;  alias, 1 drivers
L_00000178d69504b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d68f0e20_0 .net "Cin", 0 0, L_00000178d69504b8;  1 drivers
v00000178d68eeb20_0 .net "Cout", 0 0, L_00000178d69ae8b0;  alias, 1 drivers
v00000178d68ef840_0 .net "S", 0 0, L_00000178d69ae760;  alias, 1 drivers
S_00000178d69014b0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d68ffbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ae6f0 .functor XOR 1, L_00000178d693f110, L_00000178d69aeae0, C4<0>, C4<0>;
L_00000178d69ae760 .functor XOR 1, L_00000178d69ae6f0, L_00000178d69504b8, C4<0>, C4<0>;
L_00000178d69ae7d0 .functor AND 1, L_00000178d69ae6f0, L_00000178d69504b8, C4<1>, C4<1>;
L_00000178d69aefb0 .functor AND 1, L_00000178d693f110, L_00000178d69aeae0, C4<1>, C4<1>;
L_00000178d69ae8b0 .functor OR 1, L_00000178d69ae7d0, L_00000178d69aefb0, C4<0>, C4<0>;
v00000178d68efa20_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68f0560_0 .net "B", 0 0, L_00000178d69aeae0;  1 drivers
v00000178d68f0d80_0 .net "Cin", 0 0, L_00000178d69504b8;  alias, 1 drivers
v00000178d68ef340_0 .net "Cout", 0 0, L_00000178d69ae8b0;  alias, 1 drivers
v00000178d68ef520_0 .net "S", 0 0, L_00000178d69ae760;  alias, 1 drivers
v00000178d68f1140_0 .net "and1_out", 0 0, L_00000178d69ae7d0;  1 drivers
v00000178d68f06a0_0 .net "and2_out", 0 0, L_00000178d69aefb0;  1 drivers
v00000178d68efe80_0 .net "xor1_out", 0 0, L_00000178d69ae6f0;  1 drivers
S_00000178d6900ce0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d68fc360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69aea70 .functor XOR 1, L_00000178d693f110, L_00000178d693fed0, C4<0>, C4<0>;
v00000178d68ef8e0_0 .net "A", 0 0, L_00000178d693f110;  alias, 1 drivers
v00000178d68efac0_0 .net "B", 0 0, L_00000178d693fed0;  alias, 1 drivers
v00000178d68efb60_0 .net "R", 0 0, L_00000178d69aea70;  alias, 1 drivers
S_00000178d69009c0 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854950 .param/l "i" 0 3 12, +C4<01110>;
S_00000178d68ffa20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d69009c0;
 .timescale 0 0;
S_00000178d69001f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d68ffa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d69064a0_0 .net "A", 0 0, L_00000178d693ff70;  1 drivers
v00000178d6904b00_0 .net "B", 0 0, L_00000178d693f4d0;  1 drivers
v00000178d6906400_0 .net "Cin", 0 0, L_00000178d693f570;  1 drivers
v00000178d6904920_0 .net "Cout", 0 0, v00000178d6905c80_0;  1 drivers
v00000178d6906220_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d69062c0_0 .var "R", 0 0;
v00000178d69056e0_0 .net "add_cout", 0 0, L_00000178d69af330;  1 drivers
v00000178d69044c0_0 .net "and_out", 0 0, L_00000178d69af9c0;  1 drivers
v00000178d6905c80_0 .var "cout_internal", 0 0;
v00000178d6904e20_0 .net "not_a", 0 0, L_00000178d69b0050;  1 drivers
v00000178d6905b40_0 .net "not_b", 0 0, L_00000178d69afdb0;  1 drivers
v00000178d6904ec0_0 .net "or_out", 0 0, L_00000178d69aff00;  1 drivers
v00000178d69046a0_0 .net "pass_a", 0 0, L_00000178d69afe20;  1 drivers
v00000178d69065e0_0 .net "sub", 0 0, L_00000178d69af640;  1 drivers
v00000178d6905000_0 .net "sub_cout", 0 0, L_00000178d69afcd0;  1 drivers
v00000178d6904f60_0 .net "sum", 0 0, L_00000178d69af020;  1 drivers
v00000178d6905640_0 .net "xor_out", 0 0, L_00000178d69aff70;  1 drivers
E_00000178d6853d10/0 .event anyedge, v00000178d686b400_0, v00000178d68f15a0_0, v00000178d68f1460_0, v00000178d69049c0_0;
E_00000178d6853d10/1 .event anyedge, v00000178d6905500_0, v00000178d6905dc0_0, v00000178d6904ce0_0, v00000178d69047e0_0;
E_00000178d6853d10/2 .event anyedge, v00000178d6904880_0, v00000178d69067c0_0, v00000178d6904560_0;
E_00000178d6853d10 .event/or E_00000178d6853d10/0, E_00000178d6853d10/1, E_00000178d6853d10/2;
S_00000178d6900e70 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69aee60 .functor XOR 1, L_00000178d693ff70, L_00000178d693f4d0, C4<0>, C4<0>;
L_00000178d69af020 .functor XOR 1, L_00000178d69aee60, L_00000178d693f570, C4<0>, C4<0>;
L_00000178d69af720 .functor AND 1, L_00000178d69aee60, L_00000178d693f570, C4<1>, C4<1>;
L_00000178d69af090 .functor AND 1, L_00000178d693ff70, L_00000178d693f4d0, C4<1>, C4<1>;
L_00000178d69af330 .functor OR 1, L_00000178d69af720, L_00000178d69af090, C4<0>, C4<0>;
v00000178d68f11e0_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d68f18c0_0 .net "B", 0 0, L_00000178d693f4d0;  alias, 1 drivers
v00000178d68f16e0_0 .net "Cin", 0 0, L_00000178d693f570;  alias, 1 drivers
v00000178d68f1460_0 .net "Cout", 0 0, L_00000178d69af330;  alias, 1 drivers
v00000178d68f15a0_0 .net "S", 0 0, L_00000178d69af020;  alias, 1 drivers
v00000178d68f1640_0 .net "and1_out", 0 0, L_00000178d69af720;  1 drivers
v00000178d68f1780_0 .net "and2_out", 0 0, L_00000178d69af090;  1 drivers
v00000178d69051e0_0 .net "xor1_out", 0 0, L_00000178d69aee60;  1 drivers
S_00000178d6900060 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69af9c0 .functor AND 1, L_00000178d693ff70, L_00000178d693f4d0, C4<1>, C4<1>;
v00000178d6905140_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d69060e0_0 .net "B", 0 0, L_00000178d693f4d0;  alias, 1 drivers
v00000178d6905dc0_0 .net "R", 0 0, L_00000178d69af9c0;  alias, 1 drivers
S_00000178d69006a0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b0050 .functor NOT 1, L_00000178d693ff70, C4<0>, C4<0>, C4<0>;
v00000178d6904240_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d6904880_0 .net "R", 0 0, L_00000178d69b0050;  alias, 1 drivers
S_00000178d6901000 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69afdb0 .functor NOT 1, L_00000178d693f4d0, C4<0>, C4<0>, C4<0>;
v00000178d6905280_0 .net "A", 0 0, L_00000178d693f4d0;  alias, 1 drivers
v00000178d6904560_0 .net "R", 0 0, L_00000178d69afdb0;  alias, 1 drivers
S_00000178d6900830 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69aff00 .functor OR 1, L_00000178d693ff70, L_00000178d693f4d0, C4<0>, C4<0>;
v00000178d6905d20_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d69042e0_0 .net "B", 0 0, L_00000178d693f4d0;  alias, 1 drivers
v00000178d6904ce0_0 .net "R", 0 0, L_00000178d69aff00;  alias, 1 drivers
S_00000178d6900380 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69afe20 .functor BUFZ 1, L_00000178d693ff70, C4<0>, C4<0>, C4<0>;
v00000178d6904d80_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d69067c0_0 .net "R", 0 0, L_00000178d69afe20;  alias, 1 drivers
S_00000178d6900b50 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69afd40 .functor NOT 1, L_00000178d693f4d0, C4<0>, C4<0>, C4<0>;
v00000178d69069a0_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d6905e60_0 .net "B", 0 0, L_00000178d693f4d0;  alias, 1 drivers
L_00000178d6950500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6906540_0 .net "Cin", 0 0, L_00000178d6950500;  1 drivers
v00000178d6906900_0 .net "Cout", 0 0, L_00000178d69afcd0;  alias, 1 drivers
v00000178d6905f00_0 .net "S", 0 0, L_00000178d69af640;  alias, 1 drivers
S_00000178d6901190 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6900b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69af3a0 .functor XOR 1, L_00000178d693ff70, L_00000178d69afd40, C4<0>, C4<0>;
L_00000178d69af640 .functor XOR 1, L_00000178d69af3a0, L_00000178d6950500, C4<0>, C4<0>;
L_00000178d69af8e0 .functor AND 1, L_00000178d69af3a0, L_00000178d6950500, C4<1>, C4<1>;
L_00000178d69afb80 .functor AND 1, L_00000178d693ff70, L_00000178d69afd40, C4<1>, C4<1>;
L_00000178d69afcd0 .functor OR 1, L_00000178d69af8e0, L_00000178d69afb80, C4<0>, C4<0>;
v00000178d6904c40_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d6904380_0 .net "B", 0 0, L_00000178d69afd40;  1 drivers
v00000178d6906860_0 .net "Cin", 0 0, L_00000178d6950500;  alias, 1 drivers
v00000178d6905500_0 .net "Cout", 0 0, L_00000178d69afcd0;  alias, 1 drivers
v00000178d69049c0_0 .net "S", 0 0, L_00000178d69af640;  alias, 1 drivers
v00000178d6904600_0 .net "and1_out", 0 0, L_00000178d69af8e0;  1 drivers
v00000178d6904740_0 .net "and2_out", 0 0, L_00000178d69afb80;  1 drivers
v00000178d6904420_0 .net "xor1_out", 0 0, L_00000178d69af3a0;  1 drivers
S_00000178d68ffd40 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d69001f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69aff70 .functor XOR 1, L_00000178d693ff70, L_00000178d693f4d0, C4<0>, C4<0>;
v00000178d6905320_0 .net "A", 0 0, L_00000178d693ff70;  alias, 1 drivers
v00000178d6905fa0_0 .net "B", 0 0, L_00000178d693f4d0;  alias, 1 drivers
v00000178d69047e0_0 .net "R", 0 0, L_00000178d69aff70;  alias, 1 drivers
S_00000178d6900510 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854810 .param/l "i" 0 3 12, +C4<01111>;
S_00000178d6901320 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6900510;
 .timescale 0 0;
S_00000178d6901640 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6901320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6907da0_0 .net "A", 0 0, L_00000178d693f610;  1 drivers
v00000178d6907a80_0 .net "B", 0 0, L_00000178d693fa70;  1 drivers
v00000178d6908840_0 .net "Cin", 0 0, L_00000178d693f750;  1 drivers
v00000178d6906ae0_0 .net "Cout", 0 0, v00000178d6906fe0_0;  1 drivers
v00000178d6907580_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6907260_0 .var "R", 0 0;
v00000178d6907ee0_0 .net "add_cout", 0 0, L_00000178d69afc60;  1 drivers
v00000178d6906f40_0 .net "and_out", 0 0, L_00000178d69aca80;  1 drivers
v00000178d6906fe0_0 .var "cout_internal", 0 0;
v00000178d6908200_0 .net "not_a", 0 0, L_00000178d69ac460;  1 drivers
v00000178d6908fc0_0 .net "not_b", 0 0, L_00000178d69acf50;  1 drivers
v00000178d69078a0_0 .net "or_out", 0 0, L_00000178d69ada40;  1 drivers
v00000178d69088e0_0 .net "pass_a", 0 0, L_00000178d69acfc0;  1 drivers
v00000178d6907940_0 .net "sub", 0 0, L_00000178d69afb10;  1 drivers
v00000178d6908480_0 .net "sub_cout", 0 0, L_00000178d69ad3b0;  1 drivers
v00000178d6907d00_0 .net "sum", 0 0, L_00000178d69afbf0;  1 drivers
v00000178d6907300_0 .net "xor_out", 0 0, L_00000178d69ad7a0;  1 drivers
E_00000178d6854b10/0 .event anyedge, v00000178d686b400_0, v00000178d6904ba0_0, v00000178d6906360_0, v00000178d69082a0_0;
E_00000178d6854b10/1 .event anyedge, v00000178d6907800_0, v00000178d6905820_0, v00000178d6906180_0, v00000178d6908160_0;
E_00000178d6854b10/2 .event anyedge, v00000178d6905960_0, v00000178d6908660_0, v00000178d6906680_0;
E_00000178d6854b10 .event/or E_00000178d6854b10/0, E_00000178d6854b10/1, E_00000178d6854b10/2;
S_00000178d69017d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69afe90 .functor XOR 1, L_00000178d693f610, L_00000178d693fa70, C4<0>, C4<0>;
L_00000178d69afbf0 .functor XOR 1, L_00000178d69afe90, L_00000178d693f750, C4<0>, C4<0>;
L_00000178d69af950 .functor AND 1, L_00000178d69afe90, L_00000178d693f750, C4<1>, C4<1>;
L_00000178d69afaa0 .functor AND 1, L_00000178d693f610, L_00000178d693fa70, C4<1>, C4<1>;
L_00000178d69afc60 .functor OR 1, L_00000178d69af950, L_00000178d69afaa0, C4<0>, C4<0>;
v00000178d6905be0_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6905460_0 .net "B", 0 0, L_00000178d693fa70;  alias, 1 drivers
v00000178d6904a60_0 .net "Cin", 0 0, L_00000178d693f750;  alias, 1 drivers
v00000178d6906360_0 .net "Cout", 0 0, L_00000178d69afc60;  alias, 1 drivers
v00000178d6904ba0_0 .net "S", 0 0, L_00000178d69afbf0;  alias, 1 drivers
v00000178d69050a0_0 .net "and1_out", 0 0, L_00000178d69af950;  1 drivers
v00000178d69053c0_0 .net "and2_out", 0 0, L_00000178d69afaa0;  1 drivers
v00000178d6906040_0 .net "xor1_out", 0 0, L_00000178d69afe90;  1 drivers
S_00000178d68ffed0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69aca80 .functor AND 1, L_00000178d693f610, L_00000178d693fa70, C4<1>, C4<1>;
v00000178d69055a0_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6905780_0 .net "B", 0 0, L_00000178d693fa70;  alias, 1 drivers
v00000178d6905820_0 .net "R", 0 0, L_00000178d69aca80;  alias, 1 drivers
S_00000178d690a080 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ac460 .functor NOT 1, L_00000178d693f610, C4<0>, C4<0>, C4<0>;
v00000178d69058c0_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6905960_0 .net "R", 0 0, L_00000178d69ac460;  alias, 1 drivers
S_00000178d690bca0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69acf50 .functor NOT 1, L_00000178d693fa70, C4<0>, C4<0>, C4<0>;
v00000178d6905a00_0 .net "A", 0 0, L_00000178d693fa70;  alias, 1 drivers
v00000178d6906680_0 .net "R", 0 0, L_00000178d69acf50;  alias, 1 drivers
S_00000178d690d5a0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ada40 .functor OR 1, L_00000178d693f610, L_00000178d693fa70, C4<0>, C4<0>;
v00000178d6906720_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6905aa0_0 .net "B", 0 0, L_00000178d693fa70;  alias, 1 drivers
v00000178d6906180_0 .net "R", 0 0, L_00000178d69ada40;  alias, 1 drivers
S_00000178d690a6c0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69acfc0 .functor BUFZ 1, L_00000178d693f610, C4<0>, C4<0>, C4<0>;
v00000178d6908b60_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6908660_0 .net "R", 0 0, L_00000178d69acfc0;  alias, 1 drivers
S_00000178d690b660 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ad420 .functor NOT 1, L_00000178d693fa70, C4<0>, C4<0>, C4<0>;
v00000178d6908340_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6907120_0 .net "B", 0 0, L_00000178d693fa70;  alias, 1 drivers
L_00000178d6950548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6908c00_0 .net "Cin", 0 0, L_00000178d6950548;  1 drivers
v00000178d6907620_0 .net "Cout", 0 0, L_00000178d69ad3b0;  alias, 1 drivers
v00000178d6908ca0_0 .net "S", 0 0, L_00000178d69afb10;  alias, 1 drivers
S_00000178d690b020 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d690b660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69affe0 .functor XOR 1, L_00000178d693f610, L_00000178d69ad420, C4<0>, C4<0>;
L_00000178d69afb10 .functor XOR 1, L_00000178d69affe0, L_00000178d6950548, C4<0>, C4<0>;
L_00000178d69ac770 .functor AND 1, L_00000178d69affe0, L_00000178d6950548, C4<1>, C4<1>;
L_00000178d69ad340 .functor AND 1, L_00000178d693f610, L_00000178d69ad420, C4<1>, C4<1>;
L_00000178d69ad3b0 .functor OR 1, L_00000178d69ac770, L_00000178d69ad340, C4<0>, C4<0>;
v00000178d6907c60_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6908a20_0 .net "B", 0 0, L_00000178d69ad420;  1 drivers
v00000178d69071c0_0 .net "Cin", 0 0, L_00000178d6950548;  alias, 1 drivers
v00000178d6907800_0 .net "Cout", 0 0, L_00000178d69ad3b0;  alias, 1 drivers
v00000178d69082a0_0 .net "S", 0 0, L_00000178d69afb10;  alias, 1 drivers
v00000178d6907e40_0 .net "and1_out", 0 0, L_00000178d69ac770;  1 drivers
v00000178d6906ea0_0 .net "and2_out", 0 0, L_00000178d69ad340;  1 drivers
v00000178d6907080_0 .net "xor1_out", 0 0, L_00000178d69affe0;  1 drivers
S_00000178d690be30 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d6901640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ad7a0 .functor XOR 1, L_00000178d693f610, L_00000178d693fa70, C4<0>, C4<0>;
v00000178d69074e0_0 .net "A", 0 0, L_00000178d693f610;  alias, 1 drivers
v00000178d6908020_0 .net "B", 0 0, L_00000178d693fa70;  alias, 1 drivers
v00000178d6908160_0 .net "R", 0 0, L_00000178d69ad7a0;  alias, 1 drivers
S_00000178d690bb10 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854450 .param/l "i" 0 3 12, +C4<010000>;
S_00000178d690a210 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d690bb10;
 .timescale 0 0;
S_00000178d690d0f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d690a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6909420_0 .net "A", 0 0, L_00000178d693f6b0;  1 drivers
v00000178d6909380_0 .net "B", 0 0, L_00000178d693f1b0;  1 drivers
v00000178d6909560_0 .net "Cin", 0 0, L_00000178d693f890;  1 drivers
v00000178d69094c0_0 .net "Cout", 0 0, v00000178d6903200_0;  1 drivers
v00000178d6909600_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6901cc0_0 .var "R", 0 0;
v00000178d6902da0_0 .net "add_cout", 0 0, L_00000178d69ad500;  1 drivers
v00000178d6903d40_0 .net "and_out", 0 0, L_00000178d69ad880;  1 drivers
v00000178d6903200_0 .var "cout_internal", 0 0;
v00000178d6903340_0 .net "not_a", 0 0, L_00000178d69ad180;  1 drivers
v00000178d69041a0_0 .net "not_b", 0 0, L_00000178d69adc00;  1 drivers
v00000178d6903520_0 .net "or_out", 0 0, L_00000178d69adb90;  1 drivers
v00000178d6903de0_0 .net "pass_a", 0 0, L_00000178d69ad5e0;  1 drivers
v00000178d6902080_0 .net "sub", 0 0, L_00000178d69adb20;  1 drivers
v00000178d6903fc0_0 .net "sub_cout", 0 0, L_00000178d69ac9a0;  1 drivers
v00000178d6903700_0 .net "sum", 0 0, L_00000178d69ad030;  1 drivers
v00000178d6903e80_0 .net "xor_out", 0 0, L_00000178d69ad110;  1 drivers
E_00000178d68545d0/0 .event anyedge, v00000178d686b400_0, v00000178d6908ac0_0, v00000178d69076c0_0, v00000178d6906a40_0;
E_00000178d68545d0/1 .event anyedge, v00000178d69091a0_0, v00000178d6908700_0, v00000178d6908f20_0, v00000178d6909740_0;
E_00000178d68545d0/2 .event anyedge, v00000178d6907b20_0, v00000178d69085c0_0, v00000178d6906b80_0;
E_00000178d68545d0 .event/or E_00000178d68545d0/0, E_00000178d68545d0/1, E_00000178d68545d0/2;
S_00000178d6909d60 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ac7e0 .functor XOR 1, L_00000178d693f6b0, L_00000178d693f1b0, C4<0>, C4<0>;
L_00000178d69ad030 .functor XOR 1, L_00000178d69ac7e0, L_00000178d693f890, C4<0>, C4<0>;
L_00000178d69adab0 .functor AND 1, L_00000178d69ac7e0, L_00000178d693f890, C4<1>, C4<1>;
L_00000178d69ad6c0 .functor AND 1, L_00000178d693f6b0, L_00000178d693f1b0, C4<1>, C4<1>;
L_00000178d69ad500 .functor OR 1, L_00000178d69adab0, L_00000178d69ad6c0, C4<0>, C4<0>;
v00000178d69073a0_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d6907440_0 .net "B", 0 0, L_00000178d693f1b0;  alias, 1 drivers
v00000178d6908d40_0 .net "Cin", 0 0, L_00000178d693f890;  alias, 1 drivers
v00000178d69076c0_0 .net "Cout", 0 0, L_00000178d69ad500;  alias, 1 drivers
v00000178d6908ac0_0 .net "S", 0 0, L_00000178d69ad030;  alias, 1 drivers
v00000178d69083e0_0 .net "and1_out", 0 0, L_00000178d69adab0;  1 drivers
v00000178d6908520_0 .net "and2_out", 0 0, L_00000178d69ad6c0;  1 drivers
v00000178d6907bc0_0 .net "xor1_out", 0 0, L_00000178d69ac7e0;  1 drivers
S_00000178d690cdd0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ad880 .functor AND 1, L_00000178d693f6b0, L_00000178d693f1b0, C4<1>, C4<1>;
v00000178d6907760_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d69079e0_0 .net "B", 0 0, L_00000178d693f1b0;  alias, 1 drivers
v00000178d6908700_0 .net "R", 0 0, L_00000178d69ad880;  alias, 1 drivers
S_00000178d6909ef0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ad180 .functor NOT 1, L_00000178d693f6b0, C4<0>, C4<0>, C4<0>;
v00000178d69087a0_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d6907b20_0 .net "R", 0 0, L_00000178d69ad180;  alias, 1 drivers
S_00000178d690d730 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69adc00 .functor NOT 1, L_00000178d693f1b0, C4<0>, C4<0>, C4<0>;
v00000178d6908de0_0 .net "A", 0 0, L_00000178d693f1b0;  alias, 1 drivers
v00000178d6906b80_0 .net "R", 0 0, L_00000178d69adc00;  alias, 1 drivers
S_00000178d690cab0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69adb90 .functor OR 1, L_00000178d693f6b0, L_00000178d693f1b0, C4<0>, C4<0>;
v00000178d6907f80_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d69080c0_0 .net "B", 0 0, L_00000178d693f1b0;  alias, 1 drivers
v00000178d6908f20_0 .net "R", 0 0, L_00000178d69adb90;  alias, 1 drivers
S_00000178d690b7f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ad5e0 .functor BUFZ 1, L_00000178d693f6b0, C4<0>, C4<0>, C4<0>;
v00000178d6908980_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d69085c0_0 .net "R", 0 0, L_00000178d69ad5e0;  alias, 1 drivers
S_00000178d690b980 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ad810 .functor NOT 1, L_00000178d693f1b0, C4<0>, C4<0>, C4<0>;
v00000178d6906e00_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d6909240_0 .net "B", 0 0, L_00000178d693f1b0;  alias, 1 drivers
L_00000178d6950590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d69096a0_0 .net "Cin", 0 0, L_00000178d6950590;  1 drivers
v00000178d69092e0_0 .net "Cout", 0 0, L_00000178d69ac9a0;  alias, 1 drivers
v00000178d69097e0_0 .net "S", 0 0, L_00000178d69adb20;  alias, 1 drivers
S_00000178d690cf60 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d690b980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ac230 .functor XOR 1, L_00000178d693f6b0, L_00000178d69ad810, C4<0>, C4<0>;
L_00000178d69adb20 .functor XOR 1, L_00000178d69ac230, L_00000178d6950590, C4<0>, C4<0>;
L_00000178d69ad0a0 .functor AND 1, L_00000178d69ac230, L_00000178d6950590, C4<1>, C4<1>;
L_00000178d69ac8c0 .functor AND 1, L_00000178d693f6b0, L_00000178d69ad810, C4<1>, C4<1>;
L_00000178d69ac9a0 .functor OR 1, L_00000178d69ad0a0, L_00000178d69ac8c0, C4<0>, C4<0>;
v00000178d6908e80_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d6909060_0 .net "B", 0 0, L_00000178d69ad810;  1 drivers
v00000178d6909100_0 .net "Cin", 0 0, L_00000178d6950590;  alias, 1 drivers
v00000178d69091a0_0 .net "Cout", 0 0, L_00000178d69ac9a0;  alias, 1 drivers
v00000178d6906a40_0 .net "S", 0 0, L_00000178d69adb20;  alias, 1 drivers
v00000178d6906c20_0 .net "and1_out", 0 0, L_00000178d69ad0a0;  1 drivers
v00000178d6906cc0_0 .net "and2_out", 0 0, L_00000178d69ac8c0;  1 drivers
v00000178d6906d60_0 .net "xor1_out", 0 0, L_00000178d69ac230;  1 drivers
S_00000178d690a3a0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d690d0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ad110 .functor XOR 1, L_00000178d693f6b0, L_00000178d693f1b0, C4<0>, C4<0>;
v00000178d6909880_0 .net "A", 0 0, L_00000178d693f6b0;  alias, 1 drivers
v00000178d6909920_0 .net "B", 0 0, L_00000178d693f1b0;  alias, 1 drivers
v00000178d6909740_0 .net "R", 0 0, L_00000178d69ad110;  alias, 1 drivers
S_00000178d690c150 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854750 .param/l "i" 0 3 12, +C4<010001>;
S_00000178d690d280 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d690c150;
 .timescale 0 0;
S_00000178d690d410 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d690d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6902300_0 .net "A", 0 0, L_00000178d693f930;  1 drivers
v00000178d6902760_0 .net "B", 0 0, L_00000178d693fbb0;  1 drivers
v00000178d69023a0_0 .net "Cin", 0 0, L_00000178d693f9d0;  1 drivers
v00000178d69024e0_0 .net "Cout", 0 0, v00000178d6902bc0_0;  1 drivers
v00000178d6903ac0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6902580_0 .var "R", 0 0;
v00000178d6902800_0 .net "add_cout", 0 0, L_00000178d69ad9d0;  1 drivers
v00000178d6902a80_0 .net "and_out", 0 0, L_00000178d69ac540;  1 drivers
v00000178d6902bc0_0 .var "cout_internal", 0 0;
v00000178d6903480_0 .net "not_a", 0 0, L_00000178d69ad570;  1 drivers
v00000178d6903660_0 .net "not_b", 0 0, L_00000178d69ad960;  1 drivers
v00000178d69037a0_0 .net "or_out", 0 0, L_00000178d69ac930;  1 drivers
v00000178d6903840_0 .net "pass_a", 0 0, L_00000178d69ad2d0;  1 drivers
v00000178d6903980_0 .net "sub", 0 0, L_00000178d69accb0;  1 drivers
v00000178d69038e0_0 .net "sub_cout", 0 0, L_00000178d69ac850;  1 drivers
v00000178d6903a20_0 .net "sum", 0 0, L_00000178d69ad8f0;  1 drivers
v00000178d6921f00_0 .net "xor_out", 0 0, L_00000178d69acaf0;  1 drivers
E_00000178d6853f10/0 .event anyedge, v00000178d686b400_0, v00000178d6902620_0, v00000178d6903ca0_0, v00000178d6901e00_0;
E_00000178d6853f10/1 .event anyedge, v00000178d6902c60_0, v00000178d69030c0_0, v00000178d6902120_0, v00000178d6902260_0;
E_00000178d6853f10/2 .event anyedge, v00000178d6902ee0_0, v00000178d6903c00_0, v00000178d6903160_0;
E_00000178d6853f10 .event/or E_00000178d6853f10/0, E_00000178d6853f10/1, E_00000178d6853f10/2;
S_00000178d690ad00 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69adc70 .functor XOR 1, L_00000178d693f930, L_00000178d693fbb0, C4<0>, C4<0>;
L_00000178d69ad8f0 .functor XOR 1, L_00000178d69adc70, L_00000178d693f9d0, C4<0>, C4<0>;
L_00000178d69aca10 .functor AND 1, L_00000178d69adc70, L_00000178d693f9d0, C4<1>, C4<1>;
L_00000178d69ac3f0 .functor AND 1, L_00000178d693f930, L_00000178d693fbb0, C4<1>, C4<1>;
L_00000178d69ad9d0 .functor OR 1, L_00000178d69aca10, L_00000178d69ac3f0, C4<0>, C4<0>;
v00000178d6903f20_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d69033e0_0 .net "B", 0 0, L_00000178d693fbb0;  alias, 1 drivers
v00000178d6901c20_0 .net "Cin", 0 0, L_00000178d693f9d0;  alias, 1 drivers
v00000178d6903ca0_0 .net "Cout", 0 0, L_00000178d69ad9d0;  alias, 1 drivers
v00000178d6902620_0 .net "S", 0 0, L_00000178d69ad8f0;  alias, 1 drivers
v00000178d69029e0_0 .net "and1_out", 0 0, L_00000178d69aca10;  1 drivers
v00000178d69035c0_0 .net "and2_out", 0 0, L_00000178d69ac3f0;  1 drivers
v00000178d6904100_0 .net "xor1_out", 0 0, L_00000178d69adc70;  1 drivers
S_00000178d6909a40 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ac540 .functor AND 1, L_00000178d693f930, L_00000178d693fbb0, C4<1>, C4<1>;
v00000178d6902e40_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d6901ea0_0 .net "B", 0 0, L_00000178d693fbb0;  alias, 1 drivers
v00000178d69030c0_0 .net "R", 0 0, L_00000178d69ac540;  alias, 1 drivers
S_00000178d6909bd0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ad570 .functor NOT 1, L_00000178d693f930, C4<0>, C4<0>, C4<0>;
v00000178d69026c0_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d6902ee0_0 .net "R", 0 0, L_00000178d69ad570;  alias, 1 drivers
S_00000178d690cc40 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ad960 .functor NOT 1, L_00000178d693fbb0, C4<0>, C4<0>, C4<0>;
v00000178d69028a0_0 .net "A", 0 0, L_00000178d693fbb0;  alias, 1 drivers
v00000178d6903160_0 .net "R", 0 0, L_00000178d69ad960;  alias, 1 drivers
S_00000178d690a530 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ac930 .functor OR 1, L_00000178d693f930, L_00000178d693fbb0, C4<0>, C4<0>;
v00000178d6901a40_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d6902f80_0 .net "B", 0 0, L_00000178d693fbb0;  alias, 1 drivers
v00000178d6902120_0 .net "R", 0 0, L_00000178d69ac930;  alias, 1 drivers
S_00000178d690c920 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ad2d0 .functor BUFZ 1, L_00000178d693f930, C4<0>, C4<0>, C4<0>;
v00000178d6904060_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d6903c00_0 .net "R", 0 0, L_00000178d69ad2d0;  alias, 1 drivers
S_00000178d690c470 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69acd90 .functor NOT 1, L_00000178d693fbb0, C4<0>, C4<0>, C4<0>;
v00000178d6902940_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d6901d60_0 .net "B", 0 0, L_00000178d693fbb0;  alias, 1 drivers
L_00000178d69505d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6901f40_0 .net "Cin", 0 0, L_00000178d69505d8;  1 drivers
v00000178d6902440_0 .net "Cout", 0 0, L_00000178d69ac850;  alias, 1 drivers
v00000178d6902b20_0 .net "S", 0 0, L_00000178d69accb0;  alias, 1 drivers
S_00000178d690bfc0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d690c470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ad1f0 .functor XOR 1, L_00000178d693f930, L_00000178d69acd90, C4<0>, C4<0>;
L_00000178d69accb0 .functor XOR 1, L_00000178d69ad1f0, L_00000178d69505d8, C4<0>, C4<0>;
L_00000178d69adce0 .functor AND 1, L_00000178d69ad1f0, L_00000178d69505d8, C4<1>, C4<1>;
L_00000178d69acd20 .functor AND 1, L_00000178d693f930, L_00000178d69acd90, C4<1>, C4<1>;
L_00000178d69ac850 .functor OR 1, L_00000178d69adce0, L_00000178d69acd20, C4<0>, C4<0>;
v00000178d6903b60_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d6901ae0_0 .net "B", 0 0, L_00000178d69acd90;  1 drivers
v00000178d6902d00_0 .net "Cin", 0 0, L_00000178d69505d8;  alias, 1 drivers
v00000178d6902c60_0 .net "Cout", 0 0, L_00000178d69ac850;  alias, 1 drivers
v00000178d6901e00_0 .net "S", 0 0, L_00000178d69accb0;  alias, 1 drivers
v00000178d6903020_0 .net "and1_out", 0 0, L_00000178d69adce0;  1 drivers
v00000178d6901b80_0 .net "and2_out", 0 0, L_00000178d69acd20;  1 drivers
v00000178d69032a0_0 .net "xor1_out", 0 0, L_00000178d69ad1f0;  1 drivers
S_00000178d690a850 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d690d410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69acaf0 .functor XOR 1, L_00000178d693f930, L_00000178d693fbb0, C4<0>, C4<0>;
v00000178d6901fe0_0 .net "A", 0 0, L_00000178d693f930;  alias, 1 drivers
v00000178d69021c0_0 .net "B", 0 0, L_00000178d693fbb0;  alias, 1 drivers
v00000178d6902260_0 .net "R", 0 0, L_00000178d69acaf0;  alias, 1 drivers
S_00000178d690c2e0 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854490 .param/l "i" 0 3 12, +C4<010010>;
S_00000178d690a9e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d690c2e0;
 .timescale 0 0;
S_00000178d690c600 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d690a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6920920_0 .net "A", 0 0, L_00000178d693fb10;  1 drivers
v00000178d6922040_0 .net "B", 0 0, L_00000178d693fc50;  1 drivers
v00000178d69209c0_0 .net "Cin", 0 0, L_00000178d693f2f0;  1 drivers
v00000178d6920ba0_0 .net "Cout", 0 0, v00000178d6920c40_0;  1 drivers
v00000178d6921140_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6921500_0 .var "R", 0 0;
v00000178d6920a60_0 .net "add_cout", 0 0, L_00000178d69ac1c0;  1 drivers
v00000178d6920b00_0 .net "and_out", 0 0, L_00000178d69ad730;  1 drivers
v00000178d6920c40_0 .var "cout_internal", 0 0;
v00000178d6922720_0 .net "not_a", 0 0, L_00000178d69ac690;  1 drivers
v00000178d69211e0_0 .net "not_b", 0 0, L_00000178d69ac5b0;  1 drivers
v00000178d6922180_0 .net "or_out", 0 0, L_00000178d69ac310;  1 drivers
v00000178d6921320_0 .net "pass_a", 0 0, L_00000178d69ac700;  1 drivers
v00000178d6921dc0_0 .net "sub", 0 0, L_00000178d69ac380;  1 drivers
v00000178d69213c0_0 .net "sub_cout", 0 0, L_00000178d69ad650;  1 drivers
v00000178d6920d80_0 .net "sum", 0 0, L_00000178d69acbd0;  1 drivers
v00000178d69201a0_0 .net "xor_out", 0 0, L_00000178d69ac4d0;  1 drivers
E_00000178d6854690/0 .event anyedge, v00000178d686b400_0, v00000178d6921d20_0, v00000178d6920600_0, v00000178d6921280_0;
E_00000178d6854690/1 .event anyedge, v00000178d6921a00_0, v00000178d69225e0_0, v00000178d6920420_0, v00000178d69204c0_0;
E_00000178d6854690/2 .event anyedge, v00000178d6921c80_0, v00000178d6921000_0, v00000178d6922540_0;
E_00000178d6854690 .event/or E_00000178d6854690/0, E_00000178d6854690/1, E_00000178d6854690/2;
S_00000178d690ab70 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ad490 .functor XOR 1, L_00000178d693fb10, L_00000178d693fc50, C4<0>, C4<0>;
L_00000178d69acbd0 .functor XOR 1, L_00000178d69ad490, L_00000178d693f2f0, C4<0>, C4<0>;
L_00000178d69acb60 .functor AND 1, L_00000178d69ad490, L_00000178d693f2f0, C4<1>, C4<1>;
L_00000178d69ad260 .functor AND 1, L_00000178d693fb10, L_00000178d693fc50, C4<1>, C4<1>;
L_00000178d69ac1c0 .functor OR 1, L_00000178d69acb60, L_00000178d69ad260, C4<0>, C4<0>;
v00000178d6920f60_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6921780_0 .net "B", 0 0, L_00000178d693fc50;  alias, 1 drivers
v00000178d69216e0_0 .net "Cin", 0 0, L_00000178d693f2f0;  alias, 1 drivers
v00000178d6920600_0 .net "Cout", 0 0, L_00000178d69ac1c0;  alias, 1 drivers
v00000178d6921d20_0 .net "S", 0 0, L_00000178d69acbd0;  alias, 1 drivers
v00000178d6921b40_0 .net "and1_out", 0 0, L_00000178d69acb60;  1 drivers
v00000178d6921820_0 .net "and2_out", 0 0, L_00000178d69ad260;  1 drivers
v00000178d6920ce0_0 .net "xor1_out", 0 0, L_00000178d69ad490;  1 drivers
S_00000178d690ae90 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ad730 .functor AND 1, L_00000178d693fb10, L_00000178d693fc50, C4<1>, C4<1>;
v00000178d6920880_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6920ec0_0 .net "B", 0 0, L_00000178d693fc50;  alias, 1 drivers
v00000178d69225e0_0 .net "R", 0 0, L_00000178d69ad730;  alias, 1 drivers
S_00000178d690b1b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ac690 .functor NOT 1, L_00000178d693fb10, C4<0>, C4<0>, C4<0>;
v00000178d6921fa0_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6921c80_0 .net "R", 0 0, L_00000178d69ac690;  alias, 1 drivers
S_00000178d690b340 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ac5b0 .functor NOT 1, L_00000178d693fc50, C4<0>, C4<0>, C4<0>;
v00000178d6922860_0 .net "A", 0 0, L_00000178d693fc50;  alias, 1 drivers
v00000178d6922540_0 .net "R", 0 0, L_00000178d69ac5b0;  alias, 1 drivers
S_00000178d690b4d0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ac310 .functor OR 1, L_00000178d693fb10, L_00000178d693fc50, C4<0>, C4<0>;
v00000178d69218c0_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6921960_0 .net "B", 0 0, L_00000178d693fc50;  alias, 1 drivers
v00000178d6920420_0 .net "R", 0 0, L_00000178d69ac310;  alias, 1 drivers
S_00000178d690c790 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ac700 .functor BUFZ 1, L_00000178d693fb10, C4<0>, C4<0>, C4<0>;
v00000178d69206a0_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6921000_0 .net "R", 0 0, L_00000178d69ac700;  alias, 1 drivers
S_00000178d690eb80 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ac620 .functor NOT 1, L_00000178d693fc50, C4<0>, C4<0>, C4<0>;
v00000178d69207e0_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6922680_0 .net "B", 0 0, L_00000178d693fc50;  alias, 1 drivers
L_00000178d6950620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6921460_0 .net "Cin", 0 0, L_00000178d6950620;  1 drivers
v00000178d6922220_0 .net "Cout", 0 0, L_00000178d69ad650;  alias, 1 drivers
v00000178d6920100_0 .net "S", 0 0, L_00000178d69ac380;  alias, 1 drivers
S_00000178d690da50 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d690eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69ace70 .functor XOR 1, L_00000178d693fb10, L_00000178d69ac620, C4<0>, C4<0>;
L_00000178d69ac380 .functor XOR 1, L_00000178d69ace70, L_00000178d6950620, C4<0>, C4<0>;
L_00000178d69acee0 .functor AND 1, L_00000178d69ace70, L_00000178d6950620, C4<1>, C4<1>;
L_00000178d69ac2a0 .functor AND 1, L_00000178d693fb10, L_00000178d69ac620, C4<1>, C4<1>;
L_00000178d69ad650 .functor OR 1, L_00000178d69acee0, L_00000178d69ac2a0, C4<0>, C4<0>;
v00000178d69220e0_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d69227c0_0 .net "B", 0 0, L_00000178d69ac620;  1 drivers
v00000178d69210a0_0 .net "Cin", 0 0, L_00000178d6950620;  alias, 1 drivers
v00000178d6921a00_0 .net "Cout", 0 0, L_00000178d69ad650;  alias, 1 drivers
v00000178d6921280_0 .net "S", 0 0, L_00000178d69ac380;  alias, 1 drivers
v00000178d6920560_0 .net "and1_out", 0 0, L_00000178d69acee0;  1 drivers
v00000178d6920740_0 .net "and2_out", 0 0, L_00000178d69ac2a0;  1 drivers
v00000178d69224a0_0 .net "xor1_out", 0 0, L_00000178d69ace70;  1 drivers
S_00000178d690e090 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d690c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69ac4d0 .functor XOR 1, L_00000178d693fb10, L_00000178d693fc50, C4<0>, C4<0>;
v00000178d6921aa0_0 .net "A", 0 0, L_00000178d693fb10;  alias, 1 drivers
v00000178d6921be0_0 .net "B", 0 0, L_00000178d693fc50;  alias, 1 drivers
v00000178d69204c0_0 .net "R", 0 0, L_00000178d69ac4d0;  alias, 1 drivers
S_00000178d690ed10 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6853f50 .param/l "i" 0 3 12, +C4<010011>;
S_00000178d690f990 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d690ed10;
 .timescale 0 0;
S_00000178d690e9f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d690f990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6924ca0_0 .net "A", 0 0, L_00000178d693f250;  1 drivers
v00000178d6923c60_0 .net "B", 0 0, L_00000178d693f390;  1 drivers
v00000178d6924ac0_0 .net "Cin", 0 0, L_00000178d693fd90;  1 drivers
v00000178d6924fc0_0 .net "Cout", 0 0, v00000178d69233a0_0;  1 drivers
v00000178d6924d40_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6924b60_0 .var "R", 0 0;
v00000178d69240c0_0 .net "add_cout", 0 0, L_00000178d69b2b40;  1 drivers
v00000178d6922c20_0 .net "and_out", 0 0, L_00000178d69b3a90;  1 drivers
v00000178d69233a0_0 .var "cout_internal", 0 0;
v00000178d69239e0_0 .net "not_a", 0 0, L_00000178d69b2bb0;  1 drivers
v00000178d6923580_0 .net "not_b", 0 0, L_00000178d69b3010;  1 drivers
v00000178d6923120_0 .net "or_out", 0 0, L_00000178d69b31d0;  1 drivers
v00000178d6924160_0 .net "pass_a", 0 0, L_00000178d69b3780;  1 drivers
v00000178d6923d00_0 .net "sub", 0 0, L_00000178d69b35c0;  1 drivers
v00000178d6922f40_0 .net "sub_cout", 0 0, L_00000178d69b3e80;  1 drivers
v00000178d6924de0_0 .net "sum", 0 0, L_00000178d69b3fd0;  1 drivers
v00000178d69243e0_0 .net "xor_out", 0 0, L_00000178d69b3710;  1 drivers
E_00000178d6854990/0 .event anyedge, v00000178d686b400_0, v00000178d6920e20_0, v00000178d6920240_0, v00000178d6923ee0_0;
E_00000178d6854990/1 .event anyedge, v00000178d69231c0_0, v00000178d69248e0_0, v00000178d6923a80_0, v00000178d69247a0_0;
E_00000178d6854990/2 .event anyedge, v00000178d69238a0_0, v00000178d6924a20_0, v00000178d6924020_0;
E_00000178d6854990 .event/or E_00000178d6854990/0, E_00000178d6854990/1, E_00000178d6854990/2;
S_00000178d6910480 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b30f0 .functor XOR 1, L_00000178d693f250, L_00000178d693f390, C4<0>, C4<0>;
L_00000178d69b3fd0 .functor XOR 1, L_00000178d69b30f0, L_00000178d693fd90, C4<0>, C4<0>;
L_00000178d69b2e50 .functor AND 1, L_00000178d69b30f0, L_00000178d693fd90, C4<1>, C4<1>;
L_00000178d69b38d0 .functor AND 1, L_00000178d693f250, L_00000178d693f390, C4<1>, C4<1>;
L_00000178d69b2b40 .functor OR 1, L_00000178d69b2e50, L_00000178d69b38d0, C4<0>, C4<0>;
v00000178d69215a0_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d6921e60_0 .net "B", 0 0, L_00000178d693f390;  alias, 1 drivers
v00000178d6921640_0 .net "Cin", 0 0, L_00000178d693fd90;  alias, 1 drivers
v00000178d6920240_0 .net "Cout", 0 0, L_00000178d69b2b40;  alias, 1 drivers
v00000178d6920e20_0 .net "S", 0 0, L_00000178d69b3fd0;  alias, 1 drivers
v00000178d69222c0_0 .net "and1_out", 0 0, L_00000178d69b2e50;  1 drivers
v00000178d6922360_0 .net "and2_out", 0 0, L_00000178d69b38d0;  1 drivers
v00000178d6922400_0 .net "xor1_out", 0 0, L_00000178d69b30f0;  1 drivers
S_00000178d690dbe0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b3a90 .functor AND 1, L_00000178d693f250, L_00000178d693f390, C4<1>, C4<1>;
v00000178d69202e0_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d6920380_0 .net "B", 0 0, L_00000178d693f390;  alias, 1 drivers
v00000178d69248e0_0 .net "R", 0 0, L_00000178d69b3a90;  alias, 1 drivers
S_00000178d690df00 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b2bb0 .functor NOT 1, L_00000178d693f250, C4<0>, C4<0>, C4<0>;
v00000178d69234e0_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d69238a0_0 .net "R", 0 0, L_00000178d69b2bb0;  alias, 1 drivers
S_00000178d690f4e0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b3010 .functor NOT 1, L_00000178d693f390, C4<0>, C4<0>, C4<0>;
v00000178d6923f80_0 .net "A", 0 0, L_00000178d693f390;  alias, 1 drivers
v00000178d6924020_0 .net "R", 0 0, L_00000178d69b3010;  alias, 1 drivers
S_00000178d690f030 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b31d0 .functor OR 1, L_00000178d693f250, L_00000178d693f390, C4<0>, C4<0>;
v00000178d6924840_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d6924980_0 .net "B", 0 0, L_00000178d693f390;  alias, 1 drivers
v00000178d6923a80_0 .net "R", 0 0, L_00000178d69b31d0;  alias, 1 drivers
S_00000178d690eea0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b3780 .functor BUFZ 1, L_00000178d693f250, C4<0>, C4<0>, C4<0>;
v00000178d6924340_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d6924a20_0 .net "R", 0 0, L_00000178d69b3780;  alias, 1 drivers
S_00000178d690f350 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b2fa0 .functor NOT 1, L_00000178d693f390, C4<0>, C4<0>, C4<0>;
v00000178d6925060_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d69229a0_0 .net "B", 0 0, L_00000178d693f390;  alias, 1 drivers
L_00000178d6950668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6923b20_0 .net "Cin", 0 0, L_00000178d6950668;  1 drivers
v00000178d6922ea0_0 .net "Cout", 0 0, L_00000178d69b3e80;  alias, 1 drivers
v00000178d6923080_0 .net "S", 0 0, L_00000178d69b35c0;  alias, 1 drivers
S_00000178d690f1c0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d690f350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4270 .functor XOR 1, L_00000178d693f250, L_00000178d69b2fa0, C4<0>, C4<0>;
L_00000178d69b35c0 .functor XOR 1, L_00000178d69b4270, L_00000178d6950668, C4<0>, C4<0>;
L_00000178d69b3b00 .functor AND 1, L_00000178d69b4270, L_00000178d6950668, C4<1>, C4<1>;
L_00000178d69b3e10 .functor AND 1, L_00000178d693f250, L_00000178d69b2fa0, C4<1>, C4<1>;
L_00000178d69b3e80 .functor OR 1, L_00000178d69b3b00, L_00000178d69b3e10, C4<0>, C4<0>;
v00000178d69242a0_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d6924e80_0 .net "B", 0 0, L_00000178d69b2fa0;  1 drivers
v00000178d6922d60_0 .net "Cin", 0 0, L_00000178d6950668;  alias, 1 drivers
v00000178d69231c0_0 .net "Cout", 0 0, L_00000178d69b3e80;  alias, 1 drivers
v00000178d6923ee0_0 .net "S", 0 0, L_00000178d69b35c0;  alias, 1 drivers
v00000178d6922e00_0 .net "and1_out", 0 0, L_00000178d69b3b00;  1 drivers
v00000178d6924520_0 .net "and2_out", 0 0, L_00000178d69b3e10;  1 drivers
v00000178d6923800_0 .net "xor1_out", 0 0, L_00000178d69b4270;  1 drivers
S_00000178d690f670 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d690e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b3710 .functor XOR 1, L_00000178d693f250, L_00000178d693f390, C4<0>, C4<0>;
v00000178d6923bc0_0 .net "A", 0 0, L_00000178d693f250;  alias, 1 drivers
v00000178d6923940_0 .net "B", 0 0, L_00000178d693f390;  alias, 1 drivers
v00000178d69247a0_0 .net "R", 0 0, L_00000178d69b3710;  alias, 1 drivers
S_00000178d6910610 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854010 .param/l "i" 0 3 12, +C4<010100>;
S_00000178d690fb20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6910610;
 .timescale 0 0;
S_00000178d690f800 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d690fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6926c80_0 .net "A", 0 0, L_00000178d69b9c10;  1 drivers
v00000178d6927540_0 .net "B", 0 0, L_00000178d69baf70;  1 drivers
v00000178d69265a0_0 .net "Cin", 0 0, L_00000178d69bb6f0;  1 drivers
v00000178d69272c0_0 .net "Cout", 0 0, v00000178d6926640_0;  1 drivers
v00000178d6927860_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d69275e0_0 .var "R", 0 0;
v00000178d69257e0_0 .net "add_cout", 0 0, L_00000178d69b40b0;  1 drivers
v00000178d69256a0_0 .net "and_out", 0 0, L_00000178d69b2ad0;  1 drivers
v00000178d6926640_0 .var "cout_internal", 0 0;
v00000178d6925c40_0 .net "not_a", 0 0, L_00000178d69b2c20;  1 drivers
v00000178d69266e0_0 .net "not_b", 0 0, L_00000178d69b3160;  1 drivers
v00000178d6926820_0 .net "or_out", 0 0, L_00000178d69b42e0;  1 drivers
v00000178d6925420_0 .net "pass_a", 0 0, L_00000178d69b2d00;  1 drivers
v00000178d69254c0_0 .net "sub", 0 0, L_00000178d69b3550;  1 drivers
v00000178d6927180_0 .net "sub_cout", 0 0, L_00000178d69b37f0;  1 drivers
v00000178d6925f60_0 .net "sum", 0 0, L_00000178d69b3630;  1 drivers
v00000178d6926140_0 .net "xor_out", 0 0, L_00000178d69b3cc0;  1 drivers
E_00000178d6854210/0 .event anyedge, v00000178d686b400_0, v00000178d6923da0_0, v00000178d6923620_0, v00000178d6925ce0_0;
E_00000178d6854210/1 .event anyedge, v00000178d69251a0_0, v00000178d6922900_0, v00000178d69245c0_0, v00000178d69274a0_0;
E_00000178d6854210/2 .event anyedge, v00000178d6923440_0, v00000178d6924700_0, v00000178d6923760_0;
E_00000178d6854210 .event/or E_00000178d6854210/0, E_00000178d6854210/1, E_00000178d6854210/2;
S_00000178d690fcb0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4200 .functor XOR 1, L_00000178d69b9c10, L_00000178d69baf70, C4<0>, C4<0>;
L_00000178d69b3630 .functor XOR 1, L_00000178d69b4200, L_00000178d69bb6f0, C4<0>, C4<0>;
L_00000178d69b4190 .functor AND 1, L_00000178d69b4200, L_00000178d69bb6f0, C4<1>, C4<1>;
L_00000178d69b2980 .functor AND 1, L_00000178d69b9c10, L_00000178d69baf70, C4<1>, C4<1>;
L_00000178d69b40b0 .functor OR 1, L_00000178d69b4190, L_00000178d69b2980, C4<0>, C4<0>;
v00000178d6923300_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6924c00_0 .net "B", 0 0, L_00000178d69baf70;  alias, 1 drivers
v00000178d6922cc0_0 .net "Cin", 0 0, L_00000178d69bb6f0;  alias, 1 drivers
v00000178d6923620_0 .net "Cout", 0 0, L_00000178d69b40b0;  alias, 1 drivers
v00000178d6923da0_0 .net "S", 0 0, L_00000178d69b3630;  alias, 1 drivers
v00000178d6922b80_0 .net "and1_out", 0 0, L_00000178d69b4190;  1 drivers
v00000178d6923e40_0 .net "and2_out", 0 0, L_00000178d69b2980;  1 drivers
v00000178d6924f20_0 .net "xor1_out", 0 0, L_00000178d69b4200;  1 drivers
S_00000178d690e220 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b2ad0 .functor AND 1, L_00000178d69b9c10, L_00000178d69baf70, C4<1>, C4<1>;
v00000178d6922fe0_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6923260_0 .net "B", 0 0, L_00000178d69baf70;  alias, 1 drivers
v00000178d6922900_0 .net "R", 0 0, L_00000178d69b2ad0;  alias, 1 drivers
S_00000178d69115b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b2c20 .functor NOT 1, L_00000178d69b9c10, C4<0>, C4<0>, C4<0>;
v00000178d6924200_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6923440_0 .net "R", 0 0, L_00000178d69b2c20;  alias, 1 drivers
S_00000178d690dd70 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b3160 .functor NOT 1, L_00000178d69baf70, C4<0>, C4<0>, C4<0>;
v00000178d69236c0_0 .net "A", 0 0, L_00000178d69baf70;  alias, 1 drivers
v00000178d6923760_0 .net "R", 0 0, L_00000178d69b3160;  alias, 1 drivers
S_00000178d6910160 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b42e0 .functor OR 1, L_00000178d69b9c10, L_00000178d69baf70, C4<0>, C4<0>;
v00000178d6922ae0_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6924480_0 .net "B", 0 0, L_00000178d69baf70;  alias, 1 drivers
v00000178d69245c0_0 .net "R", 0 0, L_00000178d69b42e0;  alias, 1 drivers
S_00000178d690e860 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b2d00 .functor BUFZ 1, L_00000178d69b9c10, C4<0>, C4<0>, C4<0>;
v00000178d6924660_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6924700_0 .net "R", 0 0, L_00000178d69b2d00;  alias, 1 drivers
S_00000178d6910930 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4120 .functor NOT 1, L_00000178d69baf70, C4<0>, C4<0>, C4<0>;
v00000178d6926500_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6927400_0 .net "B", 0 0, L_00000178d69baf70;  alias, 1 drivers
L_00000178d69506b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6925240_0 .net "Cin", 0 0, L_00000178d69506b0;  1 drivers
v00000178d6926320_0 .net "Cout", 0 0, L_00000178d69b37f0;  alias, 1 drivers
v00000178d69270e0_0 .net "S", 0 0, L_00000178d69b3550;  alias, 1 drivers
S_00000178d690fe40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6910930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b2a60 .functor XOR 1, L_00000178d69b9c10, L_00000178d69b4120, C4<0>, C4<0>;
L_00000178d69b3550 .functor XOR 1, L_00000178d69b2a60, L_00000178d69506b0, C4<0>, C4<0>;
L_00000178d69b27c0 .functor AND 1, L_00000178d69b2a60, L_00000178d69506b0, C4<1>, C4<1>;
L_00000178d69b3080 .functor AND 1, L_00000178d69b9c10, L_00000178d69b4120, C4<1>, C4<1>;
L_00000178d69b37f0 .functor OR 1, L_00000178d69b27c0, L_00000178d69b3080, C4<0>, C4<0>;
v00000178d6922a40_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6925380_0 .net "B", 0 0, L_00000178d69b4120;  1 drivers
v00000178d6927360_0 .net "Cin", 0 0, L_00000178d69506b0;  alias, 1 drivers
v00000178d69251a0_0 .net "Cout", 0 0, L_00000178d69b37f0;  alias, 1 drivers
v00000178d6925ce0_0 .net "S", 0 0, L_00000178d69b3550;  alias, 1 drivers
v00000178d6926460_0 .net "and1_out", 0 0, L_00000178d69b27c0;  1 drivers
v00000178d6927220_0 .net "and2_out", 0 0, L_00000178d69b3080;  1 drivers
v00000178d6925ba0_0 .net "xor1_out", 0 0, L_00000178d69b2a60;  1 drivers
S_00000178d690e3b0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d690f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b3cc0 .functor XOR 1, L_00000178d69b9c10, L_00000178d69baf70, C4<0>, C4<0>;
v00000178d6925560_0 .net "A", 0 0, L_00000178d69b9c10;  alias, 1 drivers
v00000178d6925740_0 .net "B", 0 0, L_00000178d69baf70;  alias, 1 drivers
v00000178d69274a0_0 .net "R", 0 0, L_00000178d69b3cc0;  alias, 1 drivers
S_00000178d690ffd0 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854a50 .param/l "i" 0 3 12, +C4<010101>;
S_00000178d69102f0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d690ffd0;
 .timescale 0 0;
S_00000178d690e540 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d69102f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d69284e0_0 .net "A", 0 0, L_00000178d69b9210;  1 drivers
v00000178d69281c0_0 .net "B", 0 0, L_00000178d69bb330;  1 drivers
v00000178d6927b80_0 .net "Cin", 0 0, L_00000178d69bb790;  1 drivers
v00000178d6927ae0_0 .net "Cout", 0 0, v00000178d6928760_0;  1 drivers
v00000178d6928260_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d69283a0_0 .var "R", 0 0;
v00000178d69298e0_0 .net "add_cout", 0 0, L_00000178d69b32b0;  1 drivers
v00000178d6927c20_0 .net "and_out", 0 0, L_00000178d69b29f0;  1 drivers
v00000178d6928760_0 .var "cout_internal", 0 0;
v00000178d6927f40_0 .net "not_a", 0 0, L_00000178d69b3a20;  1 drivers
v00000178d6929f20_0 .net "not_b", 0 0, L_00000178d69b3390;  1 drivers
v00000178d69295c0_0 .net "or_out", 0 0, L_00000178d69b2de0;  1 drivers
v00000178d6929c00_0 .net "pass_a", 0 0, L_00000178d69b3470;  1 drivers
v00000178d6927e00_0 .net "sub", 0 0, L_00000178d69b2ec0;  1 drivers
v00000178d6927a40_0 .net "sub_cout", 0 0, L_00000178d69b2910;  1 drivers
v00000178d6928440_0 .net "sum", 0 0, L_00000178d69b2c90;  1 drivers
v00000178d6929160_0 .net "xor_out", 0 0, L_00000178d69b2f30;  1 drivers
E_00000178d68554d0/0 .event anyedge, v00000178d686b400_0, v00000178d6925e20_0, v00000178d6926780_0, v00000178d69260a0_0;
E_00000178d68554d0/1 .event anyedge, v00000178d6926be0_0, v00000178d6926dc0_0, v00000178d6926b40_0, v00000178d6927900_0;
E_00000178d68554d0/2 .event anyedge, v00000178d6926e60_0, v00000178d6925b00_0, v00000178d6925ec0_0;
E_00000178d68554d0 .event/or E_00000178d68554d0/0, E_00000178d68554d0/1, E_00000178d68554d0/2;
S_00000178d6910f70 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b3400 .functor XOR 1, L_00000178d69b9210, L_00000178d69bb330, C4<0>, C4<0>;
L_00000178d69b2c90 .functor XOR 1, L_00000178d69b3400, L_00000178d69bb790, C4<0>, C4<0>;
L_00000178d69b34e0 .functor AND 1, L_00000178d69b3400, L_00000178d69bb790, C4<1>, C4<1>;
L_00000178d69b2750 .functor AND 1, L_00000178d69b9210, L_00000178d69bb330, C4<1>, C4<1>;
L_00000178d69b32b0 .functor OR 1, L_00000178d69b34e0, L_00000178d69b2750, C4<0>, C4<0>;
v00000178d6925d80_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6925880_0 .net "B", 0 0, L_00000178d69bb330;  alias, 1 drivers
v00000178d69252e0_0 .net "Cin", 0 0, L_00000178d69bb790;  alias, 1 drivers
v00000178d6926780_0 .net "Cout", 0 0, L_00000178d69b32b0;  alias, 1 drivers
v00000178d6925e20_0 .net "S", 0 0, L_00000178d69b2c90;  alias, 1 drivers
v00000178d69259c0_0 .net "and1_out", 0 0, L_00000178d69b34e0;  1 drivers
v00000178d6925600_0 .net "and2_out", 0 0, L_00000178d69b2750;  1 drivers
v00000178d69268c0_0 .net "xor1_out", 0 0, L_00000178d69b3400;  1 drivers
S_00000178d6911740 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b29f0 .functor AND 1, L_00000178d69b9210, L_00000178d69bb330, C4<1>, C4<1>;
v00000178d6927680_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d69263c0_0 .net "B", 0 0, L_00000178d69bb330;  alias, 1 drivers
v00000178d6926dc0_0 .net "R", 0 0, L_00000178d69b29f0;  alias, 1 drivers
S_00000178d690e6d0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b3a20 .functor NOT 1, L_00000178d69b9210, C4<0>, C4<0>, C4<0>;
v00000178d6926a00_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6926e60_0 .net "R", 0 0, L_00000178d69b3a20;  alias, 1 drivers
S_00000178d69107a0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b3390 .functor NOT 1, L_00000178d69bb330, C4<0>, C4<0>, C4<0>;
v00000178d6925920_0 .net "A", 0 0, L_00000178d69bb330;  alias, 1 drivers
v00000178d6925ec0_0 .net "R", 0 0, L_00000178d69b3390;  alias, 1 drivers
S_00000178d6910ac0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b2de0 .functor OR 1, L_00000178d69b9210, L_00000178d69bb330, C4<0>, C4<0>;
v00000178d6926960_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6925a60_0 .net "B", 0 0, L_00000178d69bb330;  alias, 1 drivers
v00000178d6926b40_0 .net "R", 0 0, L_00000178d69b2de0;  alias, 1 drivers
S_00000178d6910c50 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b3470 .functor BUFZ 1, L_00000178d69b9210, C4<0>, C4<0>, C4<0>;
v00000178d6927720_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6925b00_0 .net "R", 0 0, L_00000178d69b3470;  alias, 1 drivers
S_00000178d6910de0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b2d70 .functor NOT 1, L_00000178d69bb330, C4<0>, C4<0>, C4<0>;
v00000178d69261e0_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6926fa0_0 .net "B", 0 0, L_00000178d69bb330;  alias, 1 drivers
L_00000178d69506f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6925100_0 .net "Cin", 0 0, L_00000178d69506f8;  1 drivers
v00000178d6927040_0 .net "Cout", 0 0, L_00000178d69b2910;  alias, 1 drivers
v00000178d6929e80_0 .net "S", 0 0, L_00000178d69b2ec0;  alias, 1 drivers
S_00000178d6911290 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6910de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b2830 .functor XOR 1, L_00000178d69b9210, L_00000178d69b2d70, C4<0>, C4<0>;
L_00000178d69b2ec0 .functor XOR 1, L_00000178d69b2830, L_00000178d69506f8, C4<0>, C4<0>;
L_00000178d69b28a0 .functor AND 1, L_00000178d69b2830, L_00000178d69506f8, C4<1>, C4<1>;
L_00000178d69b3320 .functor AND 1, L_00000178d69b9210, L_00000178d69b2d70, C4<1>, C4<1>;
L_00000178d69b2910 .functor OR 1, L_00000178d69b28a0, L_00000178d69b3320, C4<0>, C4<0>;
v00000178d6926aa0_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6926000_0 .net "B", 0 0, L_00000178d69b2d70;  1 drivers
v00000178d6926280_0 .net "Cin", 0 0, L_00000178d69506f8;  alias, 1 drivers
v00000178d6926be0_0 .net "Cout", 0 0, L_00000178d69b2910;  alias, 1 drivers
v00000178d69260a0_0 .net "S", 0 0, L_00000178d69b2ec0;  alias, 1 drivers
v00000178d69277c0_0 .net "and1_out", 0 0, L_00000178d69b28a0;  1 drivers
v00000178d6926d20_0 .net "and2_out", 0 0, L_00000178d69b3320;  1 drivers
v00000178d6926f00_0 .net "xor1_out", 0 0, L_00000178d69b2830;  1 drivers
S_00000178d6911100 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d690e540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b2f30 .functor XOR 1, L_00000178d69b9210, L_00000178d69bb330, C4<0>, C4<0>;
v00000178d6928580_0 .net "A", 0 0, L_00000178d69b9210;  alias, 1 drivers
v00000178d6928300_0 .net "B", 0 0, L_00000178d69bb330;  alias, 1 drivers
v00000178d6927900_0 .net "R", 0 0, L_00000178d69b2f30;  alias, 1 drivers
S_00000178d6911420 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6855a50 .param/l "i" 0 3 12, +C4<010110>;
S_00000178d69159b0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6911420;
 .timescale 0 0;
S_00000178d69140b0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d69159b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d692a060_0 .net "A", 0 0, L_00000178d69b9f30;  1 drivers
v00000178d6929660_0 .net "B", 0 0, L_00000178d69bb150;  1 drivers
v00000178d6929700_0 .net "Cin", 0 0, L_00000178d69b93f0;  1 drivers
v00000178d69297a0_0 .net "Cout", 0 0, v00000178d692aec0_0;  1 drivers
v00000178d6929980_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6929d40_0 .var "R", 0 0;
v00000178d6929de0_0 .net "add_cout", 0 0, L_00000178d69b3b70;  1 drivers
v00000178d692c680_0 .net "and_out", 0 0, L_00000178d69b5bd0;  1 drivers
v00000178d692aec0_0 .var "cout_internal", 0 0;
v00000178d692b960_0 .net "not_a", 0 0, L_00000178d69b50e0;  1 drivers
v00000178d692bfa0_0 .net "not_b", 0 0, L_00000178d69b5cb0;  1 drivers
v00000178d692b3c0_0 .net "or_out", 0 0, L_00000178d69b4970;  1 drivers
v00000178d692b140_0 .net "pass_a", 0 0, L_00000178d69b5000;  1 drivers
v00000178d692ad80_0 .net "sub", 0 0, L_00000178d69b3c50;  1 drivers
v00000178d692ab00_0 .net "sub_cout", 0 0, L_00000178d69b5150;  1 drivers
v00000178d692a100_0 .net "sum", 0 0, L_00000178d69b3860;  1 drivers
v00000178d692a1a0_0 .net "xor_out", 0 0, L_00000178d69b5540;  1 drivers
E_00000178d6855310/0 .event anyedge, v00000178d686b400_0, v00000178d6928800_0, v00000178d6929fc0_0, v00000178d69289e0_0;
E_00000178d6855310/1 .event anyedge, v00000178d6928120_0, v00000178d6929ca0_0, v00000178d6928940_0, v00000178d6929520_0;
E_00000178d6855310/2 .event anyedge, v00000178d6928b20_0, v00000178d6927fe0_0, v00000178d69288a0_0;
E_00000178d6855310 .event/or E_00000178d6855310/0, E_00000178d6855310/1, E_00000178d6855310/2;
S_00000178d6915b40 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b3f60 .functor XOR 1, L_00000178d69b9f30, L_00000178d69bb150, C4<0>, C4<0>;
L_00000178d69b3860 .functor XOR 1, L_00000178d69b3f60, L_00000178d69b93f0, C4<0>, C4<0>;
L_00000178d69b3940 .functor AND 1, L_00000178d69b3f60, L_00000178d69b93f0, C4<1>, C4<1>;
L_00000178d69b39b0 .functor AND 1, L_00000178d69b9f30, L_00000178d69bb150, C4<1>, C4<1>;
L_00000178d69b3b70 .functor OR 1, L_00000178d69b3940, L_00000178d69b39b0, C4<0>, C4<0>;
v00000178d6929b60_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6928620_0 .net "B", 0 0, L_00000178d69bb150;  alias, 1 drivers
v00000178d69286c0_0 .net "Cin", 0 0, L_00000178d69b93f0;  alias, 1 drivers
v00000178d6929fc0_0 .net "Cout", 0 0, L_00000178d69b3b70;  alias, 1 drivers
v00000178d6928800_0 .net "S", 0 0, L_00000178d69b3860;  alias, 1 drivers
v00000178d6927cc0_0 .net "and1_out", 0 0, L_00000178d69b3940;  1 drivers
v00000178d6928e40_0 .net "and2_out", 0 0, L_00000178d69b39b0;  1 drivers
v00000178d6929020_0 .net "xor1_out", 0 0, L_00000178d69b3f60;  1 drivers
S_00000178d6914240 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b5bd0 .functor AND 1, L_00000178d69b9f30, L_00000178d69bb150, C4<1>, C4<1>;
v00000178d6929840_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6927d60_0 .net "B", 0 0, L_00000178d69bb150;  alias, 1 drivers
v00000178d6929ca0_0 .net "R", 0 0, L_00000178d69b5bd0;  alias, 1 drivers
S_00000178d6916310 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b50e0 .functor NOT 1, L_00000178d69b9f30, C4<0>, C4<0>, C4<0>;
v00000178d69292a0_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6928b20_0 .net "R", 0 0, L_00000178d69b50e0;  alias, 1 drivers
S_00000178d6916e00 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b5cb0 .functor NOT 1, L_00000178d69bb150, C4<0>, C4<0>, C4<0>;
v00000178d6927ea0_0 .net "A", 0 0, L_00000178d69bb150;  alias, 1 drivers
v00000178d69288a0_0 .net "R", 0 0, L_00000178d69b5cb0;  alias, 1 drivers
S_00000178d6915cd0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b4970 .functor OR 1, L_00000178d69b9f30, L_00000178d69bb150, C4<0>, C4<0>;
v00000178d69279a0_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6928080_0 .net "B", 0 0, L_00000178d69bb150;  alias, 1 drivers
v00000178d6928940_0 .net "R", 0 0, L_00000178d69b4970;  alias, 1 drivers
S_00000178d6915050 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b5000 .functor BUFZ 1, L_00000178d69b9f30, C4<0>, C4<0>, C4<0>;
v00000178d6928a80_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6927fe0_0 .net "R", 0 0, L_00000178d69b5000;  alias, 1 drivers
S_00000178d6915500 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b51c0 .functor NOT 1, L_00000178d69bb150, C4<0>, C4<0>, C4<0>;
v00000178d6928ee0_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d69290c0_0 .net "B", 0 0, L_00000178d69bb150;  alias, 1 drivers
L_00000178d6950740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6928f80_0 .net "Cin", 0 0, L_00000178d6950740;  1 drivers
v00000178d6929200_0 .net "Cout", 0 0, L_00000178d69b5150;  alias, 1 drivers
v00000178d6929340_0 .net "S", 0 0, L_00000178d69b3c50;  alias, 1 drivers
S_00000178d6916180 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6915500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b3be0 .functor XOR 1, L_00000178d69b9f30, L_00000178d69b51c0, C4<0>, C4<0>;
L_00000178d69b3c50 .functor XOR 1, L_00000178d69b3be0, L_00000178d6950740, C4<0>, C4<0>;
L_00000178d69b3d30 .functor AND 1, L_00000178d69b3be0, L_00000178d6950740, C4<1>, C4<1>;
L_00000178d69b3da0 .functor AND 1, L_00000178d69b9f30, L_00000178d69b51c0, C4<1>, C4<1>;
L_00000178d69b5150 .functor OR 1, L_00000178d69b3d30, L_00000178d69b3da0, C4<0>, C4<0>;
v00000178d6929a20_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6928c60_0 .net "B", 0 0, L_00000178d69b51c0;  1 drivers
v00000178d6929ac0_0 .net "Cin", 0 0, L_00000178d6950740;  alias, 1 drivers
v00000178d6928120_0 .net "Cout", 0 0, L_00000178d69b5150;  alias, 1 drivers
v00000178d69289e0_0 .net "S", 0 0, L_00000178d69b3c50;  alias, 1 drivers
v00000178d6928bc0_0 .net "and1_out", 0 0, L_00000178d69b3d30;  1 drivers
v00000178d6928da0_0 .net "and2_out", 0 0, L_00000178d69b3da0;  1 drivers
v00000178d6928d00_0 .net "xor1_out", 0 0, L_00000178d69b3be0;  1 drivers
S_00000178d6915e60 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d69140b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b5540 .functor XOR 1, L_00000178d69b9f30, L_00000178d69bb150, C4<0>, C4<0>;
v00000178d69293e0_0 .net "A", 0 0, L_00000178d69b9f30;  alias, 1 drivers
v00000178d6929480_0 .net "B", 0 0, L_00000178d69bb150;  alias, 1 drivers
v00000178d6929520_0 .net "R", 0 0, L_00000178d69b5540;  alias, 1 drivers
S_00000178d6913d90 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854c90 .param/l "i" 0 3 12, +C4<010111>;
S_00000178d6915ff0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6913d90;
 .timescale 0 0;
S_00000178d6916ae0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6915ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d692b820_0 .net "A", 0 0, L_00000178d69b9710;  1 drivers
v00000178d692b8c0_0 .net "B", 0 0, L_00000178d69ba750;  1 drivers
v00000178d692ba00_0 .net "Cin", 0 0, L_00000178d69ba610;  1 drivers
v00000178d692a920_0 .net "Cout", 0 0, v00000178d692c180_0;  1 drivers
v00000178d692bdc0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d692be60_0 .var "R", 0 0;
v00000178d692c0e0_0 .net "add_cout", 0 0, L_00000178d69b4890;  1 drivers
v00000178d692c7c0_0 .net "and_out", 0 0, L_00000178d69b5d90;  1 drivers
v00000178d692c180_0 .var "cout_internal", 0 0;
v00000178d692a9c0_0 .net "not_a", 0 0, L_00000178d69b5620;  1 drivers
v00000178d692c5e0_0 .net "not_b", 0 0, L_00000178d69b4510;  1 drivers
v00000178d692c220_0 .net "or_out", 0 0, L_00000178d69b4740;  1 drivers
v00000178d692a7e0_0 .net "pass_a", 0 0, L_00000178d69b4d60;  1 drivers
v00000178d692ace0_0 .net "sub", 0 0, L_00000178d69b4a50;  1 drivers
v00000178d692c540_0 .net "sub_cout", 0 0, L_00000178d69b5850;  1 drivers
v00000178d692c360_0 .net "sum", 0 0, L_00000178d69b5070;  1 drivers
v00000178d692b000_0 .net "xor_out", 0 0, L_00000178d69b58c0;  1 drivers
E_00000178d68558d0/0 .event anyedge, v00000178d686b400_0, v00000178d692b1e0_0, v00000178d692aa60_0, v00000178d692c2c0_0;
E_00000178d68558d0/1 .event anyedge, v00000178d692b640_0, v00000178d692b5a0_0, v00000178d692a380_0, v00000178d692af60_0;
E_00000178d68558d0/2 .event anyedge, v00000178d692c4a0_0, v00000178d692b320_0, v00000178d692a2e0_0;
E_00000178d68558d0 .event/or E_00000178d68558d0/0, E_00000178d68558d0/1, E_00000178d68558d0/2;
S_00000178d6915690 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b49e0 .functor XOR 1, L_00000178d69b9710, L_00000178d69ba750, C4<0>, C4<0>;
L_00000178d69b5070 .functor XOR 1, L_00000178d69b49e0, L_00000178d69ba610, C4<0>, C4<0>;
L_00000178d69b5230 .functor AND 1, L_00000178d69b49e0, L_00000178d69ba610, C4<1>, C4<1>;
L_00000178d69b52a0 .functor AND 1, L_00000178d69b9710, L_00000178d69ba750, C4<1>, C4<1>;
L_00000178d69b4890 .functor OR 1, L_00000178d69b5230, L_00000178d69b52a0, C4<0>, C4<0>;
v00000178d692c400_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692a6a0_0 .net "B", 0 0, L_00000178d69ba750;  alias, 1 drivers
v00000178d692aba0_0 .net "Cin", 0 0, L_00000178d69ba610;  alias, 1 drivers
v00000178d692aa60_0 .net "Cout", 0 0, L_00000178d69b4890;  alias, 1 drivers
v00000178d692b1e0_0 .net "S", 0 0, L_00000178d69b5070;  alias, 1 drivers
v00000178d692a4c0_0 .net "and1_out", 0 0, L_00000178d69b5230;  1 drivers
v00000178d692a240_0 .net "and2_out", 0 0, L_00000178d69b52a0;  1 drivers
v00000178d692c720_0 .net "xor1_out", 0 0, L_00000178d69b49e0;  1 drivers
S_00000178d69164a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b5d90 .functor AND 1, L_00000178d69b9710, L_00000178d69ba750, C4<1>, C4<1>;
v00000178d692bd20_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692b460_0 .net "B", 0 0, L_00000178d69ba750;  alias, 1 drivers
v00000178d692b5a0_0 .net "R", 0 0, L_00000178d69b5d90;  alias, 1 drivers
S_00000178d6914ba0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b5620 .functor NOT 1, L_00000178d69b9710, C4<0>, C4<0>, C4<0>;
v00000178d692bc80_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692c4a0_0 .net "R", 0 0, L_00000178d69b5620;  alias, 1 drivers
S_00000178d6916630 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b4510 .functor NOT 1, L_00000178d69ba750, C4<0>, C4<0>, C4<0>;
v00000178d692bf00_0 .net "A", 0 0, L_00000178d69ba750;  alias, 1 drivers
v00000178d692a2e0_0 .net "R", 0 0, L_00000178d69b4510;  alias, 1 drivers
S_00000178d6916c70 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b4740 .functor OR 1, L_00000178d69b9710, L_00000178d69ba750, C4<0>, C4<0>;
v00000178d692a560_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692bb40_0 .net "B", 0 0, L_00000178d69ba750;  alias, 1 drivers
v00000178d692a380_0 .net "R", 0 0, L_00000178d69b4740;  alias, 1 drivers
S_00000178d69167c0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b4d60 .functor BUFZ 1, L_00000178d69b9710, C4<0>, C4<0>, C4<0>;
v00000178d692baa0_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692b320_0 .net "R", 0 0, L_00000178d69b4d60;  alias, 1 drivers
S_00000178d6916f90 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4dd0 .functor NOT 1, L_00000178d69ba750, C4<0>, C4<0>, C4<0>;
v00000178d692b6e0_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692a600_0 .net "B", 0 0, L_00000178d69ba750;  alias, 1 drivers
L_00000178d6950788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d692b780_0 .net "Cin", 0 0, L_00000178d6950788;  1 drivers
v00000178d692b280_0 .net "Cout", 0 0, L_00000178d69b5850;  alias, 1 drivers
v00000178d692c040_0 .net "S", 0 0, L_00000178d69b4a50;  alias, 1 drivers
S_00000178d69143d0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6916f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b5d20 .functor XOR 1, L_00000178d69b9710, L_00000178d69b4dd0, C4<0>, C4<0>;
L_00000178d69b4a50 .functor XOR 1, L_00000178d69b5d20, L_00000178d6950788, C4<0>, C4<0>;
L_00000178d69b4f90 .functor AND 1, L_00000178d69b5d20, L_00000178d6950788, C4<1>, C4<1>;
L_00000178d69b54d0 .functor AND 1, L_00000178d69b9710, L_00000178d69b4dd0, C4<1>, C4<1>;
L_00000178d69b5850 .functor OR 1, L_00000178d69b4f90, L_00000178d69b54d0, C4<0>, C4<0>;
v00000178d692bbe0_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692b500_0 .net "B", 0 0, L_00000178d69b4dd0;  1 drivers
v00000178d692ac40_0 .net "Cin", 0 0, L_00000178d6950788;  alias, 1 drivers
v00000178d692b640_0 .net "Cout", 0 0, L_00000178d69b5850;  alias, 1 drivers
v00000178d692c2c0_0 .net "S", 0 0, L_00000178d69b4a50;  alias, 1 drivers
v00000178d692ae20_0 .net "and1_out", 0 0, L_00000178d69b4f90;  1 drivers
v00000178d692a740_0 .net "and2_out", 0 0, L_00000178d69b54d0;  1 drivers
v00000178d692a880_0 .net "xor1_out", 0 0, L_00000178d69b5d20;  1 drivers
S_00000178d6915820 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d6916ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b58c0 .functor XOR 1, L_00000178d69b9710, L_00000178d69ba750, C4<0>, C4<0>;
v00000178d692c860_0 .net "A", 0 0, L_00000178d69b9710;  alias, 1 drivers
v00000178d692a420_0 .net "B", 0 0, L_00000178d69ba750;  alias, 1 drivers
v00000178d692af60_0 .net "R", 0 0, L_00000178d69b58c0;  alias, 1 drivers
S_00000178d6914d30 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6855a90 .param/l "i" 0 3 12, +C4<011000>;
S_00000178d6914ec0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6914d30;
 .timescale 0 0;
S_00000178d6914560 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6914ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d692eb60_0 .net "A", 0 0, L_00000178d69b98f0;  1 drivers
v00000178d692dee0_0 .net "B", 0 0, L_00000178d69b9fd0;  1 drivers
v00000178d692db20_0 .net "Cin", 0 0, L_00000178d69bb470;  1 drivers
v00000178d692d120_0 .net "Cout", 0 0, v00000178d692d800_0;  1 drivers
v00000178d692d1c0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d692cfe0_0 .var "R", 0 0;
v00000178d692ce00_0 .net "add_cout", 0 0, L_00000178d69b5e00;  1 drivers
v00000178d692e5c0_0 .net "and_out", 0 0, L_00000178d69b4350;  1 drivers
v00000178d692d800_0 .var "cout_internal", 0 0;
v00000178d692e2a0_0 .net "not_a", 0 0, L_00000178d69b4580;  1 drivers
v00000178d692e3e0_0 .net "not_b", 0 0, L_00000178d69b4c80;  1 drivers
v00000178d692ec00_0 .net "or_out", 0 0, L_00000178d69b4660;  1 drivers
v00000178d692e480_0 .net "pass_a", 0 0, L_00000178d69b5e70;  1 drivers
v00000178d692eca0_0 .net "sub", 0 0, L_00000178d69b4b30;  1 drivers
v00000178d692efc0_0 .net "sub_cout", 0 0, L_00000178d69b45f0;  1 drivers
v00000178d692ede0_0 .net "sum", 0 0, L_00000178d69b5690;  1 drivers
v00000178d692d260_0 .net "xor_out", 0 0, L_00000178d69b4ba0;  1 drivers
E_00000178d6854f90/0 .event anyedge, v00000178d686b400_0, v00000178d692f060_0, v00000178d692d440_0, v00000178d692eac0_0;
E_00000178d6854f90/1 .event anyedge, v00000178d692cae0_0, v00000178d692dbc0_0, v00000178d692d9e0_0, v00000178d692d580_0;
E_00000178d6854f90/2 .event anyedge, v00000178d692d080_0, v00000178d692cea0_0, v00000178d692e200_0;
E_00000178d6854f90 .event/or E_00000178d6854f90/0, E_00000178d6854f90/1, E_00000178d6854f90/2;
S_00000178d6915370 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b5930 .functor XOR 1, L_00000178d69b98f0, L_00000178d69b9fd0, C4<0>, C4<0>;
L_00000178d69b5690 .functor XOR 1, L_00000178d69b5930, L_00000178d69bb470, C4<0>, C4<0>;
L_00000178d69b53f0 .functor AND 1, L_00000178d69b5930, L_00000178d69bb470, C4<1>, C4<1>;
L_00000178d69b47b0 .functor AND 1, L_00000178d69b98f0, L_00000178d69b9fd0, C4<1>, C4<1>;
L_00000178d69b5e00 .functor OR 1, L_00000178d69b53f0, L_00000178d69b47b0, C4<0>, C4<0>;
v00000178d692b0a0_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692dc60_0 .net "B", 0 0, L_00000178d69b9fd0;  alias, 1 drivers
v00000178d692e980_0 .net "Cin", 0 0, L_00000178d69bb470;  alias, 1 drivers
v00000178d692d440_0 .net "Cout", 0 0, L_00000178d69b5e00;  alias, 1 drivers
v00000178d692f060_0 .net "S", 0 0, L_00000178d69b5690;  alias, 1 drivers
v00000178d692dda0_0 .net "and1_out", 0 0, L_00000178d69b53f0;  1 drivers
v00000178d692cf40_0 .net "and2_out", 0 0, L_00000178d69b47b0;  1 drivers
v00000178d692dd00_0 .net "xor1_out", 0 0, L_00000178d69b5930;  1 drivers
S_00000178d6916950 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b4350 .functor AND 1, L_00000178d69b98f0, L_00000178d69b9fd0, C4<1>, C4<1>;
v00000178d692e7a0_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692e840_0 .net "B", 0 0, L_00000178d69b9fd0;  alias, 1 drivers
v00000178d692dbc0_0 .net "R", 0 0, L_00000178d69b4350;  alias, 1 drivers
S_00000178d6913a70 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b4580 .functor NOT 1, L_00000178d69b98f0, C4<0>, C4<0>, C4<0>;
v00000178d692de40_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692d080_0 .net "R", 0 0, L_00000178d69b4580;  alias, 1 drivers
S_00000178d6917120 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b4c80 .functor NOT 1, L_00000178d69b9fd0, C4<0>, C4<0>, C4<0>;
v00000178d692e0c0_0 .net "A", 0 0, L_00000178d69b9fd0;  alias, 1 drivers
v00000178d692e200_0 .net "R", 0 0, L_00000178d69b4c80;  alias, 1 drivers
S_00000178d69172b0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b4660 .functor OR 1, L_00000178d69b98f0, L_00000178d69b9fd0, C4<0>, C4<0>;
v00000178d692cd60_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692d300_0 .net "B", 0 0, L_00000178d69b9fd0;  alias, 1 drivers
v00000178d692d9e0_0 .net "R", 0 0, L_00000178d69b4660;  alias, 1 drivers
S_00000178d6917440 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b5e70 .functor BUFZ 1, L_00000178d69b98f0, C4<0>, C4<0>, C4<0>;
v00000178d692da80_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692cea0_0 .net "R", 0 0, L_00000178d69b5e70;  alias, 1 drivers
S_00000178d6913c00 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4c10 .functor NOT 1, L_00000178d69b9fd0, C4<0>, C4<0>, C4<0>;
v00000178d692cb80_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692df80_0 .net "B", 0 0, L_00000178d69b9fd0;  alias, 1 drivers
L_00000178d69507d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d692e020_0 .net "Cin", 0 0, L_00000178d69507d0;  1 drivers
v00000178d692e160_0 .net "Cout", 0 0, L_00000178d69b45f0;  alias, 1 drivers
v00000178d692cc20_0 .net "S", 0 0, L_00000178d69b4b30;  alias, 1 drivers
S_00000178d69146f0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6913c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4900 .functor XOR 1, L_00000178d69b98f0, L_00000178d69b4c10, C4<0>, C4<0>;
L_00000178d69b4b30 .functor XOR 1, L_00000178d69b4900, L_00000178d69507d0, C4<0>, C4<0>;
L_00000178d69b5c40 .functor AND 1, L_00000178d69b4900, L_00000178d69507d0, C4<1>, C4<1>;
L_00000178d69b4ac0 .functor AND 1, L_00000178d69b98f0, L_00000178d69b4c10, C4<1>, C4<1>;
L_00000178d69b45f0 .functor OR 1, L_00000178d69b5c40, L_00000178d69b4ac0, C4<0>, C4<0>;
v00000178d692ed40_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692e8e0_0 .net "B", 0 0, L_00000178d69b4c10;  1 drivers
v00000178d692ea20_0 .net "Cin", 0 0, L_00000178d69507d0;  alias, 1 drivers
v00000178d692cae0_0 .net "Cout", 0 0, L_00000178d69b45f0;  alias, 1 drivers
v00000178d692eac0_0 .net "S", 0 0, L_00000178d69b4b30;  alias, 1 drivers
v00000178d692e520_0 .net "and1_out", 0 0, L_00000178d69b5c40;  1 drivers
v00000178d692d4e0_0 .net "and2_out", 0 0, L_00000178d69b4ac0;  1 drivers
v00000178d692d8a0_0 .net "xor1_out", 0 0, L_00000178d69b4900;  1 drivers
S_00000178d6914880 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d6914560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b4ba0 .functor XOR 1, L_00000178d69b98f0, L_00000178d69b9fd0, C4<0>, C4<0>;
v00000178d692e340_0 .net "A", 0 0, L_00000178d69b98f0;  alias, 1 drivers
v00000178d692c9a0_0 .net "B", 0 0, L_00000178d69b9fd0;  alias, 1 drivers
v00000178d692d580_0 .net "R", 0 0, L_00000178d69b4ba0;  alias, 1 drivers
S_00000178d69175d0 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854cd0 .param/l "i" 0 3 12, +C4<011001>;
S_00000178d6917760 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d69175d0;
 .timescale 0 0;
S_00000178d6914a10 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6917760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6930b10_0 .net "A", 0 0, L_00000178d69b9d50;  1 drivers
v00000178d6930a70_0 .net "B", 0 0, L_00000178d69bb830;  1 drivers
v00000178d6930c50_0 .net "Cin", 0 0, L_00000178d69b9990;  1 drivers
v00000178d6931510_0 .net "Cout", 0 0, v00000178d69310b0_0;  1 drivers
v00000178d69322d0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6930e30_0 .var "R", 0 0;
v00000178d69306b0_0 .net "add_cout", 0 0, L_00000178d69b5ee0;  1 drivers
v00000178d6930890_0 .net "and_out", 0 0, L_00000178d69b43c0;  1 drivers
v00000178d69310b0_0 .var "cout_internal", 0 0;
v00000178d6931970_0 .net "not_a", 0 0, L_00000178d69b59a0;  1 drivers
v00000178d6931290_0 .net "not_b", 0 0, L_00000178d69b5a10;  1 drivers
v00000178d6931150_0 .net "or_out", 0 0, L_00000178d69b4430;  1 drivers
v00000178d69309d0_0 .net "pass_a", 0 0, L_00000178d69b5a80;  1 drivers
v00000178d6931330_0 .net "sub", 0 0, L_00000178d69b4f20;  1 drivers
v00000178d6931010_0 .net "sub_cout", 0 0, L_00000178d69b5700;  1 drivers
v00000178d6931fb0_0 .net "sum", 0 0, L_00000178d69b4e40;  1 drivers
v00000178d6930ed0_0 .net "xor_out", 0 0, L_00000178d69b5770;  1 drivers
E_00000178d6854b90/0 .event anyedge, v00000178d686b400_0, v00000178d692d760_0, v00000178d692ee80_0, v00000178d692f600_0;
E_00000178d6854b90/1 .event anyedge, v00000178d692fa60_0, v00000178d692ccc0_0, v00000178d692fec0_0, v00000178d692f560_0;
E_00000178d6854b90/2 .event anyedge, v00000178d692fe20_0, v00000178d692f880_0, v00000178d692fce0_0;
E_00000178d6854b90 .event/or E_00000178d6854b90/0, E_00000178d6854b90/1, E_00000178d6854b90/2;
S_00000178d6913f20 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b4cf0 .functor XOR 1, L_00000178d69b9d50, L_00000178d69bb830, C4<0>, C4<0>;
L_00000178d69b4e40 .functor XOR 1, L_00000178d69b4cf0, L_00000178d69b9990, C4<0>, C4<0>;
L_00000178d69b4eb0 .functor AND 1, L_00000178d69b4cf0, L_00000178d69b9990, C4<1>, C4<1>;
L_00000178d69b57e0 .functor AND 1, L_00000178d69b9d50, L_00000178d69bb830, C4<1>, C4<1>;
L_00000178d69b5ee0 .functor OR 1, L_00000178d69b4eb0, L_00000178d69b57e0, C4<0>, C4<0>;
v00000178d692e660_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692d620_0 .net "B", 0 0, L_00000178d69bb830;  alias, 1 drivers
v00000178d692d6c0_0 .net "Cin", 0 0, L_00000178d69b9990;  alias, 1 drivers
v00000178d692ee80_0 .net "Cout", 0 0, L_00000178d69b5ee0;  alias, 1 drivers
v00000178d692d760_0 .net "S", 0 0, L_00000178d69b4e40;  alias, 1 drivers
v00000178d692e700_0 .net "and1_out", 0 0, L_00000178d69b4eb0;  1 drivers
v00000178d692ef20_0 .net "and2_out", 0 0, L_00000178d69b57e0;  1 drivers
v00000178d692c900_0 .net "xor1_out", 0 0, L_00000178d69b4cf0;  1 drivers
S_00000178d69151e0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b43c0 .functor AND 1, L_00000178d69b9d50, L_00000178d69bb830, C4<1>, C4<1>;
v00000178d692ca40_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692d3a0_0 .net "B", 0 0, L_00000178d69bb830;  alias, 1 drivers
v00000178d692ccc0_0 .net "R", 0 0, L_00000178d69b43c0;  alias, 1 drivers
S_00000178d691a640 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b59a0 .functor NOT 1, L_00000178d69b9d50, C4<0>, C4<0>, C4<0>;
v00000178d692d940_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692fe20_0 .net "R", 0 0, L_00000178d69b59a0;  alias, 1 drivers
S_00000178d691a7d0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b5a10 .functor NOT 1, L_00000178d69bb830, C4<0>, C4<0>, C4<0>;
v00000178d692f2e0_0 .net "A", 0 0, L_00000178d69bb830;  alias, 1 drivers
v00000178d692fce0_0 .net "R", 0 0, L_00000178d69b5a10;  alias, 1 drivers
S_00000178d6919510 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b4430 .functor OR 1, L_00000178d69b9d50, L_00000178d69bb830, C4<0>, C4<0>;
v00000178d692f100_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692ff60_0 .net "B", 0 0, L_00000178d69bb830;  alias, 1 drivers
v00000178d692fec0_0 .net "R", 0 0, L_00000178d69b4430;  alias, 1 drivers
S_00000178d691a960 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b5a80 .functor BUFZ 1, L_00000178d69b9d50, C4<0>, C4<0>, C4<0>;
v00000178d692fba0_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692f880_0 .net "R", 0 0, L_00000178d69b5a80;  alias, 1 drivers
S_00000178d691ae10 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b5460 .functor NOT 1, L_00000178d69bb830, C4<0>, C4<0>, C4<0>;
v00000178d692f380_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692f420_0 .net "B", 0 0, L_00000178d69bb830;  alias, 1 drivers
L_00000178d6950818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d692f240_0 .net "Cin", 0 0, L_00000178d6950818;  1 drivers
v00000178d692f920_0 .net "Cout", 0 0, L_00000178d69b5700;  alias, 1 drivers
v00000178d692f7e0_0 .net "S", 0 0, L_00000178d69b4f20;  alias, 1 drivers
S_00000178d6918bb0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d691ae10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b5310 .functor XOR 1, L_00000178d69b9d50, L_00000178d69b5460, C4<0>, C4<0>;
L_00000178d69b4f20 .functor XOR 1, L_00000178d69b5310, L_00000178d6950818, C4<0>, C4<0>;
L_00000178d69b5380 .functor AND 1, L_00000178d69b5310, L_00000178d6950818, C4<1>, C4<1>;
L_00000178d69b44a0 .functor AND 1, L_00000178d69b9d50, L_00000178d69b5460, C4<1>, C4<1>;
L_00000178d69b5700 .functor OR 1, L_00000178d69b5380, L_00000178d69b44a0, C4<0>, C4<0>;
v00000178d692fc40_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692f1a0_0 .net "B", 0 0, L_00000178d69b5460;  1 drivers
v00000178d692f740_0 .net "Cin", 0 0, L_00000178d6950818;  alias, 1 drivers
v00000178d692fa60_0 .net "Cout", 0 0, L_00000178d69b5700;  alias, 1 drivers
v00000178d692f600_0 .net "S", 0 0, L_00000178d69b4f20;  alias, 1 drivers
v00000178d692fd80_0 .net "and1_out", 0 0, L_00000178d69b5380;  1 drivers
v00000178d692f9c0_0 .net "and2_out", 0 0, L_00000178d69b44a0;  1 drivers
v00000178d692f6a0_0 .net "xor1_out", 0 0, L_00000178d69b5310;  1 drivers
S_00000178d691b450 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d6914a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b5770 .functor XOR 1, L_00000178d69b9d50, L_00000178d69bb830, C4<0>, C4<0>;
v00000178d692fb00_0 .net "A", 0 0, L_00000178d69b9d50;  alias, 1 drivers
v00000178d692f4c0_0 .net "B", 0 0, L_00000178d69bb830;  alias, 1 drivers
v00000178d692f560_0 .net "R", 0 0, L_00000178d69b5770;  alias, 1 drivers
S_00000178d691afa0 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6855550 .param/l "i" 0 3 12, +C4<011010>;
S_00000178d69180c0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d691afa0;
 .timescale 0 0;
S_00000178d691b130 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d69180c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6932410_0 .net "A", 0 0, L_00000178d69b9df0;  1 drivers
v00000178d69325f0_0 .net "B", 0 0, L_00000178d69b9e90;  1 drivers
v00000178d6932730_0 .net "Cin", 0 0, L_00000178d69b92b0;  1 drivers
v00000178d69327d0_0 .net "Cout", 0 0, v00000178d6930390_0;  1 drivers
v00000178d6932870_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6930110_0 .var "R", 0 0;
v00000178d69301b0_0 .net "add_cout", 0 0, L_00000178d69b5fc0;  1 drivers
v00000178d6930250_0 .net "and_out", 0 0, L_00000178d69b6420;  1 drivers
v00000178d6930390_0 .var "cout_internal", 0 0;
v00000178d6930430_0 .net "not_a", 0 0, L_00000178d69b62d0;  1 drivers
v00000178d69304d0_0 .net "not_b", 0 0, L_00000178d69b6490;  1 drivers
v00000178d6934e90_0 .net "or_out", 0 0, L_00000178d69b60a0;  1 drivers
v00000178d6933e50_0 .net "pass_a", 0 0, L_00000178d69b6500;  1 drivers
v00000178d69334f0_0 .net "sub", 0 0, L_00000178d69b5f50;  1 drivers
v00000178d6933b30_0 .net "sub_cout", 0 0, L_00000178d69b61f0;  1 drivers
v00000178d6932cd0_0 .net "sum", 0 0, L_00000178d69b65e0;  1 drivers
v00000178d6932e10_0 .net "xor_out", 0 0, L_00000178d69b6110;  1 drivers
E_00000178d6855990/0 .event anyedge, v00000178d686b400_0, v00000178d6931b50_0, v00000178d69302f0_0, v00000178d6931d30_0;
E_00000178d6855990/1 .event anyedge, v00000178d6931c90_0, v00000178d6930570_0, v00000178d69313d0_0, v00000178d6932190_0;
E_00000178d6855990/2 .event anyedge, v00000178d6930f70_0, v00000178d69307f0_0, v00000178d69311f0_0;
E_00000178d6855990 .event/or E_00000178d6855990/0, E_00000178d6855990/1, E_00000178d6855990/2;
S_00000178d6918250 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b5b60 .functor XOR 1, L_00000178d69b9df0, L_00000178d69b9e90, C4<0>, C4<0>;
L_00000178d69b65e0 .functor XOR 1, L_00000178d69b5b60, L_00000178d69b92b0, C4<0>, C4<0>;
L_00000178d69b6180 .functor AND 1, L_00000178d69b5b60, L_00000178d69b92b0, C4<1>, C4<1>;
L_00000178d69b6650 .functor AND 1, L_00000178d69b9df0, L_00000178d69b9e90, C4<1>, C4<1>;
L_00000178d69b5fc0 .functor OR 1, L_00000178d69b6180, L_00000178d69b6650, C4<0>, C4<0>;
v00000178d6932550_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d69324b0_0 .net "B", 0 0, L_00000178d69b9e90;  alias, 1 drivers
v00000178d6931a10_0 .net "Cin", 0 0, L_00000178d69b92b0;  alias, 1 drivers
v00000178d69302f0_0 .net "Cout", 0 0, L_00000178d69b5fc0;  alias, 1 drivers
v00000178d6931b50_0 .net "S", 0 0, L_00000178d69b65e0;  alias, 1 drivers
v00000178d6930cf0_0 .net "and1_out", 0 0, L_00000178d69b6180;  1 drivers
v00000178d6931ab0_0 .net "and2_out", 0 0, L_00000178d69b6650;  1 drivers
v00000178d6930d90_0 .net "xor1_out", 0 0, L_00000178d69b5b60;  1 drivers
S_00000178d6917c10 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b6420 .functor AND 1, L_00000178d69b9df0, L_00000178d69b9e90, C4<1>, C4<1>;
v00000178d6930750_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d69315b0_0 .net "B", 0 0, L_00000178d69b9e90;  alias, 1 drivers
v00000178d6930570_0 .net "R", 0 0, L_00000178d69b6420;  alias, 1 drivers
S_00000178d6917da0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b62d0 .functor NOT 1, L_00000178d69b9df0, C4<0>, C4<0>, C4<0>;
v00000178d6932370_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d6930f70_0 .net "R", 0 0, L_00000178d69b62d0;  alias, 1 drivers
S_00000178d691aaf0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b6490 .functor NOT 1, L_00000178d69b9e90, C4<0>, C4<0>, C4<0>;
v00000178d6931650_0 .net "A", 0 0, L_00000178d69b9e90;  alias, 1 drivers
v00000178d69311f0_0 .net "R", 0 0, L_00000178d69b6490;  alias, 1 drivers
S_00000178d6919ce0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b60a0 .functor OR 1, L_00000178d69b9df0, L_00000178d69b9e90, C4<0>, C4<0>;
v00000178d6931bf0_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d6930610_0 .net "B", 0 0, L_00000178d69b9e90;  alias, 1 drivers
v00000178d69313d0_0 .net "R", 0 0, L_00000178d69b60a0;  alias, 1 drivers
S_00000178d69199c0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69b6500 .functor BUFZ 1, L_00000178d69b9df0, C4<0>, C4<0>, C4<0>;
v00000178d6931470_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d69307f0_0 .net "R", 0 0, L_00000178d69b6500;  alias, 1 drivers
S_00000178d6918700 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b63b0 .functor NOT 1, L_00000178d69b9e90, C4<0>, C4<0>, C4<0>;
v00000178d6930930_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d6931dd0_0 .net "B", 0 0, L_00000178d69b9e90;  alias, 1 drivers
L_00000178d6950860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6930bb0_0 .net "Cin", 0 0, L_00000178d6950860;  1 drivers
v00000178d6931e70_0 .net "Cout", 0 0, L_00000178d69b61f0;  alias, 1 drivers
v00000178d6931f10_0 .net "S", 0 0, L_00000178d69b5f50;  alias, 1 drivers
S_00000178d6919b50 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6918700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69b6260 .functor XOR 1, L_00000178d69b9df0, L_00000178d69b63b0, C4<0>, C4<0>;
L_00000178d69b5f50 .functor XOR 1, L_00000178d69b6260, L_00000178d6950860, C4<0>, C4<0>;
L_00000178d69b6340 .functor AND 1, L_00000178d69b6260, L_00000178d6950860, C4<1>, C4<1>;
L_00000178d69b6030 .functor AND 1, L_00000178d69b9df0, L_00000178d69b63b0, C4<1>, C4<1>;
L_00000178d69b61f0 .functor OR 1, L_00000178d69b6340, L_00000178d69b6030, C4<0>, C4<0>;
v00000178d69316f0_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d6931790_0 .net "B", 0 0, L_00000178d69b63b0;  1 drivers
v00000178d6932050_0 .net "Cin", 0 0, L_00000178d6950860;  alias, 1 drivers
v00000178d6931c90_0 .net "Cout", 0 0, L_00000178d69b61f0;  alias, 1 drivers
v00000178d6931d30_0 .net "S", 0 0, L_00000178d69b5f50;  alias, 1 drivers
v00000178d6931830_0 .net "and1_out", 0 0, L_00000178d69b6340;  1 drivers
v00000178d69318d0_0 .net "and2_out", 0 0, L_00000178d69b6030;  1 drivers
v00000178d6932230_0 .net "xor1_out", 0 0, L_00000178d69b6260;  1 drivers
S_00000178d691ac80 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d691b130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69b6110 .functor XOR 1, L_00000178d69b9df0, L_00000178d69b9e90, C4<0>, C4<0>;
v00000178d6932690_0 .net "A", 0 0, L_00000178d69b9df0;  alias, 1 drivers
v00000178d69320f0_0 .net "B", 0 0, L_00000178d69b9e90;  alias, 1 drivers
v00000178d6932190_0 .net "R", 0 0, L_00000178d69b6110;  alias, 1 drivers
S_00000178d6917f30 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6855190 .param/l "i" 0 3 12, +C4<011011>;
S_00000178d69196a0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6917f30;
 .timescale 0 0;
S_00000178d691b2c0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d69196a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d69342b0_0 .net "A", 0 0, L_00000178d69bb510;  1 drivers
v00000178d6933950_0 .net "B", 0 0, L_00000178d69bb5b0;  1 drivers
v00000178d6933bd0_0 .net "Cin", 0 0, L_00000178d69b9a30;  1 drivers
v00000178d69339f0_0 .net "Cout", 0 0, v00000178d6934fd0_0;  1 drivers
v00000178d6935070_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6934ad0_0 .var "R", 0 0;
v00000178d6933db0_0 .net "add_cout", 0 0, L_00000178d69c6db0;  1 drivers
v00000178d6934990_0 .net "and_out", 0 0, L_00000178d69c7bb0;  1 drivers
v00000178d6934fd0_0 .var "cout_internal", 0 0;
v00000178d6933a90_0 .net "not_a", 0 0, L_00000178d69c6c60;  1 drivers
v00000178d6934170_0 .net "not_b", 0 0, L_00000178d69c7600;  1 drivers
v00000178d6934df0_0 .net "or_out", 0 0, L_00000178d69c7750;  1 drivers
v00000178d6934210_0 .net "pass_a", 0 0, L_00000178d69c6e20;  1 drivers
v00000178d69343f0_0 .net "sub", 0 0, L_00000178d69c8780;  1 drivers
v00000178d6934530_0 .net "sub_cout", 0 0, L_00000178d69c8240;  1 drivers
v00000178d6934d50_0 .net "sum", 0 0, L_00000178d69c7050;  1 drivers
v00000178d69345d0_0 .net "xor_out", 0 0, L_00000178d69c72f0;  1 drivers
E_00000178d6854ed0/0 .event anyedge, v00000178d686b400_0, v00000178d6932eb0_0, v00000178d6933c70_0, v00000178d6934030_0;
E_00000178d6854ed0/1 .event anyedge, v00000178d6932b90_0, v00000178d69331d0_0, v00000178d6934f30_0, v00000178d6933450_0;
E_00000178d6854ed0/2 .event anyedge, v00000178d6933090_0, v00000178d69348f0_0, v00000178d6932ff0_0;
E_00000178d6854ed0 .event/or E_00000178d6854ed0/0, E_00000178d6854ed0/1, E_00000178d6854ed0/2;
S_00000178d6918a20 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c8630 .functor XOR 1, L_00000178d69bb510, L_00000178d69bb5b0, C4<0>, C4<0>;
L_00000178d69c7050 .functor XOR 1, L_00000178d69c8630, L_00000178d69b9a30, C4<0>, C4<0>;
L_00000178d69c80f0 .functor AND 1, L_00000178d69c8630, L_00000178d69b9a30, C4<1>, C4<1>;
L_00000178d69c7e50 .functor AND 1, L_00000178d69bb510, L_00000178d69bb5b0, C4<1>, C4<1>;
L_00000178d69c6db0 .functor OR 1, L_00000178d69c80f0, L_00000178d69c7e50, C4<0>, C4<0>;
v00000178d6932c30_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d6932d70_0 .net "B", 0 0, L_00000178d69bb5b0;  alias, 1 drivers
v00000178d6933ef0_0 .net "Cin", 0 0, L_00000178d69b9a30;  alias, 1 drivers
v00000178d6933c70_0 .net "Cout", 0 0, L_00000178d69c6db0;  alias, 1 drivers
v00000178d6932eb0_0 .net "S", 0 0, L_00000178d69c7050;  alias, 1 drivers
v00000178d69347b0_0 .net "and1_out", 0 0, L_00000178d69c80f0;  1 drivers
v00000178d69336d0_0 .net "and2_out", 0 0, L_00000178d69c7e50;  1 drivers
v00000178d6934350_0 .net "xor1_out", 0 0, L_00000178d69c8630;  1 drivers
S_00000178d69183e0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c7bb0 .functor AND 1, L_00000178d69bb510, L_00000178d69bb5b0, C4<1>, C4<1>;
v00000178d6932f50_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d6933590_0 .net "B", 0 0, L_00000178d69bb5b0;  alias, 1 drivers
v00000178d69331d0_0 .net "R", 0 0, L_00000178d69c7bb0;  alias, 1 drivers
S_00000178d6918890 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c6c60 .functor NOT 1, L_00000178d69bb510, C4<0>, C4<0>, C4<0>;
v00000178d6933f90_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d6933090_0 .net "R", 0 0, L_00000178d69c6c60;  alias, 1 drivers
S_00000178d691b5e0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c7600 .functor NOT 1, L_00000178d69bb5b0, C4<0>, C4<0>, C4<0>;
v00000178d6934c10_0 .net "A", 0 0, L_00000178d69bb5b0;  alias, 1 drivers
v00000178d6932ff0_0 .net "R", 0 0, L_00000178d69c7600;  alias, 1 drivers
S_00000178d6918d40 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c7750 .functor OR 1, L_00000178d69bb510, L_00000178d69bb5b0, C4<0>, C4<0>;
v00000178d6933130_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d69329b0_0 .net "B", 0 0, L_00000178d69bb5b0;  alias, 1 drivers
v00000178d6934f30_0 .net "R", 0 0, L_00000178d69c7750;  alias, 1 drivers
S_00000178d6918570 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c6e20 .functor BUFZ 1, L_00000178d69bb510, C4<0>, C4<0>, C4<0>;
v00000178d6933270_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d69348f0_0 .net "R", 0 0, L_00000178d69c6e20;  alias, 1 drivers
S_00000178d6918ed0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c71a0 .functor NOT 1, L_00000178d69bb5b0, C4<0>, C4<0>, C4<0>;
v00000178d6933630_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d6933310_0 .net "B", 0 0, L_00000178d69bb5b0;  alias, 1 drivers
L_00000178d69508a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6934b70_0 .net "Cin", 0 0, L_00000178d69508a8;  1 drivers
v00000178d6932a50_0 .net "Cout", 0 0, L_00000178d69c8240;  alias, 1 drivers
v00000178d6933770_0 .net "S", 0 0, L_00000178d69c8780;  alias, 1 drivers
S_00000178d691b770 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6918ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c82b0 .functor XOR 1, L_00000178d69bb510, L_00000178d69c71a0, C4<0>, C4<0>;
L_00000178d69c8780 .functor XOR 1, L_00000178d69c82b0, L_00000178d69508a8, C4<0>, C4<0>;
L_00000178d69c70c0 .functor AND 1, L_00000178d69c82b0, L_00000178d69508a8, C4<1>, C4<1>;
L_00000178d69c6f00 .functor AND 1, L_00000178d69bb510, L_00000178d69c71a0, C4<1>, C4<1>;
L_00000178d69c8240 .functor OR 1, L_00000178d69c70c0, L_00000178d69c6f00, C4<0>, C4<0>;
v00000178d69338b0_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d6934490_0 .net "B", 0 0, L_00000178d69c71a0;  1 drivers
v00000178d6934cb0_0 .net "Cin", 0 0, L_00000178d69508a8;  alias, 1 drivers
v00000178d6932b90_0 .net "Cout", 0 0, L_00000178d69c8240;  alias, 1 drivers
v00000178d6934030_0 .net "S", 0 0, L_00000178d69c8780;  alias, 1 drivers
v00000178d69340d0_0 .net "and1_out", 0 0, L_00000178d69c70c0;  1 drivers
v00000178d6934710_0 .net "and2_out", 0 0, L_00000178d69c6f00;  1 drivers
v00000178d6933d10_0 .net "xor1_out", 0 0, L_00000178d69c82b0;  1 drivers
S_00000178d691a190 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d691b2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c72f0 .functor XOR 1, L_00000178d69bb510, L_00000178d69bb5b0, C4<0>, C4<0>;
v00000178d6933810_0 .net "A", 0 0, L_00000178d69bb510;  alias, 1 drivers
v00000178d69333b0_0 .net "B", 0 0, L_00000178d69bb5b0;  alias, 1 drivers
v00000178d6933450_0 .net "R", 0 0, L_00000178d69c72f0;  alias, 1 drivers
S_00000178d6919e70 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6854f10 .param/l "i" 0 3 12, +C4<011100>;
S_00000178d6917a80 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6919e70;
 .timescale 0 0;
S_00000178d691a000 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6917a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6936650_0 .net "A", 0 0, L_00000178d69bb650;  1 drivers
v00000178d6935570_0 .net "B", 0 0, L_00000178d69bb3d0;  1 drivers
v00000178d6936dd0_0 .net "Cin", 0 0, L_00000178d69bab10;  1 drivers
v00000178d69366f0_0 .net "Cout", 0 0, v00000178d6935d90_0;  1 drivers
v00000178d6936b50_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d69352f0_0 .var "R", 0 0;
v00000178d6936bf0_0 .net "add_cout", 0 0, L_00000178d69c7280;  1 drivers
v00000178d6936e70_0 .net "and_out", 0 0, L_00000178d69c7fa0;  1 drivers
v00000178d6935d90_0 .var "cout_internal", 0 0;
v00000178d6936150_0 .net "not_a", 0 0, L_00000178d69c7360;  1 drivers
v00000178d69357f0_0 .net "not_b", 0 0, L_00000178d69c7c20;  1 drivers
v00000178d69375f0_0 .net "or_out", 0 0, L_00000178d69c76e0;  1 drivers
v00000178d69361f0_0 .net "pass_a", 0 0, L_00000178d69c79f0;  1 drivers
v00000178d6935890_0 .net "sub", 0 0, L_00000178d69c8390;  1 drivers
v00000178d6936790_0 .net "sub_cout", 0 0, L_00000178d69c7980;  1 drivers
v00000178d6936830_0 .net "sum", 0 0, L_00000178d69c6d40;  1 drivers
v00000178d6936f10_0 .net "xor_out", 0 0, L_00000178d69c8710;  1 drivers
E_00000178d6855090/0 .event anyedge, v00000178d686b400_0, v00000178d6932af0_0, v00000178d6932910_0, v00000178d69354d0_0;
E_00000178d6855090/1 .event anyedge, v00000178d6936510_0, v00000178d6936d30_0, v00000178d6935ed0_0, v00000178d6935a70_0;
E_00000178d6855090/2 .event anyedge, v00000178d69356b0_0, v00000178d6935f70_0, v00000178d6935390_0;
E_00000178d6855090 .event/or E_00000178d6855090/0, E_00000178d6855090/1, E_00000178d6855090/2;
S_00000178d6919060 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c6f70 .functor XOR 1, L_00000178d69bb650, L_00000178d69bb3d0, C4<0>, C4<0>;
L_00000178d69c6d40 .functor XOR 1, L_00000178d69c6f70, L_00000178d69bab10, C4<0>, C4<0>;
L_00000178d69c84e0 .functor AND 1, L_00000178d69c6f70, L_00000178d69bab10, C4<1>, C4<1>;
L_00000178d69c6cd0 .functor AND 1, L_00000178d69bb650, L_00000178d69bb3d0, C4<1>, C4<1>;
L_00000178d69c7280 .functor OR 1, L_00000178d69c84e0, L_00000178d69c6cd0, C4<0>, C4<0>;
v00000178d6934670_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d6934850_0 .net "B", 0 0, L_00000178d69bb3d0;  alias, 1 drivers
v00000178d6934a30_0 .net "Cin", 0 0, L_00000178d69bab10;  alias, 1 drivers
v00000178d6932910_0 .net "Cout", 0 0, L_00000178d69c7280;  alias, 1 drivers
v00000178d6932af0_0 .net "S", 0 0, L_00000178d69c6d40;  alias, 1 drivers
v00000178d6936330_0 .net "and1_out", 0 0, L_00000178d69c84e0;  1 drivers
v00000178d69360b0_0 .net "and2_out", 0 0, L_00000178d69c6cd0;  1 drivers
v00000178d69359d0_0 .net "xor1_out", 0 0, L_00000178d69c6f70;  1 drivers
S_00000178d691a320 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c7fa0 .functor AND 1, L_00000178d69bb650, L_00000178d69bb3d0, C4<1>, C4<1>;
v00000178d6936fb0_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d6936a10_0 .net "B", 0 0, L_00000178d69bb3d0;  alias, 1 drivers
v00000178d6936d30_0 .net "R", 0 0, L_00000178d69c7fa0;  alias, 1 drivers
S_00000178d69191f0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c7360 .functor NOT 1, L_00000178d69bb650, C4<0>, C4<0>, C4<0>;
v00000178d6935e30_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d69356b0_0 .net "R", 0 0, L_00000178d69c7360;  alias, 1 drivers
S_00000178d6919380 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c7c20 .functor NOT 1, L_00000178d69bb3d0, C4<0>, C4<0>, C4<0>;
v00000178d6935cf0_0 .net "A", 0 0, L_00000178d69bb3d0;  alias, 1 drivers
v00000178d6935390_0 .net "R", 0 0, L_00000178d69c7c20;  alias, 1 drivers
S_00000178d6919830 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c76e0 .functor OR 1, L_00000178d69bb650, L_00000178d69bb3d0, C4<0>, C4<0>;
v00000178d6937870_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d6936ab0_0 .net "B", 0 0, L_00000178d69bb3d0;  alias, 1 drivers
v00000178d6935ed0_0 .net "R", 0 0, L_00000178d69c76e0;  alias, 1 drivers
S_00000178d691a4b0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c79f0 .functor BUFZ 1, L_00000178d69bb650, C4<0>, C4<0>, C4<0>;
v00000178d6936470_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d6935f70_0 .net "R", 0 0, L_00000178d69c79f0;  alias, 1 drivers
S_00000178d6941220 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c6e90 .functor NOT 1, L_00000178d69bb3d0, C4<0>, C4<0>, C4<0>;
v00000178d6936010_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d69374b0_0 .net "B", 0 0, L_00000178d69bb3d0;  alias, 1 drivers
L_00000178d69508f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6935430_0 .net "Cin", 0 0, L_00000178d69508f0;  1 drivers
v00000178d6937550_0 .net "Cout", 0 0, L_00000178d69c7980;  alias, 1 drivers
v00000178d6935610_0 .net "S", 0 0, L_00000178d69c8390;  alias, 1 drivers
S_00000178d6942030 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6941220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c6fe0 .functor XOR 1, L_00000178d69bb650, L_00000178d69c6e90, C4<0>, C4<0>;
L_00000178d69c8390 .functor XOR 1, L_00000178d69c6fe0, L_00000178d69508f0, C4<0>, C4<0>;
L_00000178d69c7130 .functor AND 1, L_00000178d69c6fe0, L_00000178d69508f0, C4<1>, C4<1>;
L_00000178d69c7210 .functor AND 1, L_00000178d69bb650, L_00000178d69c6e90, C4<1>, C4<1>;
L_00000178d69c7980 .functor OR 1, L_00000178d69c7130, L_00000178d69c7210, C4<0>, C4<0>;
v00000178d6937230_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d6937690_0 .net "B", 0 0, L_00000178d69c6e90;  1 drivers
v00000178d69363d0_0 .net "Cin", 0 0, L_00000178d69508f0;  alias, 1 drivers
v00000178d6936510_0 .net "Cout", 0 0, L_00000178d69c7980;  alias, 1 drivers
v00000178d69354d0_0 .net "S", 0 0, L_00000178d69c8390;  alias, 1 drivers
v00000178d69365b0_0 .net "and1_out", 0 0, L_00000178d69c7130;  1 drivers
v00000178d6937410_0 .net "and2_out", 0 0, L_00000178d69c7210;  1 drivers
v00000178d6935250_0 .net "xor1_out", 0 0, L_00000178d69c6fe0;  1 drivers
S_00000178d6942b20 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d691a000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c8710 .functor XOR 1, L_00000178d69bb650, L_00000178d69bb3d0, C4<0>, C4<0>;
v00000178d6935750_0 .net "A", 0 0, L_00000178d69bb650;  alias, 1 drivers
v00000178d69372d0_0 .net "B", 0 0, L_00000178d69bb3d0;  alias, 1 drivers
v00000178d6935a70_0 .net "R", 0 0, L_00000178d69c8710;  alias, 1 drivers
S_00000178d69421c0 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6855790 .param/l "i" 0 3 12, +C4<011101>;
S_00000178d69456e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d69421c0;
 .timescale 0 0;
S_00000178d6941ea0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d69456e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d6938090_0 .net "A", 0 0, L_00000178d69b9350;  1 drivers
v00000178d6939b70_0 .net "B", 0 0, L_00000178d69ba1b0;  1 drivers
v00000178d6937f50_0 .net "Cin", 0 0, L_00000178d69b9ad0;  1 drivers
v00000178d6937cd0_0 .net "Cout", 0 0, v00000178d693a070_0;  1 drivers
v00000178d69381d0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d6938bd0_0 .var "R", 0 0;
v00000178d6938310_0 .net "add_cout", 0 0, L_00000178d69c7520;  1 drivers
v00000178d6938450_0 .net "and_out", 0 0, L_00000178d69c77c0;  1 drivers
v00000178d693a070_0 .var "cout_internal", 0 0;
v00000178d6939c10_0 .net "not_a", 0 0, L_00000178d69c7910;  1 drivers
v00000178d6938b30_0 .net "not_b", 0 0, L_00000178d69c7b40;  1 drivers
v00000178d6939cb0_0 .net "or_out", 0 0, L_00000178d69c7ad0;  1 drivers
v00000178d6937910_0 .net "pass_a", 0 0, L_00000178d69c7c90;  1 drivers
v00000178d69390d0_0 .net "sub", 0 0, L_00000178d69c74b0;  1 drivers
v00000178d69386d0_0 .net "sub_cout", 0 0, L_00000178d69c78a0;  1 drivers
v00000178d69392b0_0 .net "sum", 0 0, L_00000178d69c7de0;  1 drivers
v00000178d6938a90_0 .net "xor_out", 0 0, L_00000178d69c7830;  1 drivers
E_00000178d6855110/0 .event anyedge, v00000178d686b400_0, v00000178d6936c90_0, v00000178d69370f0_0, v00000178d6938590_0;
E_00000178d6855110/1 .event anyedge, v00000178d6939210_0, v00000178d6937370_0, v00000178d6938270_0, v00000178d6939df0_0;
E_00000178d6855110/2 .event anyedge, v00000178d6937730_0, v00000178d69383b0_0, v00000178d6935110_0;
E_00000178d6855110 .event/or E_00000178d6855110/0, E_00000178d6855110/1, E_00000178d6855110/2;
S_00000178d6945b90 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c7440 .functor XOR 1, L_00000178d69b9350, L_00000178d69ba1b0, C4<0>, C4<0>;
L_00000178d69c7de0 .functor XOR 1, L_00000178d69c7440, L_00000178d69b9ad0, C4<0>, C4<0>;
L_00000178d69c7a60 .functor AND 1, L_00000178d69c7440, L_00000178d69b9ad0, C4<1>, C4<1>;
L_00000178d69c7ec0 .functor AND 1, L_00000178d69b9350, L_00000178d69ba1b0, C4<1>, C4<1>;
L_00000178d69c7520 .functor OR 1, L_00000178d69c7a60, L_00000178d69c7ec0, C4<0>, C4<0>;
v00000178d6936290_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d69368d0_0 .net "B", 0 0, L_00000178d69ba1b0;  alias, 1 drivers
v00000178d6936970_0 .net "Cin", 0 0, L_00000178d69b9ad0;  alias, 1 drivers
v00000178d69370f0_0 .net "Cout", 0 0, L_00000178d69c7520;  alias, 1 drivers
v00000178d6936c90_0 .net "S", 0 0, L_00000178d69c7de0;  alias, 1 drivers
v00000178d6935b10_0 .net "and1_out", 0 0, L_00000178d69c7a60;  1 drivers
v00000178d6937050_0 .net "and2_out", 0 0, L_00000178d69c7ec0;  1 drivers
v00000178d6937190_0 .net "xor1_out", 0 0, L_00000178d69c7440;  1 drivers
S_00000178d6942e40 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c77c0 .functor AND 1, L_00000178d69b9350, L_00000178d69ba1b0, C4<1>, C4<1>;
v00000178d6935930_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d6935bb0_0 .net "B", 0 0, L_00000178d69ba1b0;  alias, 1 drivers
v00000178d6937370_0 .net "R", 0 0, L_00000178d69c77c0;  alias, 1 drivers
S_00000178d69413b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c7910 .functor NOT 1, L_00000178d69b9350, C4<0>, C4<0>, C4<0>;
v00000178d6935c50_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d6937730_0 .net "R", 0 0, L_00000178d69c7910;  alias, 1 drivers
S_00000178d6943930 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c7b40 .functor NOT 1, L_00000178d69ba1b0, C4<0>, C4<0>, C4<0>;
v00000178d69377d0_0 .net "A", 0 0, L_00000178d69ba1b0;  alias, 1 drivers
v00000178d6935110_0 .net "R", 0 0, L_00000178d69c7b40;  alias, 1 drivers
S_00000178d6945870 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c7ad0 .functor OR 1, L_00000178d69b9350, L_00000178d69ba1b0, C4<0>, C4<0>;
v00000178d69351b0_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d6939d50_0 .net "B", 0 0, L_00000178d69ba1b0;  alias, 1 drivers
v00000178d6938270_0 .net "R", 0 0, L_00000178d69c7ad0;  alias, 1 drivers
S_00000178d6940280 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c7c90 .functor BUFZ 1, L_00000178d69b9350, C4<0>, C4<0>, C4<0>;
v00000178d6939ad0_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d69383b0_0 .net "R", 0 0, L_00000178d69c7c90;  alias, 1 drivers
S_00000178d6940be0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c7670 .functor NOT 1, L_00000178d69ba1b0, C4<0>, C4<0>, C4<0>;
v00000178d6939170_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d6937c30_0 .net "B", 0 0, L_00000178d69ba1b0;  alias, 1 drivers
L_00000178d6950938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d6937e10_0 .net "Cin", 0 0, L_00000178d6950938;  1 drivers
v00000178d6939850_0 .net "Cout", 0 0, L_00000178d69c78a0;  alias, 1 drivers
v00000178d69398f0_0 .net "S", 0 0, L_00000178d69c74b0;  alias, 1 drivers
S_00000178d6945a00 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6940be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c8550 .functor XOR 1, L_00000178d69b9350, L_00000178d69c7670, C4<0>, C4<0>;
L_00000178d69c74b0 .functor XOR 1, L_00000178d69c8550, L_00000178d6950938, C4<0>, C4<0>;
L_00000178d69c7590 .functor AND 1, L_00000178d69c8550, L_00000178d6950938, C4<1>, C4<1>;
L_00000178d69c6bf0 .functor AND 1, L_00000178d69b9350, L_00000178d69c7670, C4<1>, C4<1>;
L_00000178d69c78a0 .functor OR 1, L_00000178d69c7590, L_00000178d69c6bf0, C4<0>, C4<0>;
v00000178d6937af0_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d6939a30_0 .net "B", 0 0, L_00000178d69c7670;  1 drivers
v00000178d6939530_0 .net "Cin", 0 0, L_00000178d6950938;  alias, 1 drivers
v00000178d6939210_0 .net "Cout", 0 0, L_00000178d69c78a0;  alias, 1 drivers
v00000178d6938590_0 .net "S", 0 0, L_00000178d69c74b0;  alias, 1 drivers
v00000178d6939fd0_0 .net "and1_out", 0 0, L_00000178d69c7590;  1 drivers
v00000178d6938810_0 .net "and2_out", 0 0, L_00000178d69c6bf0;  1 drivers
v00000178d6937b90_0 .net "xor1_out", 0 0, L_00000178d69c8550;  1 drivers
S_00000178d6942350 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d6941ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c7830 .functor XOR 1, L_00000178d69b9350, L_00000178d69ba1b0, C4<0>, C4<0>;
v00000178d6939350_0 .net "A", 0 0, L_00000178d69b9350;  alias, 1 drivers
v00000178d6939990_0 .net "B", 0 0, L_00000178d69ba1b0;  alias, 1 drivers
v00000178d6939df0_0 .net "R", 0 0, L_00000178d69c7830;  alias, 1 drivers
S_00000178d6944d80 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d68556d0 .param/l "i" 0 3 12, +C4<011110>;
S_00000178d6945d20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6944d80;
 .timescale 0 0;
S_00000178d6943160 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6945d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d693c690_0 .net "A", 0 0, L_00000178d69ba070;  1 drivers
v00000178d693a610_0 .net "B", 0 0, L_00000178d69baa70;  1 drivers
v00000178d693b790_0 .net "Cin", 0 0, L_00000178d69ba110;  1 drivers
v00000178d693b6f0_0 .net "Cout", 0 0, v00000178d693aa70_0;  1 drivers
v00000178d693aed0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d693bab0_0 .var "R", 0 0;
v00000178d693a6b0_0 .net "add_cout", 0 0, L_00000178d69c85c0;  1 drivers
v00000178d693b3d0_0 .net "and_out", 0 0, L_00000178d69c8be0;  1 drivers
v00000178d693aa70_0 .var "cout_internal", 0 0;
v00000178d693c410_0 .net "not_a", 0 0, L_00000178d69c9ba0;  1 drivers
v00000178d693b650_0 .net "not_b", 0 0, L_00000178d69c9e40;  1 drivers
v00000178d693c2d0_0 .net "or_out", 0 0, L_00000178d69c8e80;  1 drivers
v00000178d693b330_0 .net "pass_a", 0 0, L_00000178d69c9970;  1 drivers
v00000178d693c0f0_0 .net "sub", 0 0, L_00000178d69c8080;  1 drivers
v00000178d693c870_0 .net "sub_cout", 0 0, L_00000178d69c8400;  1 drivers
v00000178d693b8d0_0 .net "sum", 0 0, L_00000178d69c8320;  1 drivers
v00000178d693af70_0 .net "xor_out", 0 0, L_00000178d69c8f60;  1 drivers
E_00000178d6855750/0 .event anyedge, v00000178d686b400_0, v00000178d6937eb0_0, v00000178d6937d70_0, v00000178d6939670_0;
E_00000178d6855750/1 .event anyedge, v00000178d6939f30_0, v00000178d6938d10_0, v00000178d6939e90_0, v00000178d693bb50_0;
E_00000178d6855750/2 .event anyedge, v00000178d6938770_0, v00000178d6939030_0, v00000178d69379b0_0;
E_00000178d6855750 .event/or E_00000178d6855750/0, E_00000178d6855750/1, E_00000178d6855750/2;
S_00000178d69424e0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c86a0 .functor XOR 1, L_00000178d69ba070, L_00000178d69baa70, C4<0>, C4<0>;
L_00000178d69c8320 .functor XOR 1, L_00000178d69c86a0, L_00000178d69ba110, C4<0>, C4<0>;
L_00000178d69c7d70 .functor AND 1, L_00000178d69c86a0, L_00000178d69ba110, C4<1>, C4<1>;
L_00000178d69c7f30 .functor AND 1, L_00000178d69ba070, L_00000178d69baa70, C4<1>, C4<1>;
L_00000178d69c85c0 .functor OR 1, L_00000178d69c7d70, L_00000178d69c7f30, C4<0>, C4<0>;
v00000178d6938db0_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d69384f0_0 .net "B", 0 0, L_00000178d69baa70;  alias, 1 drivers
v00000178d6938950_0 .net "Cin", 0 0, L_00000178d69ba110;  alias, 1 drivers
v00000178d6937d70_0 .net "Cout", 0 0, L_00000178d69c85c0;  alias, 1 drivers
v00000178d6937eb0_0 .net "S", 0 0, L_00000178d69c8320;  alias, 1 drivers
v00000178d6938c70_0 .net "and1_out", 0 0, L_00000178d69c7d70;  1 drivers
v00000178d6937ff0_0 .net "and2_out", 0 0, L_00000178d69c7f30;  1 drivers
v00000178d6938630_0 .net "xor1_out", 0 0, L_00000178d69c86a0;  1 drivers
S_00000178d6942670 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c8be0 .functor AND 1, L_00000178d69ba070, L_00000178d69baa70, C4<1>, C4<1>;
v00000178d6938130_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d6938e50_0 .net "B", 0 0, L_00000178d69baa70;  alias, 1 drivers
v00000178d6938d10_0 .net "R", 0 0, L_00000178d69c8be0;  alias, 1 drivers
S_00000178d6944740 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c9ba0 .functor NOT 1, L_00000178d69ba070, C4<0>, C4<0>, C4<0>;
v00000178d69389f0_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d6938770_0 .net "R", 0 0, L_00000178d69c9ba0;  alias, 1 drivers
S_00000178d69416d0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c9e40 .functor NOT 1, L_00000178d69baa70, C4<0>, C4<0>, C4<0>;
v00000178d6938ef0_0 .net "A", 0 0, L_00000178d69baa70;  alias, 1 drivers
v00000178d69379b0_0 .net "R", 0 0, L_00000178d69c9e40;  alias, 1 drivers
S_00000178d6942800 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c8e80 .functor OR 1, L_00000178d69ba070, L_00000178d69baa70, C4<0>, C4<0>;
v00000178d6938f90_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d69388b0_0 .net "B", 0 0, L_00000178d69baa70;  alias, 1 drivers
v00000178d6939e90_0 .net "R", 0 0, L_00000178d69c8e80;  alias, 1 drivers
S_00000178d6942cb0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c9970 .functor BUFZ 1, L_00000178d69ba070, C4<0>, C4<0>, C4<0>;
v00000178d6937a50_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d6939030_0 .net "R", 0 0, L_00000178d69c9970;  alias, 1 drivers
S_00000178d6940d70 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c93c0 .functor NOT 1, L_00000178d69baa70, C4<0>, C4<0>, C4<0>;
v00000178d693ab10_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d693a750_0 .net "B", 0 0, L_00000178d69baa70;  alias, 1 drivers
L_00000178d6950980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d693b510_0 .net "Cin", 0 0, L_00000178d6950980;  1 drivers
v00000178d693a570_0 .net "Cout", 0 0, L_00000178d69c8400;  alias, 1 drivers
v00000178d693b5b0_0 .net "S", 0 0, L_00000178d69c8080;  alias, 1 drivers
S_00000178d6940f00 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6940d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c8010 .functor XOR 1, L_00000178d69ba070, L_00000178d69c93c0, C4<0>, C4<0>;
L_00000178d69c8080 .functor XOR 1, L_00000178d69c8010, L_00000178d6950980, C4<0>, C4<0>;
L_00000178d69c8160 .functor AND 1, L_00000178d69c8010, L_00000178d6950980, C4<1>, C4<1>;
L_00000178d69c81d0 .functor AND 1, L_00000178d69ba070, L_00000178d69c93c0, C4<1>, C4<1>;
L_00000178d69c8400 .functor OR 1, L_00000178d69c8160, L_00000178d69c81d0, C4<0>, C4<0>;
v00000178d69393f0_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d6939490_0 .net "B", 0 0, L_00000178d69c93c0;  1 drivers
v00000178d69395d0_0 .net "Cin", 0 0, L_00000178d6950980;  alias, 1 drivers
v00000178d6939f30_0 .net "Cout", 0 0, L_00000178d69c8400;  alias, 1 drivers
v00000178d6939670_0 .net "S", 0 0, L_00000178d69c8080;  alias, 1 drivers
v00000178d6939710_0 .net "and1_out", 0 0, L_00000178d69c8160;  1 drivers
v00000178d69397b0_0 .net "and2_out", 0 0, L_00000178d69c81d0;  1 drivers
v00000178d693c7d0_0 .net "xor1_out", 0 0, L_00000178d69c8010;  1 drivers
S_00000178d6944290 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d6943160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c8f60 .functor XOR 1, L_00000178d69ba070, L_00000178d69baa70, C4<0>, C4<0>;
v00000178d693acf0_0 .net "A", 0 0, L_00000178d69ba070;  alias, 1 drivers
v00000178d693a890_0 .net "B", 0 0, L_00000178d69baa70;  alias, 1 drivers
v00000178d693bb50_0 .net "R", 0 0, L_00000178d69c8f60;  alias, 1 drivers
S_00000178d6942fd0 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 12, 3 12 0, S_00000178d686f500;
 .timescale 0 0;
P_00000178d6855710 .param/l "i" 0 3 12, +C4<011111>;
S_00000178d6943f70 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_00000178d6942fd0;
 .timescale 0 0;
S_00000178d69448d0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_00000178d6943f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v00000178d693b150_0 .net "A", 0 0, L_00000178d69ba2f0;  1 drivers
v00000178d693b1f0_0 .net "B", 0 0, L_00000178d69ba570;  1 drivers
v00000178d693dc70_0 .net "Cin", 0 0, L_00000178d69ba250;  1 drivers
v00000178d693e990_0 .net "Cout", 0 0, v00000178d693cc30_0;  1 drivers
v00000178d693cff0_0 .net "F", 2 0, v00000178d693d630_0;  alias, 1 drivers
v00000178d693f070_0 .var "R", 0 0;
v00000178d693e210_0 .net "add_cout", 0 0, L_00000178d69c8b70;  1 drivers
v00000178d693d6d0_0 .net "and_out", 0 0, L_00000178d69c9190;  1 drivers
v00000178d693cc30_0 .var "cout_internal", 0 0;
v00000178d693cd70_0 .net "not_a", 0 0, L_00000178d69ca070;  1 drivers
v00000178d693ce10_0 .net "not_b", 0 0, L_00000178d69c8da0;  1 drivers
v00000178d693d450_0 .net "or_out", 0 0, L_00000178d69c8e10;  1 drivers
v00000178d693dd10_0 .net "pass_a", 0 0, L_00000178d69c8c50;  1 drivers
v00000178d693ccd0_0 .net "sub", 0 0, L_00000178d69ca000;  1 drivers
v00000178d693d130_0 .net "sub_cout", 0 0, L_00000178d69ca230;  1 drivers
v00000178d693d4f0_0 .net "sum", 0 0, L_00000178d69c9270;  1 drivers
v00000178d693df90_0 .net "xor_out", 0 0, L_00000178d69c94a0;  1 drivers
E_00000178d684e050/0 .event anyedge, v00000178d686b400_0, v00000178d693bbf0_0, v00000178d693ba10_0, v00000178d693ad90_0;
E_00000178d684e050/1 .event anyedge, v00000178d693ac50_0, v00000178d693abb0_0, v00000178d693bfb0_0, v00000178d693a4d0_0;
E_00000178d684e050/2 .event anyedge, v00000178d693a1b0_0, v00000178d693c190_0, v00000178d693be70_0;
E_00000178d684e050 .event/or E_00000178d684e050/0, E_00000178d684e050/1, E_00000178d684e050/2;
S_00000178d6946360 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c9b30 .functor XOR 1, L_00000178d69ba2f0, L_00000178d69ba570, C4<0>, C4<0>;
L_00000178d69c9270 .functor XOR 1, L_00000178d69c9b30, L_00000178d69ba250, C4<0>, C4<0>;
L_00000178d69c8ef0 .functor AND 1, L_00000178d69c9b30, L_00000178d69ba250, C4<1>, C4<1>;
L_00000178d69c9900 .functor AND 1, L_00000178d69ba2f0, L_00000178d69ba570, C4<1>, C4<1>;
L_00000178d69c8b70 .functor OR 1, L_00000178d69c8ef0, L_00000178d69c9900, C4<0>, C4<0>;
v00000178d693a7f0_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693b830_0 .net "B", 0 0, L_00000178d69ba570;  alias, 1 drivers
v00000178d693b970_0 .net "Cin", 0 0, L_00000178d69ba250;  alias, 1 drivers
v00000178d693ba10_0 .net "Cout", 0 0, L_00000178d69c8b70;  alias, 1 drivers
v00000178d693bbf0_0 .net "S", 0 0, L_00000178d69c9270;  alias, 1 drivers
v00000178d693a930_0 .net "and1_out", 0 0, L_00000178d69c8ef0;  1 drivers
v00000178d693bc90_0 .net "and2_out", 0 0, L_00000178d69c9900;  1 drivers
v00000178d693b470_0 .net "xor1_out", 0 0, L_00000178d69c9b30;  1 drivers
S_00000178d69400f0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c9190 .functor AND 1, L_00000178d69ba2f0, L_00000178d69ba570, C4<1>, C4<1>;
v00000178d693a9d0_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693bd30_0 .net "B", 0 0, L_00000178d69ba570;  alias, 1 drivers
v00000178d693abb0_0 .net "R", 0 0, L_00000178d69c9190;  alias, 1 drivers
S_00000178d6942990 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69ca070 .functor NOT 1, L_00000178d69ba2f0, C4<0>, C4<0>, C4<0>;
v00000178d693bdd0_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693a1b0_0 .net "R", 0 0, L_00000178d69ca070;  alias, 1 drivers
S_00000178d6941090 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c8da0 .functor NOT 1, L_00000178d69ba570, C4<0>, C4<0>, C4<0>;
v00000178d693c730_0 .net "A", 0 0, L_00000178d69ba570;  alias, 1 drivers
v00000178d693be70_0 .net "R", 0 0, L_00000178d69c8da0;  alias, 1 drivers
S_00000178d6944420 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c8e10 .functor OR 1, L_00000178d69ba2f0, L_00000178d69ba570, C4<0>, C4<0>;
v00000178d693a110_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693bf10_0 .net "B", 0 0, L_00000178d69ba570;  alias, 1 drivers
v00000178d693bfb0_0 .net "R", 0 0, L_00000178d69c8e10;  alias, 1 drivers
S_00000178d69432f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_00000178d69c8c50 .functor BUFZ 1, L_00000178d69ba2f0, C4<0>, C4<0>, C4<0>;
v00000178d693c050_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693c190_0 .net "R", 0 0, L_00000178d69c8c50;  alias, 1 drivers
S_00000178d6941860 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c9a50 .functor NOT 1, L_00000178d69ba570, C4<0>, C4<0>, C4<0>;
v00000178d693b0b0_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693c4b0_0 .net "B", 0 0, L_00000178d69ba570;  alias, 1 drivers
L_00000178d69509c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000178d693c550_0 .net "Cin", 0 0, L_00000178d69509c8;  1 drivers
v00000178d693c5f0_0 .net "Cout", 0 0, L_00000178d69ca230;  alias, 1 drivers
v00000178d693a390_0 .net "S", 0 0, L_00000178d69ca000;  alias, 1 drivers
S_00000178d6943480 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_00000178d6941860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000178d69c9f90 .functor XOR 1, L_00000178d69ba2f0, L_00000178d69c9a50, C4<0>, C4<0>;
L_00000178d69ca000 .functor XOR 1, L_00000178d69c9f90, L_00000178d69509c8, C4<0>, C4<0>;
L_00000178d69c8d30 .functor AND 1, L_00000178d69c9f90, L_00000178d69509c8, C4<1>, C4<1>;
L_00000178d69c9eb0 .functor AND 1, L_00000178d69ba2f0, L_00000178d69c9a50, C4<1>, C4<1>;
L_00000178d69ca230 .functor OR 1, L_00000178d69c8d30, L_00000178d69c9eb0, C4<0>, C4<0>;
v00000178d693a250_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693a2f0_0 .net "B", 0 0, L_00000178d69c9a50;  1 drivers
v00000178d693c230_0 .net "Cin", 0 0, L_00000178d69509c8;  alias, 1 drivers
v00000178d693ac50_0 .net "Cout", 0 0, L_00000178d69ca230;  alias, 1 drivers
v00000178d693ad90_0 .net "S", 0 0, L_00000178d69ca000;  alias, 1 drivers
v00000178d693b010_0 .net "and1_out", 0 0, L_00000178d69c8d30;  1 drivers
v00000178d693c370_0 .net "and2_out", 0 0, L_00000178d69c9eb0;  1 drivers
v00000178d693b290_0 .net "xor1_out", 0 0, L_00000178d69c9f90;  1 drivers
S_00000178d6945eb0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_00000178d69448d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_00000178d69c94a0 .functor XOR 1, L_00000178d69ba2f0, L_00000178d69ba570, C4<0>, C4<0>;
v00000178d693ae30_0 .net "A", 0 0, L_00000178d69ba2f0;  alias, 1 drivers
v00000178d693a430_0 .net "B", 0 0, L_00000178d69ba570;  alias, 1 drivers
v00000178d693a4d0_0 .net "R", 0 0, L_00000178d69c94a0;  alias, 1 drivers
    .scope S_00000178d686fa70;
T_0 ;
    %wait E_00000178d6851590;
    %load/vec4 v00000178d686b400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v00000178d686bf40_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %load/vec4 v00000178d686b7c0_0;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v00000178d686cb20_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %load/vec4 v00000178d686bea0_0;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v00000178d686b4a0_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v00000178d686b900_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v00000178d686bfe0_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v00000178d686bcc0_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v00000178d686bd60_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v00000178d686d2a0_0;
    %store/vec4 v00000178d686d200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d686be00_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000178d663bc30;
T_1 ;
    %wait E_00000178d6851190;
    %load/vec4 v00000178d68382d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v00000178d67df610_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %load/vec4 v00000178d68366b0_0;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v00000178d67e0d30_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %load/vec4 v00000178d67e0790_0;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v00000178d6835f30_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v00000178d6837150_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000178d67df7f0_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v00000178d6836e30_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v00000178d67e0ab0_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v00000178d6836ed0_0;
    %store/vec4 v00000178d6838d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68361b0_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000178d68cb940;
T_2 ;
    %wait E_00000178d6851390;
    %load/vec4 v00000178d68d0c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v00000178d68d0520_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %load/vec4 v00000178d68d14c0_0;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v00000178d68d02a0_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %load/vec4 v00000178d68d0f20_0;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v00000178d68d2140_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v00000178d68d2780_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v00000178d68d1a60_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v00000178d68d17e0_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v00000178d68d1ce0_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v00000178d68d0a20_0;
    %store/vec4 v00000178d68d1880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d20a0_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000178d68ccd90;
T_3 ;
    %wait E_00000178d6852b90;
    %load/vec4 v00000178d68d2640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v00000178d68d3fe0_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %load/vec4 v00000178d68d3ea0_0;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v00000178d68d2c80_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %load/vec4 v00000178d68d3400_0;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v00000178d68d44e0_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v00000178d68d4bc0_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v00000178d68d4080_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v00000178d68d2960_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v00000178d68d3f40_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v00000178d68d3680_0;
    %store/vec4 v00000178d68d1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3d60_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000178d68d5af0;
T_4 ;
    %wait E_00000178d6852e50;
    %load/vec4 v00000178d68d4440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000178d68d48a0_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %load/vec4 v00000178d68d3040_0;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000178d68d4760_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %load/vec4 v00000178d68d4800_0;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000178d68d30e0_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000178d68d3b80_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000178d68d49e0_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000178d68d3ae0_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000178d68d4940_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000178d68d46c0_0;
    %store/vec4 v00000178d68d2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68d3860_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000178d68d70d0;
T_5 ;
    %wait E_00000178d6853910;
    %load/vec4 v00000178d68cdfa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v00000178d68ceea0_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %load/vec4 v00000178d68ce040_0;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v00000178d68ce9a0_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %load/vec4 v00000178d68cf6c0_0;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v00000178d68cfda0_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v00000178d68cda00_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v00000178d68cea40_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v00000178d68cfe40_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v00000178d68ce900_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v00000178d68cfee0_0;
    %store/vec4 v00000178d68cfbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ce2c0_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000178d68d8140;
T_6 ;
    %wait E_00000178d6853ad0;
    %load/vec4 v00000178d68dcc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v00000178d68dc550_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %load/vec4 v00000178d68dc2d0_0;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v00000178d68dcaf0_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %load/vec4 v00000178d68de850_0;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v00000178d68dccd0_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v00000178d68dc910_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v00000178d68dd9f0_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v00000178d68dd130_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v00000178d68de350_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v00000178d68de2b0_0;
    %store/vec4 v00000178d68dc730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ddd10_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000178d68e4490;
T_7 ;
    %wait E_00000178d6853a10;
    %load/vec4 v00000178d68df610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v00000178d68e0dd0_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %load/vec4 v00000178d68e0290_0;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v00000178d68e0470_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %load/vec4 v00000178d68e0970_0;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v00000178d68df7f0_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v00000178d68df570_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v00000178d68dfed0_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v00000178d68deb70_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v00000178d68df110_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v00000178d68dea30_0;
    %store/vec4 v00000178d68dfe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68e03d0_0, 0, 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000178d68e4620;
T_8 ;
    %wait E_00000178d6852f10;
    %load/vec4 v00000178d68de990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v00000178d68e1550_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %load/vec4 v00000178d68df890_0;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v00000178d68e1410_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %load/vec4 v00000178d68e14b0_0;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v00000178d68dfb10_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v00000178d68e1230_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v00000178d68e1870_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v00000178d68e15f0_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v00000178d68e17d0_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v00000178d68e1370_0;
    %store/vec4 v00000178d68ded50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dfc50_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000178d68e59b0;
T_9 ;
    %wait E_00000178d6853350;
    %load/vec4 v00000178d68da1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v00000178d68db6f0_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %load/vec4 v00000178d68db5b0_0;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v00000178d68daed0_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %load/vec4 v00000178d68d9990_0;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v00000178d68da930_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v00000178d68dab10_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v00000178d68db1f0_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v00000178d68d9cb0_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v00000178d68da4d0_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v00000178d68dbd30_0;
    %store/vec4 v00000178d68dc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68daa70_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000178d68e6950;
T_10 ;
    %wait E_00000178d6854890;
    %load/vec4 v00000178d68ec0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v00000178d68ec140_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %load/vec4 v00000178d68ebb00_0;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v00000178d68eb420_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %load/vec4 v00000178d68ebba0_0;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v00000178d68eb920_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v00000178d68eb560_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v00000178d68ea0c0_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v00000178d68ec000_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v00000178d68e9f80_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v00000178d68eb600_0;
    %store/vec4 v00000178d68eb240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eb6a0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000178d68e8fa0;
T_11 ;
    %wait E_00000178d6854350;
    %load/vec4 v00000178d68ec960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v00000178d68ed0e0_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %load/vec4 v00000178d68ee260_0;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v00000178d68ec6e0_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %load/vec4 v00000178d68ede00_0;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v00000178d68edb80_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v00000178d68ee300_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v00000178d68ee8a0_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000178d68ec640_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000178d68ec820_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000178d68ed860_0;
    %store/vec4 v00000178d68ed680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ee760_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000178d68fbd20;
T_12 ;
    %wait E_00000178d6854910;
    %load/vec4 v00000178d68f0ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v00000178d68ef2a0_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %load/vec4 v00000178d68f0420_0;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v00000178d68efd40_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %load/vec4 v00000178d68ef160_0;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v00000178d68efca0_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v00000178d68eea80_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v00000178d68eec60_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v00000178d68ef3e0_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v00000178d68eee40_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v00000178d68ee9e0_0;
    %store/vec4 v00000178d68ef7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68ef200_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000178d68fc360;
T_13 ;
    %wait E_00000178d6853dd0;
    %load/vec4 v00000178d68f0060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v00000178d68f1820_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %load/vec4 v00000178d68f07e0_0;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v00000178d68f1280_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %load/vec4 v00000178d68f13c0_0;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v00000178d68f09c0_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v00000178d68f0b00_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v00000178d68f1500_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v00000178d68f0920_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v00000178d68f1320_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v00000178d68f0a60_0;
    %store/vec4 v00000178d68f10a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d68eebc0_0, 0, 1;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000178d69001f0;
T_14 ;
    %wait E_00000178d6853d10;
    %load/vec4 v00000178d6906220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v00000178d6904f60_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %load/vec4 v00000178d69056e0_0;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v00000178d69065e0_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %load/vec4 v00000178d6905000_0;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v00000178d69044c0_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v00000178d6904ec0_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v00000178d6905640_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v00000178d6904e20_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v00000178d69046a0_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v00000178d6905b40_0;
    %store/vec4 v00000178d69062c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6905c80_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000178d6901640;
T_15 ;
    %wait E_00000178d6854b10;
    %load/vec4 v00000178d6907580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v00000178d6907d00_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %load/vec4 v00000178d6907ee0_0;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v00000178d6907940_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %load/vec4 v00000178d6908480_0;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v00000178d6906f40_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v00000178d69078a0_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v00000178d6907300_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v00000178d6908200_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v00000178d69088e0_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v00000178d6908fc0_0;
    %store/vec4 v00000178d6907260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6906fe0_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000178d690d0f0;
T_16 ;
    %wait E_00000178d68545d0;
    %load/vec4 v00000178d6909600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v00000178d6903700_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %load/vec4 v00000178d6902da0_0;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v00000178d6902080_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %load/vec4 v00000178d6903fc0_0;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v00000178d6903d40_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v00000178d6903520_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v00000178d6903e80_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v00000178d6903340_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v00000178d6903de0_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v00000178d69041a0_0;
    %store/vec4 v00000178d6901cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6903200_0, 0, 1;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000178d690d410;
T_17 ;
    %wait E_00000178d6853f10;
    %load/vec4 v00000178d6903ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.0 ;
    %load/vec4 v00000178d6903a20_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %load/vec4 v00000178d6902800_0;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.1 ;
    %load/vec4 v00000178d6903980_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %load/vec4 v00000178d69038e0_0;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v00000178d6902a80_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v00000178d69037a0_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v00000178d6921f00_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v00000178d6903480_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v00000178d6903840_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v00000178d6903660_0;
    %store/vec4 v00000178d6902580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6902bc0_0, 0, 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000178d690c600;
T_18 ;
    %wait E_00000178d6854690;
    %load/vec4 v00000178d6921140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v00000178d6920d80_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %load/vec4 v00000178d6920a60_0;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v00000178d6921dc0_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %load/vec4 v00000178d69213c0_0;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v00000178d6920b00_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v00000178d6922180_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v00000178d69201a0_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v00000178d6922720_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v00000178d6921320_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v00000178d69211e0_0;
    %store/vec4 v00000178d6921500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6920c40_0, 0, 1;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000178d690e9f0;
T_19 ;
    %wait E_00000178d6854990;
    %load/vec4 v00000178d6924d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.0 ;
    %load/vec4 v00000178d6924de0_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %load/vec4 v00000178d69240c0_0;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v00000178d6923d00_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %load/vec4 v00000178d6922f40_0;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v00000178d6922c20_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v00000178d6923120_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v00000178d69243e0_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v00000178d69239e0_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v00000178d6924160_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v00000178d6923580_0;
    %store/vec4 v00000178d6924b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69233a0_0, 0, 1;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000178d690f800;
T_20 ;
    %wait E_00000178d6854210;
    %load/vec4 v00000178d6927860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.0 ;
    %load/vec4 v00000178d6925f60_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %load/vec4 v00000178d69257e0_0;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.1 ;
    %load/vec4 v00000178d69254c0_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %load/vec4 v00000178d6927180_0;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %load/vec4 v00000178d69256a0_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.3 ;
    %load/vec4 v00000178d6926820_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.4 ;
    %load/vec4 v00000178d6926140_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.5 ;
    %load/vec4 v00000178d6925c40_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v00000178d6925420_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v00000178d69266e0_0;
    %store/vec4 v00000178d69275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6926640_0, 0, 1;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000178d690e540;
T_21 ;
    %wait E_00000178d68554d0;
    %load/vec4 v00000178d6928260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.0 ;
    %load/vec4 v00000178d6928440_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %load/vec4 v00000178d69298e0_0;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.1 ;
    %load/vec4 v00000178d6927e00_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %load/vec4 v00000178d6927a40_0;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v00000178d6927c20_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v00000178d69295c0_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v00000178d6929160_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v00000178d6927f40_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v00000178d6929c00_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v00000178d6929f20_0;
    %store/vec4 v00000178d69283a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6928760_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000178d69140b0;
T_22 ;
    %wait E_00000178d6855310;
    %load/vec4 v00000178d6929980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.0 ;
    %load/vec4 v00000178d692a100_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %load/vec4 v00000178d6929de0_0;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.1 ;
    %load/vec4 v00000178d692ad80_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %load/vec4 v00000178d692ab00_0;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v00000178d692c680_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v00000178d692b3c0_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v00000178d692a1a0_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v00000178d692b960_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v00000178d692b140_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v00000178d692bfa0_0;
    %store/vec4 v00000178d6929d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692aec0_0, 0, 1;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000178d6916ae0;
T_23 ;
    %wait E_00000178d68558d0;
    %load/vec4 v00000178d692bdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.0 ;
    %load/vec4 v00000178d692c360_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %load/vec4 v00000178d692c0e0_0;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.1 ;
    %load/vec4 v00000178d692ace0_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %load/vec4 v00000178d692c540_0;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v00000178d692c7c0_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v00000178d692c220_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v00000178d692b000_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v00000178d692a9c0_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v00000178d692a7e0_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v00000178d692c5e0_0;
    %store/vec4 v00000178d692be60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692c180_0, 0, 1;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000178d6914560;
T_24 ;
    %wait E_00000178d6854f90;
    %load/vec4 v00000178d692d1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.0 ;
    %load/vec4 v00000178d692ede0_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %load/vec4 v00000178d692ce00_0;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.1 ;
    %load/vec4 v00000178d692eca0_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %load/vec4 v00000178d692efc0_0;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.2 ;
    %load/vec4 v00000178d692e5c0_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.3 ;
    %load/vec4 v00000178d692ec00_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.4 ;
    %load/vec4 v00000178d692d260_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.5 ;
    %load/vec4 v00000178d692e2a0_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v00000178d692e480_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v00000178d692e3e0_0;
    %store/vec4 v00000178d692cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d692d800_0, 0, 1;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000178d6914a10;
T_25 ;
    %wait E_00000178d6854b90;
    %load/vec4 v00000178d69322d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v00000178d6931fb0_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %load/vec4 v00000178d69306b0_0;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v00000178d6931330_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %load/vec4 v00000178d6931010_0;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v00000178d6930890_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v00000178d6931150_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v00000178d6930ed0_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v00000178d6931970_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v00000178d69309d0_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v00000178d6931290_0;
    %store/vec4 v00000178d6930e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69310b0_0, 0, 1;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000178d691b130;
T_26 ;
    %wait E_00000178d6855990;
    %load/vec4 v00000178d6932870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v00000178d6932cd0_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %load/vec4 v00000178d69301b0_0;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v00000178d69334f0_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %load/vec4 v00000178d6933b30_0;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v00000178d6930250_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v00000178d6934e90_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v00000178d6932e10_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v00000178d6930430_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v00000178d6933e50_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v00000178d69304d0_0;
    %store/vec4 v00000178d6930110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6930390_0, 0, 1;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000178d691b2c0;
T_27 ;
    %wait E_00000178d6854ed0;
    %load/vec4 v00000178d6935070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.0 ;
    %load/vec4 v00000178d6934d50_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %load/vec4 v00000178d6933db0_0;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.1 ;
    %load/vec4 v00000178d69343f0_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %load/vec4 v00000178d6934530_0;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.2 ;
    %load/vec4 v00000178d6934990_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.3 ;
    %load/vec4 v00000178d6934df0_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.4 ;
    %load/vec4 v00000178d69345d0_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.5 ;
    %load/vec4 v00000178d6933a90_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.6 ;
    %load/vec4 v00000178d6934210_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.7 ;
    %load/vec4 v00000178d6934170_0;
    %store/vec4 v00000178d6934ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6934fd0_0, 0, 1;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000178d691a000;
T_28 ;
    %wait E_00000178d6855090;
    %load/vec4 v00000178d6936b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.0 ;
    %load/vec4 v00000178d6936830_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %load/vec4 v00000178d6936bf0_0;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v00000178d6935890_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %load/vec4 v00000178d6936790_0;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v00000178d6936e70_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v00000178d69375f0_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v00000178d6936f10_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v00000178d6936150_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v00000178d69361f0_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v00000178d69357f0_0;
    %store/vec4 v00000178d69352f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6935d90_0, 0, 1;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000178d6941ea0;
T_29 ;
    %wait E_00000178d6855110;
    %load/vec4 v00000178d69381d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.0 ;
    %load/vec4 v00000178d69392b0_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %load/vec4 v00000178d6938310_0;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.1 ;
    %load/vec4 v00000178d69390d0_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %load/vec4 v00000178d69386d0_0;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.2 ;
    %load/vec4 v00000178d6938450_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.3 ;
    %load/vec4 v00000178d6939cb0_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.4 ;
    %load/vec4 v00000178d6938a90_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v00000178d6939c10_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v00000178d6937910_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v00000178d6938b30_0;
    %store/vec4 v00000178d6938bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693a070_0, 0, 1;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000178d6943160;
T_30 ;
    %wait E_00000178d6855750;
    %load/vec4 v00000178d693aed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.0 ;
    %load/vec4 v00000178d693b8d0_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %load/vec4 v00000178d693a6b0_0;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.1 ;
    %load/vec4 v00000178d693c0f0_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %load/vec4 v00000178d693c870_0;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.2 ;
    %load/vec4 v00000178d693b3d0_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v00000178d693c2d0_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v00000178d693af70_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v00000178d693c410_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v00000178d693b330_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v00000178d693b650_0;
    %store/vec4 v00000178d693bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693aa70_0, 0, 1;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000178d69448d0;
T_31 ;
    %wait E_00000178d684e050;
    %load/vec4 v00000178d693cff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.0 ;
    %load/vec4 v00000178d693d4f0_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %load/vec4 v00000178d693e210_0;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.1 ;
    %load/vec4 v00000178d693ccd0_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %load/vec4 v00000178d693d130_0;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.2 ;
    %load/vec4 v00000178d693d6d0_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v00000178d693d450_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v00000178d693df90_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v00000178d693cd70_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v00000178d693dd10_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v00000178d693ce10_0;
    %store/vec4 v00000178d693f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693cc30_0, 0, 1;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000178d6872b40;
T_32 ;
    %vpi_call 2 21 "$dumpfile", "ALU32bit_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000178d6872b40 {0 0 0};
    %end;
    .thread T_32;
    .scope S_00000178d6872b40;
T_33 ;
    %wait E_00000178d6851750;
    %load/vec4 v00000178d693d630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.0 ;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %add;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %pad/s 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.1 ;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %sub;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %pad/s 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.2 ;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %and;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.3 ;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %or;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.4 ;
    %load/vec4 v00000178d693d310_0;
    %load/vec4 v00000178d693d3b0_0;
    %xor;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v00000178d693d310_0;
    %inv;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v00000178d693d310_0;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v00000178d693d3b0_0;
    %inv;
    %store/vec4 v00000178d693e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d693e170_0, 0, 1;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %load/vec4 v00000178d693ca50_0;
    %load/vec4 v00000178d693e2b0_0;
    %cmp/ne;
    %jmp/1 T_33.16, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000178d693d590_0;
    %load/vec4 v00000178d693e170_0;
    %cmp/ne;
    %flag_or 6, 8;
T_33.16;
    %jmp/0xz  T_33.14, 6;
    %vpi_call 2 73 "$display", "ERRO: F=%b | A=%h | B=%h | Esperado=%h | Obtido=%h | Cout esperado=%b | Cout obtido=%b", v00000178d693d630_0, v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693e2b0_0, v00000178d693ca50_0, v00000178d693e170_0, v00000178d693d590_0 {0 0 0};
T_33.14 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000178d6872b40;
T_34 ;
    %vpi_call 2 83 "$display", "** Testando valores aleat\303\263rios **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d693e670_0, 0, 32;
T_34.0 ;
    %load/vec4 v00000178d693e670_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_func 2 85 "$random" 32 {0 0 0};
    %store/vec4 v00000178d693d310_0, 0, 32;
    %vpi_func 2 86 "$random" 32 {0 0 0};
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
T_34.2 ;
    %load/vec4 v00000178d693d630_0;
    %cmpi/u 7, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz T_34.3, 5;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v00000178d693d630_0, v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %load/vec4 v00000178d693d630_0;
    %addi 1, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %jmp T_34.2;
T_34.3 ;
    %load/vec4 v00000178d693e670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178d693e670_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %end;
    .thread T_34;
    .scope S_00000178d6872b40;
T_35 ;
    %delay 100, 0;
    %vpi_call 2 99 "$display", "** Testando casos de overflow **" {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 103 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 110 "$display", "Subtra\303\247\303\243o Underflow: A=%h | B=%h | R=%h | Cout=%b", v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 113 "$display", "Subtra\303\247\303\243o Overflow: A=%h | B=%h | R=%h | Cout=%b", v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_00000178d6872b40;
T_36 ;
    %delay 200, 0;
    %vpi_call 2 121 "$display", "** Testando casos cr\303\255ticos **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 125 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v00000178d693d630_0, v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 129 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v00000178d693d630_0, v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000178d693d310_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000178d693d3b0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000178d693d630_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 133 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v00000178d693d630_0, v00000178d693d310_0, v00000178d693d3b0_0, v00000178d693ca50_0, v00000178d693d590_0 {0 0 0};
    %end;
    .thread T_36;
    .scope S_00000178d6872b40;
T_37 ;
    %delay 300, 0;
    %vpi_call 2 139 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU32bit_tb.v";
    "Alu32bit.v";
    "Alu1bit.v";
    "operaes.v";
