
Feather_ULP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005cc4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00005cc4  00005cc4  00015cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000010  20000000  00005ccc  00020000  2**1
                  CONTENTS, ALLOC, LOAD, CODE
  3 .lpram        00000000  30000000  30000000  00020010  2**0
                  CONTENTS
  4 .bss          000000e0  20000010  00005cdc  00020010  2**2
                  ALLOC
  5 .stack        00002000  200000f0  00005dbc  00020010  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
  8 .debug_info   00033f28  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003773  00000000  00000000  00053fb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000267a  00000000  00000000  0005772c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000778  00000000  00000000  00059da6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000648  00000000  00000000  0005a51e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00008043  00000000  00000000  0005ab66  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f3bd  00000000  00000000  00062ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009a0b2  00000000  00000000  00071f66  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001ac0  00000000  00000000  0010c018  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	f0 20 00 20 b1 34 00 00 45 35 00 00 45 35 00 00     . . .4..E5..E5..
	...
      2c:	45 35 00 00 00 00 00 00 00 00 00 00 45 35 00 00     E5..........E5..
      3c:	45 35 00 00 45 35 00 00 c1 25 00 00 05 0b 00 00     E5..E5...%......
      4c:	45 35 00 00 45 35 00 00 45 35 00 00 45 35 00 00     E5..E5..E5..E5..
      5c:	45 35 00 00 45 35 00 00 45 35 00 00 45 35 00 00     E5..E5..E5..E5..
      6c:	45 35 00 00 45 35 00 00 45 35 00 00 45 35 00 00     E5..E5..E5..E5..
      7c:	45 35 00 00 45 35 00 00 45 35 00 00 45 35 00 00     E5..E5..E5..E5..
      8c:	45 35 00 00 45 35 00 00 45 35 00 00 e5 02 00 00     E5..E5..E5......
      9c:	45 35 00 00 45 35 00 00 45 35 00 00 45 35 00 00     E5..E5..E5..E5..
      ac:	45 35 00 00 00 00 00 00                             E5......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000010 	.word	0x20000010
      d4:	00000000 	.word	0x00000000
      d8:	00005ccc 	.word	0x00005ccc

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000014 	.word	0x20000014
     108:	00005ccc 	.word	0x00005ccc
     10c:	00005ccc 	.word	0x00005ccc
     110:	00000000 	.word	0x00000000

00000114 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
     114:	b580      	push	{r7, lr}
     116:	b084      	sub	sp, #16
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	681b      	ldr	r3, [r3, #0]
     120:	60fb      	str	r3, [r7, #12]

	if (adc_module->SYNCBUSY.reg) {
     122:	68fb      	ldr	r3, [r7, #12]
     124:	8c1b      	ldrh	r3, [r3, #32]
     126:	b29b      	uxth	r3, r3
     128:	2b00      	cmp	r3, #0
     12a:	d001      	beq.n	130 <adc_is_syncing+0x1c>
		return true;
     12c:	2301      	movs	r3, #1
     12e:	e000      	b.n	132 <adc_is_syncing+0x1e>
	}

	return false;
     130:	2300      	movs	r3, #0
}
     132:	0018      	movs	r0, r3
     134:	46bd      	mov	sp, r7
     136:	b004      	add	sp, #16
     138:	bd80      	pop	{r7, pc}
	...

0000013c <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
     13c:	b580      	push	{r7, lr}
     13e:	b084      	sub	sp, #16
     140:	af00      	add	r7, sp, #0
     142:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     144:	687b      	ldr	r3, [r7, #4]
     146:	681b      	ldr	r3, [r3, #0]
     148:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
     14a:	46c0      	nop			; (mov r8, r8)
     14c:	687b      	ldr	r3, [r7, #4]
     14e:	0018      	movs	r0, r3
     150:	4b0b      	ldr	r3, [pc, #44]	; (180 <adc_start_conversion+0x44>)
     152:	4798      	blx	r3
     154:	1e03      	subs	r3, r0, #0
     156:	d1f9      	bne.n	14c <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     158:	68fb      	ldr	r3, [r7, #12]
     15a:	7e1b      	ldrb	r3, [r3, #24]
     15c:	b2db      	uxtb	r3, r3
     15e:	2202      	movs	r2, #2
     160:	4313      	orrs	r3, r2
     162:	b2da      	uxtb	r2, r3
     164:	68fb      	ldr	r3, [r7, #12]
     166:	761a      	strb	r2, [r3, #24]

	while (adc_is_syncing(module_inst)) {
     168:	46c0      	nop			; (mov r8, r8)
     16a:	687b      	ldr	r3, [r7, #4]
     16c:	0018      	movs	r0, r3
     16e:	4b04      	ldr	r3, [pc, #16]	; (180 <adc_start_conversion+0x44>)
     170:	4798      	blx	r3
     172:	1e03      	subs	r3, r0, #0
     174:	d1f9      	bne.n	16a <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
     176:	46c0      	nop			; (mov r8, r8)
     178:	46bd      	mov	sp, r7
     17a:	b004      	add	sp, #16
     17c:	bd80      	pop	{r7, pc}
     17e:	46c0      	nop			; (mov r8, r8)
     180:	00000115 	.word	0x00000115

00000184 <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
     184:	b580      	push	{r7, lr}
     186:	b084      	sub	sp, #16
     188:	af00      	add	r7, sp, #0
     18a:	6078      	str	r0, [r7, #4]
     18c:	000a      	movs	r2, r1
     18e:	1cfb      	adds	r3, r7, #3
     190:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     192:	687b      	ldr	r3, [r7, #4]
     194:	681b      	ldr	r3, [r3, #0]
     196:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     198:	68fb      	ldr	r3, [r7, #12]
     19a:	1cfa      	adds	r2, r7, #3
     19c:	7812      	ldrb	r2, [r2, #0]
     19e:	711a      	strb	r2, [r3, #4]
}
     1a0:	46c0      	nop			; (mov r8, r8)
     1a2:	46bd      	mov	sp, r7
     1a4:	b004      	add	sp, #16
     1a6:	bd80      	pop	{r7, pc}

000001a8 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
     1a8:	b580      	push	{r7, lr}
     1aa:	b084      	sub	sp, #16
     1ac:	af00      	add	r7, sp, #0
     1ae:	0002      	movs	r2, r0
     1b0:	1dfb      	adds	r3, r7, #7
     1b2:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
     1b4:	1dfb      	adds	r3, r7, #7
     1b6:	781a      	ldrb	r2, [r3, #0]
     1b8:	4b47      	ldr	r3, [pc, #284]	; (2d8 <_adc_interrupt_handler+0x130>)
     1ba:	0092      	lsls	r2, r2, #2
     1bc:	58d3      	ldr	r3, [r2, r3]
     1be:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     1c0:	68fb      	ldr	r3, [r7, #12]
     1c2:	681b      	ldr	r3, [r3, #0]
     1c4:	799b      	ldrb	r3, [r3, #6]
     1c6:	b2da      	uxtb	r2, r3
     1c8:	68fb      	ldr	r3, [r7, #12]
     1ca:	681b      	ldr	r3, [r3, #0]
     1cc:	795b      	ldrb	r3, [r3, #5]
     1ce:	b2db      	uxtb	r3, r3
     1d0:	4013      	ands	r3, r2
     1d2:	b2db      	uxtb	r3, r3
     1d4:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
     1d6:	68bb      	ldr	r3, [r7, #8]
     1d8:	2201      	movs	r2, #1
     1da:	4013      	ands	r3, r2
     1dc:	d045      	beq.n	26a <_adc_interrupt_handler+0xc2>
		/* clear interrupt flag */
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     1de:	68fb      	ldr	r3, [r7, #12]
     1e0:	681b      	ldr	r3, [r3, #0]
     1e2:	2201      	movs	r2, #1
     1e4:	719a      	strb	r2, [r3, #6]

		/* store ADC result in job buffer */
		*(module->job_buffer++) = module->hw->RESULT.reg;
     1e6:	68fb      	ldr	r3, [r7, #12]
     1e8:	695b      	ldr	r3, [r3, #20]
     1ea:	1c99      	adds	r1, r3, #2
     1ec:	68fa      	ldr	r2, [r7, #12]
     1ee:	6151      	str	r1, [r2, #20]
     1f0:	68fa      	ldr	r2, [r7, #12]
     1f2:	6812      	ldr	r2, [r2, #0]
     1f4:	8c92      	ldrh	r2, [r2, #36]	; 0x24
     1f6:	b292      	uxth	r2, r2
     1f8:	801a      	strh	r2, [r3, #0]

		if (--module->remaining_conversions > 0) {
     1fa:	68fb      	ldr	r3, [r7, #12]
     1fc:	8b1b      	ldrh	r3, [r3, #24]
     1fe:	b29b      	uxth	r3, r3
     200:	3b01      	subs	r3, #1
     202:	b29b      	uxth	r3, r3
     204:	68fa      	ldr	r2, [r7, #12]
     206:	1c19      	adds	r1, r3, #0
     208:	8311      	strh	r1, [r2, #24]
     20a:	2b00      	cmp	r3, #0
     20c:	d00f      	beq.n	22e <_adc_interrupt_handler+0x86>
			if (module->software_trigger == true
     20e:	68fb      	ldr	r3, [r7, #12]
     210:	7f5b      	ldrb	r3, [r3, #29]
     212:	2b00      	cmp	r3, #0
     214:	d029      	beq.n	26a <_adc_interrupt_handler+0xc2>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     216:	68fb      	ldr	r3, [r7, #12]
     218:	681b      	ldr	r3, [r3, #0]
     21a:	79db      	ldrb	r3, [r3, #7]
     21c:	b2db      	uxtb	r3, r3
     21e:	b25b      	sxtb	r3, r3
     220:	2b00      	cmp	r3, #0
     222:	db22      	blt.n	26a <_adc_interrupt_handler+0xc2>
				adc_start_conversion(module);
     224:	68fb      	ldr	r3, [r7, #12]
     226:	0018      	movs	r0, r3
     228:	4b2c      	ldr	r3, [pc, #176]	; (2dc <_adc_interrupt_handler+0x134>)
     22a:	4798      	blx	r3
     22c:	e01d      	b.n	26a <_adc_interrupt_handler+0xc2>
			}
		} else {
			adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
     22e:	68fb      	ldr	r3, [r7, #12]
     230:	2101      	movs	r1, #1
     232:	0018      	movs	r0, r3
     234:	4b2a      	ldr	r3, [pc, #168]	; (2e0 <_adc_interrupt_handler+0x138>)
     236:	4798      	blx	r3
			if (module->job_status == STATUS_BUSY) {
     238:	68fb      	ldr	r3, [r7, #12]
     23a:	7f1b      	ldrb	r3, [r3, #28]
     23c:	b2db      	uxtb	r3, r3
     23e:	2b05      	cmp	r3, #5
     240:	d113      	bne.n	26a <_adc_interrupt_handler+0xc2>
				/* job is complete. update status,disable interrupt
				 *and call callback */
				module->job_status = STATUS_OK;
     242:	68fb      	ldr	r3, [r7, #12]
     244:	2200      	movs	r2, #0
     246:	771a      	strb	r2, [r3, #28]

				if ((module->enabled_callback_mask &
     248:	68fb      	ldr	r3, [r7, #12]
     24a:	7edb      	ldrb	r3, [r3, #27]
     24c:	001a      	movs	r2, r3
     24e:	2301      	movs	r3, #1
     250:	4013      	ands	r3, r2
     252:	d00a      	beq.n	26a <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
					(module->registered_callback_mask &
     254:	68fb      	ldr	r3, [r7, #12]
     256:	7e9b      	ldrb	r3, [r3, #26]
     258:	001a      	movs	r2, r3
     25a:	2301      	movs	r3, #1
     25c:	4013      	ands	r3, r2
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     25e:	d004      	beq.n	26a <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER))) {
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     260:	68fb      	ldr	r3, [r7, #12]
     262:	689b      	ldr	r3, [r3, #8]
     264:	68fa      	ldr	r2, [r7, #12]
     266:	0010      	movs	r0, r2
     268:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     26a:	68bb      	ldr	r3, [r7, #8]
     26c:	2204      	movs	r2, #4
     26e:	4013      	ands	r3, r2
     270:	d014      	beq.n	29c <_adc_interrupt_handler+0xf4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     272:	68fb      	ldr	r3, [r7, #12]
     274:	681b      	ldr	r3, [r3, #0]
     276:	2204      	movs	r2, #4
     278:	719a      	strb	r2, [r3, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     27a:	68fb      	ldr	r3, [r7, #12]
     27c:	7edb      	ldrb	r3, [r3, #27]
     27e:	001a      	movs	r2, r3
     280:	2302      	movs	r3, #2
     282:	4013      	ands	r3, r2
     284:	d00a      	beq.n	29c <_adc_interrupt_handler+0xf4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     286:	68fb      	ldr	r3, [r7, #12]
     288:	7e9b      	ldrb	r3, [r3, #26]
     28a:	001a      	movs	r2, r3
     28c:	2302      	movs	r3, #2
     28e:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     290:	d004      	beq.n	29c <_adc_interrupt_handler+0xf4>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     292:	68fb      	ldr	r3, [r7, #12]
     294:	68db      	ldr	r3, [r3, #12]
     296:	68fa      	ldr	r2, [r7, #12]
     298:	0010      	movs	r0, r2
     29a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     29c:	68bb      	ldr	r3, [r7, #8]
     29e:	2202      	movs	r2, #2
     2a0:	4013      	ands	r3, r2
     2a2:	d014      	beq.n	2ce <_adc_interrupt_handler+0x126>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     2a4:	68fb      	ldr	r3, [r7, #12]
     2a6:	681b      	ldr	r3, [r3, #0]
     2a8:	2202      	movs	r2, #2
     2aa:	719a      	strb	r2, [r3, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     2ac:	68fb      	ldr	r3, [r7, #12]
     2ae:	7edb      	ldrb	r3, [r3, #27]
     2b0:	001a      	movs	r2, r3
     2b2:	2304      	movs	r3, #4
     2b4:	4013      	ands	r3, r2
     2b6:	d00a      	beq.n	2ce <_adc_interrupt_handler+0x126>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     2b8:	68fb      	ldr	r3, [r7, #12]
     2ba:	7e9b      	ldrb	r3, [r3, #26]
     2bc:	001a      	movs	r2, r3
     2be:	2304      	movs	r3, #4
     2c0:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     2c2:	d004      	beq.n	2ce <_adc_interrupt_handler+0x126>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     2c4:	68fb      	ldr	r3, [r7, #12]
     2c6:	691b      	ldr	r3, [r3, #16]
     2c8:	68fa      	ldr	r2, [r7, #12]
     2ca:	0010      	movs	r0, r2
     2cc:	4798      	blx	r3
		}
	}
}
     2ce:	46c0      	nop			; (mov r8, r8)
     2d0:	46bd      	mov	sp, r7
     2d2:	b004      	add	sp, #16
     2d4:	bd80      	pop	{r7, pc}
     2d6:	46c0      	nop			; (mov r8, r8)
     2d8:	200000e4 	.word	0x200000e4
     2dc:	0000013d 	.word	0x0000013d
     2e0:	00000185 	.word	0x00000185

000002e4 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
     2e4:	b580      	push	{r7, lr}
     2e6:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
     2e8:	2000      	movs	r0, #0
     2ea:	4b02      	ldr	r3, [pc, #8]	; (2f4 <ADC_Handler+0x10>)
     2ec:	4798      	blx	r3
}
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	46bd      	mov	sp, r7
     2f2:	bd80      	pop	{r7, pc}
     2f4:	000001a9 	.word	0x000001a9

000002f8 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     2f8:	b580      	push	{r7, lr}
     2fa:	b082      	sub	sp, #8
     2fc:	af00      	add	r7, sp, #0
     2fe:	0002      	movs	r2, r0
     300:	6039      	str	r1, [r7, #0]
     302:	1dfb      	adds	r3, r7, #7
     304:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     306:	1dfb      	adds	r3, r7, #7
     308:	781b      	ldrb	r3, [r3, #0]
     30a:	2b04      	cmp	r3, #4
     30c:	d827      	bhi.n	35e <system_apb_clock_set_mask+0x66>
     30e:	009a      	lsls	r2, r3, #2
     310:	4b16      	ldr	r3, [pc, #88]	; (36c <system_apb_clock_set_mask+0x74>)
     312:	18d3      	adds	r3, r2, r3
     314:	681b      	ldr	r3, [r3, #0]
     316:	469f      	mov	pc, r3
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
     318:	4b15      	ldr	r3, [pc, #84]	; (370 <system_apb_clock_set_mask+0x78>)
     31a:	4a15      	ldr	r2, [pc, #84]	; (370 <system_apb_clock_set_mask+0x78>)
     31c:	6951      	ldr	r1, [r2, #20]
     31e:	683a      	ldr	r2, [r7, #0]
     320:	430a      	orrs	r2, r1
     322:	615a      	str	r2, [r3, #20]
			break;
     324:	e01d      	b.n	362 <system_apb_clock_set_mask+0x6a>

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
     326:	4b12      	ldr	r3, [pc, #72]	; (370 <system_apb_clock_set_mask+0x78>)
     328:	4a11      	ldr	r2, [pc, #68]	; (370 <system_apb_clock_set_mask+0x78>)
     32a:	6991      	ldr	r1, [r2, #24]
     32c:	683a      	ldr	r2, [r7, #0]
     32e:	430a      	orrs	r2, r1
     330:	619a      	str	r2, [r3, #24]
			break;
     332:	e016      	b.n	362 <system_apb_clock_set_mask+0x6a>

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
     334:	4b0e      	ldr	r3, [pc, #56]	; (370 <system_apb_clock_set_mask+0x78>)
     336:	4a0e      	ldr	r2, [pc, #56]	; (370 <system_apb_clock_set_mask+0x78>)
     338:	69d1      	ldr	r1, [r2, #28]
     33a:	683a      	ldr	r2, [r7, #0]
     33c:	430a      	orrs	r2, r1
     33e:	61da      	str	r2, [r3, #28]
			break;
     340:	e00f      	b.n	362 <system_apb_clock_set_mask+0x6a>
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
     342:	4b0b      	ldr	r3, [pc, #44]	; (370 <system_apb_clock_set_mask+0x78>)
     344:	4a0a      	ldr	r2, [pc, #40]	; (370 <system_apb_clock_set_mask+0x78>)
     346:	6a11      	ldr	r1, [r2, #32]
     348:	683a      	ldr	r2, [r7, #0]
     34a:	430a      	orrs	r2, r1
     34c:	621a      	str	r2, [r3, #32]
			break;
     34e:	e008      	b.n	362 <system_apb_clock_set_mask+0x6a>
		case SYSTEM_CLOCK_APB_APBE:
			MCLK->APBEMASK.reg |= mask;
     350:	4b07      	ldr	r3, [pc, #28]	; (370 <system_apb_clock_set_mask+0x78>)
     352:	4a07      	ldr	r2, [pc, #28]	; (370 <system_apb_clock_set_mask+0x78>)
     354:	6a51      	ldr	r1, [r2, #36]	; 0x24
     356:	683a      	ldr	r2, [r7, #0]
     358:	430a      	orrs	r2, r1
     35a:	625a      	str	r2, [r3, #36]	; 0x24
			break;
     35c:	e001      	b.n	362 <system_apb_clock_set_mask+0x6a>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     35e:	2317      	movs	r3, #23
     360:	e000      	b.n	364 <system_apb_clock_set_mask+0x6c>

	}

	return STATUS_OK;
     362:	2300      	movs	r3, #0
}
     364:	0018      	movs	r0, r3
     366:	46bd      	mov	sp, r7
     368:	b002      	add	sp, #8
     36a:	bd80      	pop	{r7, pc}
     36c:	00005ba4 	.word	0x00005ba4
     370:	40000400 	.word	0x40000400

00000374 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     374:	b580      	push	{r7, lr}
     376:	b082      	sub	sp, #8
     378:	af00      	add	r7, sp, #0
     37a:	0002      	movs	r2, r0
     37c:	1dfb      	adds	r3, r7, #7
     37e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     380:	4b06      	ldr	r3, [pc, #24]	; (39c <system_interrupt_enable+0x28>)
     382:	1dfa      	adds	r2, r7, #7
     384:	7812      	ldrb	r2, [r2, #0]
     386:	0011      	movs	r1, r2
     388:	221f      	movs	r2, #31
     38a:	400a      	ands	r2, r1
     38c:	2101      	movs	r1, #1
     38e:	4091      	lsls	r1, r2
     390:	000a      	movs	r2, r1
     392:	601a      	str	r2, [r3, #0]
}
     394:	46c0      	nop			; (mov r8, r8)
     396:	46bd      	mov	sp, r7
     398:	b002      	add	sp, #8
     39a:	bd80      	pop	{r7, pc}
     39c:	e000e100 	.word	0xe000e100

000003a0 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
     3a0:	b580      	push	{r7, lr}
     3a2:	b082      	sub	sp, #8
     3a4:	af00      	add	r7, sp, #0
     3a6:	0002      	movs	r2, r0
     3a8:	1dfb      	adds	r3, r7, #7
     3aa:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3ac:	4a07      	ldr	r2, [pc, #28]	; (3cc <system_interrupt_disable+0x2c>)
     3ae:	1dfb      	adds	r3, r7, #7
     3b0:	781b      	ldrb	r3, [r3, #0]
     3b2:	0019      	movs	r1, r3
     3b4:	231f      	movs	r3, #31
     3b6:	400b      	ands	r3, r1
     3b8:	2101      	movs	r1, #1
     3ba:	4099      	lsls	r1, r3
     3bc:	000b      	movs	r3, r1
     3be:	0019      	movs	r1, r3
     3c0:	2380      	movs	r3, #128	; 0x80
     3c2:	50d1      	str	r1, [r2, r3]
}
     3c4:	46c0      	nop			; (mov r8, r8)
     3c6:	46bd      	mov	sp, r7
     3c8:	b002      	add	sp, #8
     3ca:	bd80      	pop	{r7, pc}
     3cc:	e000e100 	.word	0xe000e100

000003d0 <rtc_count_is_syncing>:
 *
 * \retval true  if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static bool rtc_count_is_syncing(struct rtc_module *const module)
{
     3d0:	b580      	push	{r7, lr}
     3d2:	b084      	sub	sp, #16
     3d4:	af00      	add	r7, sp, #0
     3d6:	6078      	str	r0, [r7, #4]
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	681b      	ldr	r3, [r3, #0]
     3dc:	60fb      	str	r3, [r7, #12]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
     3de:	68fb      	ldr	r3, [r7, #12]
     3e0:	691b      	ldr	r3, [r3, #16]
     3e2:	2b00      	cmp	r3, #0
     3e4:	d001      	beq.n	3ea <rtc_count_is_syncing+0x1a>
		return true;
     3e6:	2301      	movs	r3, #1
     3e8:	e000      	b.n	3ec <rtc_count_is_syncing+0x1c>
	}

	return false;
     3ea:	2300      	movs	r3, #0
}
     3ec:	0018      	movs	r0, r3
     3ee:	46bd      	mov	sp, r7
     3f0:	b004      	add	sp, #16
     3f2:	bd80      	pop	{r7, pc}

000003f4 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     3f4:	b580      	push	{r7, lr}
     3f6:	b084      	sub	sp, #16
     3f8:	af00      	add	r7, sp, #0
     3fa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3fc:	687b      	ldr	r3, [r7, #4]
     3fe:	681b      	ldr	r3, [r3, #0]
     400:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
     402:	2002      	movs	r0, #2
     404:	4b0d      	ldr	r3, [pc, #52]	; (43c <rtc_count_enable+0x48>)
     406:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     408:	46c0      	nop			; (mov r8, r8)
     40a:	687b      	ldr	r3, [r7, #4]
     40c:	0018      	movs	r0, r3
     40e:	4b0c      	ldr	r3, [pc, #48]	; (440 <rtc_count_enable+0x4c>)
     410:	4798      	blx	r3
     412:	1e03      	subs	r3, r0, #0
     414:	d1f9      	bne.n	40a <rtc_count_enable+0x16>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
     416:	68fb      	ldr	r3, [r7, #12]
     418:	881b      	ldrh	r3, [r3, #0]
     41a:	b29b      	uxth	r3, r3
     41c:	2202      	movs	r2, #2
     41e:	4313      	orrs	r3, r2
     420:	b29a      	uxth	r2, r3
     422:	68fb      	ldr	r3, [r7, #12]
     424:	801a      	strh	r2, [r3, #0]

	while (rtc_count_is_syncing(module)) {
     426:	46c0      	nop			; (mov r8, r8)
     428:	687b      	ldr	r3, [r7, #4]
     42a:	0018      	movs	r0, r3
     42c:	4b04      	ldr	r3, [pc, #16]	; (440 <rtc_count_enable+0x4c>)
     42e:	4798      	blx	r3
     430:	1e03      	subs	r3, r0, #0
     432:	d1f9      	bne.n	428 <rtc_count_enable+0x34>
		/* Wait for synchronization */
	}
}
     434:	46c0      	nop			; (mov r8, r8)
     436:	46bd      	mov	sp, r7
     438:	b004      	add	sp, #16
     43a:	bd80      	pop	{r7, pc}
     43c:	00000375 	.word	0x00000375
     440:	000003d1 	.word	0x000003d1

00000444 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     444:	b580      	push	{r7, lr}
     446:	b084      	sub	sp, #16
     448:	af00      	add	r7, sp, #0
     44a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     44c:	687b      	ldr	r3, [r7, #4]
     44e:	681b      	ldr	r3, [r3, #0]
     450:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
     452:	2002      	movs	r0, #2
     454:	4b10      	ldr	r3, [pc, #64]	; (498 <rtc_count_disable+0x54>)
     456:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     458:	46c0      	nop			; (mov r8, r8)
     45a:	687b      	ldr	r3, [r7, #4]
     45c:	0018      	movs	r0, r3
     45e:	4b0f      	ldr	r3, [pc, #60]	; (49c <rtc_count_disable+0x58>)
     460:	4798      	blx	r3
     462:	1e03      	subs	r3, r0, #0
     464:	d1f9      	bne.n	45a <rtc_count_disable+0x16>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     466:	68fb      	ldr	r3, [r7, #12]
     468:	4a0d      	ldr	r2, [pc, #52]	; (4a0 <rtc_count_disable+0x5c>)
     46a:	811a      	strh	r2, [r3, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     46c:	68fb      	ldr	r3, [r7, #12]
     46e:	4a0c      	ldr	r2, [pc, #48]	; (4a0 <rtc_count_disable+0x5c>)
     470:	819a      	strh	r2, [r3, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
     472:	68fb      	ldr	r3, [r7, #12]
     474:	881b      	ldrh	r3, [r3, #0]
     476:	b29b      	uxth	r3, r3
     478:	2202      	movs	r2, #2
     47a:	4393      	bics	r3, r2
     47c:	b29a      	uxth	r2, r3
     47e:	68fb      	ldr	r3, [r7, #12]
     480:	801a      	strh	r2, [r3, #0]

	while (rtc_count_is_syncing(module)) {
     482:	46c0      	nop			; (mov r8, r8)
     484:	687b      	ldr	r3, [r7, #4]
     486:	0018      	movs	r0, r3
     488:	4b04      	ldr	r3, [pc, #16]	; (49c <rtc_count_disable+0x58>)
     48a:	4798      	blx	r3
     48c:	1e03      	subs	r3, r0, #0
     48e:	d1f9      	bne.n	484 <rtc_count_disable+0x40>
		/* Wait for synchronization */
	}
}
     490:	46c0      	nop			; (mov r8, r8)
     492:	46bd      	mov	sp, r7
     494:	b004      	add	sp, #16
     496:	bd80      	pop	{r7, pc}
     498:	000003a1 	.word	0x000003a1
     49c:	000003d1 	.word	0x000003d1
     4a0:	ffff81ff 	.word	0xffff81ff

000004a4 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     4a4:	b580      	push	{r7, lr}
     4a6:	b084      	sub	sp, #16
     4a8:	af00      	add	r7, sp, #0
     4aa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4ac:	687b      	ldr	r3, [r7, #4]
     4ae:	681b      	ldr	r3, [r3, #0]
     4b0:	60fb      	str	r3, [r7, #12]

	/* Disable module before reset. */
	rtc_count_disable(module);
     4b2:	687b      	ldr	r3, [r7, #4]
     4b4:	0018      	movs	r0, r3
     4b6:	4b11      	ldr	r3, [pc, #68]	; (4fc <rtc_count_reset+0x58>)
     4b8:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     4ba:	687b      	ldr	r3, [r7, #4]
     4bc:	2200      	movs	r2, #0
     4be:	869a      	strh	r2, [r3, #52]	; 0x34
	module->enabled_callback    = 0;
     4c0:	687b      	ldr	r3, [r7, #4]
     4c2:	2200      	movs	r2, #0
     4c4:	86da      	strh	r2, [r3, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
     4c6:	46c0      	nop			; (mov r8, r8)
     4c8:	687b      	ldr	r3, [r7, #4]
     4ca:	0018      	movs	r0, r3
     4cc:	4b0c      	ldr	r3, [pc, #48]	; (500 <rtc_count_reset+0x5c>)
     4ce:	4798      	blx	r3
     4d0:	1e03      	subs	r3, r0, #0
     4d2:	d1f9      	bne.n	4c8 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
     4d4:	68fb      	ldr	r3, [r7, #12]
     4d6:	881b      	ldrh	r3, [r3, #0]
     4d8:	b29b      	uxth	r3, r3
     4da:	2201      	movs	r2, #1
     4dc:	4313      	orrs	r3, r2
     4de:	b29a      	uxth	r2, r3
     4e0:	68fb      	ldr	r3, [r7, #12]
     4e2:	801a      	strh	r2, [r3, #0]

	while (rtc_count_is_syncing(module)) {
     4e4:	46c0      	nop			; (mov r8, r8)
     4e6:	687b      	ldr	r3, [r7, #4]
     4e8:	0018      	movs	r0, r3
     4ea:	4b05      	ldr	r3, [pc, #20]	; (500 <rtc_count_reset+0x5c>)
     4ec:	4798      	blx	r3
     4ee:	1e03      	subs	r3, r0, #0
     4f0:	d1f9      	bne.n	4e6 <rtc_count_reset+0x42>
		/* Wait for synchronization */
	}
}
     4f2:	46c0      	nop			; (mov r8, r8)
     4f4:	46bd      	mov	sp, r7
     4f6:	b004      	add	sp, #16
     4f8:	bd80      	pop	{r7, pc}
     4fa:	46c0      	nop			; (mov r8, r8)
     4fc:	00000445 	.word	0x00000445
     500:	000003d1 	.word	0x000003d1

00000504 <_rtc_count_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were given
 */
static enum status_code _rtc_count_set_config(
		struct rtc_module *const module,
		const struct rtc_count_config *const config)
{
     504:	b580      	push	{r7, lr}
     506:	b084      	sub	sp, #16
     508:	af00      	add	r7, sp, #0
     50a:	6078      	str	r0, [r7, #4]
     50c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     50e:	687b      	ldr	r3, [r7, #4]
     510:	681b      	ldr	r3, [r3, #0]
     512:	60bb      	str	r3, [r7, #8]

#if SAML21 || SAMR30
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
#if (SAML21XXXB) || (SAMR30)
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
     514:	683b      	ldr	r3, [r7, #0]
     516:	791b      	ldrb	r3, [r3, #4]
     518:	b29b      	uxth	r3, r3
     51a:	03db      	lsls	r3, r3, #15
     51c:	b29a      	uxth	r2, r3
#endif
				    | config->prescaler;
     51e:	683b      	ldr	r3, [r7, #0]
     520:	881b      	ldrh	r3, [r3, #0]
     522:	4313      	orrs	r3, r2
     524:	b29a      	uxth	r2, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
     526:	68bb      	ldr	r3, [r7, #8]
     528:	801a      	strh	r2, [r3, #0]
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0) | config->prescaler
			| (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos);
#endif

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     52a:	683b      	ldr	r3, [r7, #0]
     52c:	789b      	ldrb	r3, [r3, #2]
     52e:	2b00      	cmp	r3, #0
     530:	d032      	beq.n	598 <_rtc_count_set_config+0x94>
     532:	2b01      	cmp	r3, #1
     534:	d15e      	bne.n	5f4 <_rtc_count_set_config+0xf0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32-bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
     536:	68bb      	ldr	r3, [r7, #8]
     538:	881b      	ldrh	r3, [r3, #0]
     53a:	b29a      	uxth	r2, r3
     53c:	68bb      	ldr	r3, [r7, #8]
     53e:	801a      	strh	r2, [r3, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     540:	683b      	ldr	r3, [r7, #0]
     542:	78db      	ldrb	r3, [r3, #3]
     544:	2b00      	cmp	r3, #0
     546:	d007      	beq.n	558 <_rtc_count_set_config+0x54>
				/* Set clear on match. */
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
     548:	68bb      	ldr	r3, [r7, #8]
     54a:	881b      	ldrh	r3, [r3, #0]
     54c:	b29b      	uxth	r3, r3
     54e:	2280      	movs	r2, #128	; 0x80
     550:	4313      	orrs	r3, r2
     552:	b29a      	uxth	r2, r3
     554:	68bb      	ldr	r3, [r7, #8]
     556:	801a      	strh	r2, [r3, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_COMP32_NUM; i++) {
     558:	230f      	movs	r3, #15
     55a:	18fb      	adds	r3, r7, r3
     55c:	2200      	movs	r2, #0
     55e:	701a      	strb	r2, [r3, #0]
     560:	e014      	b.n	58c <_rtc_count_set_config+0x88>
				rtc_count_set_compare(module, config->compare_values[i],
     562:	230f      	movs	r3, #15
     564:	18fb      	adds	r3, r7, r3
     566:	781a      	ldrb	r2, [r3, #0]
     568:	683b      	ldr	r3, [r7, #0]
     56a:	3202      	adds	r2, #2
     56c:	0092      	lsls	r2, r2, #2
     56e:	58d1      	ldr	r1, [r2, r3]
     570:	230f      	movs	r3, #15
     572:	18fb      	adds	r3, r7, r3
     574:	781a      	ldrb	r2, [r3, #0]
     576:	687b      	ldr	r3, [r7, #4]
     578:	0018      	movs	r0, r3
     57a:	4b22      	ldr	r3, [pc, #136]	; (604 <_rtc_count_set_config+0x100>)
     57c:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_COMP32_NUM; i++) {
     57e:	230f      	movs	r3, #15
     580:	18fb      	adds	r3, r7, r3
     582:	781a      	ldrb	r2, [r3, #0]
     584:	230f      	movs	r3, #15
     586:	18fb      	adds	r3, r7, r3
     588:	3201      	adds	r2, #1
     58a:	701a      	strb	r2, [r3, #0]
     58c:	230f      	movs	r3, #15
     58e:	18fb      	adds	r3, r7, r3
     590:	781b      	ldrb	r3, [r3, #0]
     592:	2b00      	cmp	r3, #0
     594:	d0e5      	beq.n	562 <_rtc_count_set_config+0x5e>
						(enum rtc_count_compare)i);
			}
			break;
     596:	e02f      	b.n	5f8 <_rtc_count_set_config+0xf4>

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
     598:	68bb      	ldr	r3, [r7, #8]
     59a:	881b      	ldrh	r3, [r3, #0]
     59c:	b29b      	uxth	r3, r3
     59e:	2204      	movs	r2, #4
     5a0:	4313      	orrs	r3, r2
     5a2:	b29a      	uxth	r2, r3
     5a4:	68bb      	ldr	r3, [r7, #8]
     5a6:	801a      	strh	r2, [r3, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     5a8:	683b      	ldr	r3, [r7, #0]
     5aa:	78db      	ldrb	r3, [r3, #3]
     5ac:	2b00      	cmp	r3, #0
     5ae:	d001      	beq.n	5b4 <_rtc_count_set_config+0xb0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     5b0:	2317      	movs	r3, #23
     5b2:	e022      	b.n	5fa <_rtc_count_set_config+0xf6>
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     5b4:	230e      	movs	r3, #14
     5b6:	18fb      	adds	r3, r7, r3
     5b8:	2200      	movs	r2, #0
     5ba:	701a      	strb	r2, [r3, #0]
     5bc:	e014      	b.n	5e8 <_rtc_count_set_config+0xe4>
				rtc_count_set_compare(module, config->compare_values[i],
     5be:	230e      	movs	r3, #14
     5c0:	18fb      	adds	r3, r7, r3
     5c2:	781a      	ldrb	r2, [r3, #0]
     5c4:	683b      	ldr	r3, [r7, #0]
     5c6:	3202      	adds	r2, #2
     5c8:	0092      	lsls	r2, r2, #2
     5ca:	58d1      	ldr	r1, [r2, r3]
     5cc:	230e      	movs	r3, #14
     5ce:	18fb      	adds	r3, r7, r3
     5d0:	781a      	ldrb	r2, [r3, #0]
     5d2:	687b      	ldr	r3, [r7, #4]
     5d4:	0018      	movs	r0, r3
     5d6:	4b0b      	ldr	r3, [pc, #44]	; (604 <_rtc_count_set_config+0x100>)
     5d8:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     5da:	230e      	movs	r3, #14
     5dc:	18fb      	adds	r3, r7, r3
     5de:	781a      	ldrb	r2, [r3, #0]
     5e0:	230e      	movs	r3, #14
     5e2:	18fb      	adds	r3, r7, r3
     5e4:	3201      	adds	r2, #1
     5e6:	701a      	strb	r2, [r3, #0]
     5e8:	230e      	movs	r3, #14
     5ea:	18fb      	adds	r3, r7, r3
     5ec:	781b      	ldrb	r3, [r3, #0]
     5ee:	2b01      	cmp	r3, #1
     5f0:	d9e5      	bls.n	5be <_rtc_count_set_config+0xba>
						(enum rtc_count_compare)i);
			}
			break;
     5f2:	e001      	b.n	5f8 <_rtc_count_set_config+0xf4>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     5f4:	2317      	movs	r3, #23
     5f6:	e000      	b.n	5fa <_rtc_count_set_config+0xf6>
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     5f8:	2300      	movs	r3, #0
}
     5fa:	0018      	movs	r0, r3
     5fc:	46bd      	mov	sp, r7
     5fe:	b004      	add	sp, #16
     600:	bd80      	pop	{r7, pc}
     602:	46c0      	nop			; (mov r8, r8)
     604:	00000729 	.word	0x00000729

00000608 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     608:	b580      	push	{r7, lr}
     60a:	b084      	sub	sp, #16
     60c:	af00      	add	r7, sp, #0
     60e:	60f8      	str	r0, [r7, #12]
     610:	60b9      	str	r1, [r7, #8]
     612:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     614:	68fb      	ldr	r3, [r7, #12]
     616:	68ba      	ldr	r2, [r7, #8]
     618:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_RTC);
     61a:	2380      	movs	r3, #128	; 0x80
     61c:	005b      	lsls	r3, r3, #1
     61e:	0019      	movs	r1, r3
     620:	2000      	movs	r0, #0
     622:	4b0d      	ldr	r3, [pc, #52]	; (658 <rtc_count_init+0x50>)
     624:	4798      	blx	r3

	/* Select RTC clock */
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
     626:	4b0d      	ldr	r3, [pc, #52]	; (65c <rtc_count_init+0x54>)
     628:	2200      	movs	r2, #0
     62a:	611a      	str	r2, [r3, #16]

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     62c:	68fb      	ldr	r3, [r7, #12]
     62e:	0018      	movs	r0, r3
     630:	4b0b      	ldr	r3, [pc, #44]	; (660 <rtc_count_init+0x58>)
     632:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     634:	687b      	ldr	r3, [r7, #4]
     636:	789a      	ldrb	r2, [r3, #2]
     638:	68fb      	ldr	r3, [r7, #12]
     63a:	711a      	strb	r2, [r3, #4]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     63c:	4b09      	ldr	r3, [pc, #36]	; (664 <rtc_count_init+0x5c>)
     63e:	68fa      	ldr	r2, [r7, #12]
     640:	601a      	str	r2, [r3, #0]
	/* Register this instance for callbacks*/
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
     642:	687a      	ldr	r2, [r7, #4]
     644:	68fb      	ldr	r3, [r7, #12]
     646:	0011      	movs	r1, r2
     648:	0018      	movs	r0, r3
     64a:	4b07      	ldr	r3, [pc, #28]	; (668 <rtc_count_init+0x60>)
     64c:	4798      	blx	r3
     64e:	0003      	movs	r3, r0
}
     650:	0018      	movs	r0, r3
     652:	46bd      	mov	sp, r7
     654:	b004      	add	sp, #16
     656:	bd80      	pop	{r7, pc}
     658:	000002f9 	.word	0x000002f9
     65c:	40001000 	.word	0x40001000
     660:	000004a5 	.word	0x000004a5
     664:	200000e8 	.word	0x200000e8
     668:	00000505 	.word	0x00000505

0000066c <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     66c:	b580      	push	{r7, lr}
     66e:	b084      	sub	sp, #16
     670:	af00      	add	r7, sp, #0
     672:	6078      	str	r0, [r7, #4]
     674:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     676:	687b      	ldr	r3, [r7, #4]
     678:	681b      	ldr	r3, [r3, #0]
     67a:	60fb      	str	r3, [r7, #12]

	while (rtc_count_is_syncing(module)) {
     67c:	46c0      	nop			; (mov r8, r8)
     67e:	687b      	ldr	r3, [r7, #4]
     680:	0018      	movs	r0, r3
     682:	4b13      	ldr	r3, [pc, #76]	; (6d0 <rtc_count_set_count+0x64>)
     684:	4798      	blx	r3
     686:	1e03      	subs	r3, r0, #0
     688:	d1f9      	bne.n	67e <rtc_count_set_count+0x12>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     68a:	687b      	ldr	r3, [r7, #4]
     68c:	791b      	ldrb	r3, [r3, #4]
     68e:	2b00      	cmp	r3, #0
     690:	d005      	beq.n	69e <rtc_count_set_count+0x32>
     692:	2b01      	cmp	r3, #1
     694:	d10e      	bne.n	6b4 <rtc_count_set_count+0x48>
		case RTC_COUNT_MODE_32BIT:
			/* Write value to register. */
			rtc_module->MODE0.COUNT.reg = count_value;
     696:	68fb      	ldr	r3, [r7, #12]
     698:	683a      	ldr	r2, [r7, #0]
     69a:	619a      	str	r2, [r3, #24]
			break;
     69c:	e00c      	b.n	6b8 <rtc_count_set_count+0x4c>
		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
     69e:	683b      	ldr	r3, [r7, #0]
     6a0:	4a0c      	ldr	r2, [pc, #48]	; (6d4 <rtc_count_set_count+0x68>)
     6a2:	4293      	cmp	r3, r2
     6a4:	d901      	bls.n	6aa <rtc_count_set_count+0x3e>
				return STATUS_ERR_INVALID_ARG;
     6a6:	2317      	movs	r3, #23
     6a8:	e00e      	b.n	6c8 <rtc_count_set_count+0x5c>
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     6aa:	683b      	ldr	r3, [r7, #0]
     6ac:	b29a      	uxth	r2, r3
     6ae:	68fb      	ldr	r3, [r7, #12]
     6b0:	831a      	strh	r2, [r3, #24]

			break;
     6b2:	e001      	b.n	6b8 <rtc_count_set_count+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     6b4:	2317      	movs	r3, #23
     6b6:	e007      	b.n	6c8 <rtc_count_set_count+0x5c>
	}

	while (rtc_count_is_syncing(module)) {
     6b8:	46c0      	nop			; (mov r8, r8)
     6ba:	687b      	ldr	r3, [r7, #4]
     6bc:	0018      	movs	r0, r3
     6be:	4b04      	ldr	r3, [pc, #16]	; (6d0 <rtc_count_set_count+0x64>)
     6c0:	4798      	blx	r3
     6c2:	1e03      	subs	r3, r0, #0
     6c4:	d1f9      	bne.n	6ba <rtc_count_set_count+0x4e>
		/* Wait for synchronization */
	}
	return STATUS_OK;
     6c6:	2300      	movs	r3, #0
}
     6c8:	0018      	movs	r0, r3
     6ca:	46bd      	mov	sp, r7
     6cc:	b004      	add	sp, #16
     6ce:	bd80      	pop	{r7, pc}
     6d0:	000003d1 	.word	0x000003d1
     6d4:	0000ffff 	.word	0x0000ffff

000006d8 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     6d8:	b580      	push	{r7, lr}
     6da:	b084      	sub	sp, #16
     6dc:	af00      	add	r7, sp, #0
     6de:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6e0:	687b      	ldr	r3, [r7, #4]
     6e2:	681b      	ldr	r3, [r3, #0]
     6e4:	60bb      	str	r3, [r7, #8]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
     6e6:	46c0      	nop			; (mov r8, r8)
     6e8:	687b      	ldr	r3, [r7, #4]
     6ea:	0018      	movs	r0, r3
     6ec:	4b0d      	ldr	r3, [pc, #52]	; (724 <rtc_count_get_count+0x4c>)
     6ee:	4798      	blx	r3
     6f0:	1e03      	subs	r3, r0, #0
     6f2:	d1f9      	bne.n	6e8 <rtc_count_get_count+0x10>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
     6f4:	687b      	ldr	r3, [r7, #4]
     6f6:	791b      	ldrb	r3, [r3, #4]
     6f8:	2b00      	cmp	r3, #0
     6fa:	d005      	beq.n	708 <rtc_count_get_count+0x30>
     6fc:	2b01      	cmp	r3, #1
     6fe:	d108      	bne.n	712 <rtc_count_get_count+0x3a>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     700:	68bb      	ldr	r3, [r7, #8]
     702:	699b      	ldr	r3, [r3, #24]
     704:	60fb      	str	r3, [r7, #12]

			break;
     706:	e007      	b.n	718 <rtc_count_get_count+0x40>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     708:	68bb      	ldr	r3, [r7, #8]
     70a:	8b1b      	ldrh	r3, [r3, #24]
     70c:	b29b      	uxth	r3, r3
     70e:	60fb      	str	r3, [r7, #12]

			break;
     710:	e002      	b.n	718 <rtc_count_get_count+0x40>

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     712:	2300      	movs	r3, #0
     714:	60fb      	str	r3, [r7, #12]
			break;
     716:	46c0      	nop			; (mov r8, r8)
	}

	return ret_val;
     718:	68fb      	ldr	r3, [r7, #12]
}
     71a:	0018      	movs	r0, r3
     71c:	46bd      	mov	sp, r7
     71e:	b004      	add	sp, #16
     720:	bd80      	pop	{r7, pc}
     722:	46c0      	nop			; (mov r8, r8)
     724:	000003d1 	.word	0x000003d1

00000728 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     728:	b580      	push	{r7, lr}
     72a:	b086      	sub	sp, #24
     72c:	af00      	add	r7, sp, #0
     72e:	60f8      	str	r0, [r7, #12]
     730:	60b9      	str	r1, [r7, #8]
     732:	1dfb      	adds	r3, r7, #7
     734:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     736:	68fb      	ldr	r3, [r7, #12]
     738:	681b      	ldr	r3, [r3, #0]
     73a:	617b      	str	r3, [r7, #20]

	while (rtc_count_is_syncing(module)) {
     73c:	46c0      	nop			; (mov r8, r8)
     73e:	68fb      	ldr	r3, [r7, #12]
     740:	0018      	movs	r0, r3
     742:	4b1d      	ldr	r3, [pc, #116]	; (7b8 <rtc_count_set_compare+0x90>)
     744:	4798      	blx	r3
     746:	1e03      	subs	r3, r0, #0
     748:	d1f9      	bne.n	73e <rtc_count_set_compare+0x16>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     74a:	68fb      	ldr	r3, [r7, #12]
     74c:	791b      	ldrb	r3, [r3, #4]
     74e:	2b00      	cmp	r3, #0
     750:	d00f      	beq.n	772 <rtc_count_set_compare+0x4a>
     752:	2b01      	cmp	r3, #1
     754:	d122      	bne.n	79c <rtc_count_set_compare+0x74>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
     756:	1dfb      	adds	r3, r7, #7
     758:	781b      	ldrb	r3, [r3, #0]
     75a:	2b01      	cmp	r3, #1
     75c:	d901      	bls.n	762 <rtc_count_set_compare+0x3a>
				return STATUS_ERR_INVALID_ARG;
     75e:	2317      	movs	r3, #23
     760:	e026      	b.n	7b0 <rtc_count_set_compare+0x88>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     762:	1dfb      	adds	r3, r7, #7
     764:	781a      	ldrb	r2, [r3, #0]
     766:	697b      	ldr	r3, [r7, #20]
     768:	3208      	adds	r2, #8
     76a:	0092      	lsls	r2, r2, #2
     76c:	68b9      	ldr	r1, [r7, #8]
     76e:	50d1      	str	r1, [r2, r3]

			break;
     770:	e016      	b.n	7a0 <rtc_count_set_compare+0x78>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     772:	1dfb      	adds	r3, r7, #7
     774:	781b      	ldrb	r3, [r3, #0]
     776:	2b02      	cmp	r3, #2
     778:	d901      	bls.n	77e <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
     77a:	2317      	movs	r3, #23
     77c:	e018      	b.n	7b0 <rtc_count_set_compare+0x88>
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     77e:	68bb      	ldr	r3, [r7, #8]
     780:	4a0e      	ldr	r2, [pc, #56]	; (7bc <rtc_count_set_compare+0x94>)
     782:	4293      	cmp	r3, r2
     784:	d901      	bls.n	78a <rtc_count_set_compare+0x62>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     786:	2317      	movs	r3, #23
     788:	e012      	b.n	7b0 <rtc_count_set_compare+0x88>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     78a:	1dfb      	adds	r3, r7, #7
     78c:	781a      	ldrb	r2, [r3, #0]
     78e:	68bb      	ldr	r3, [r7, #8]
     790:	b299      	uxth	r1, r3
     792:	697b      	ldr	r3, [r7, #20]
     794:	3210      	adds	r2, #16
     796:	0052      	lsls	r2, r2, #1
     798:	52d1      	strh	r1, [r2, r3]

			break;
     79a:	e001      	b.n	7a0 <rtc_count_set_compare+0x78>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     79c:	231a      	movs	r3, #26
     79e:	e007      	b.n	7b0 <rtc_count_set_compare+0x88>
	}

	while (rtc_count_is_syncing(module)) {
     7a0:	46c0      	nop			; (mov r8, r8)
     7a2:	68fb      	ldr	r3, [r7, #12]
     7a4:	0018      	movs	r0, r3
     7a6:	4b04      	ldr	r3, [pc, #16]	; (7b8 <rtc_count_set_compare+0x90>)
     7a8:	4798      	blx	r3
     7aa:	1e03      	subs	r3, r0, #0
     7ac:	d1f9      	bne.n	7a2 <rtc_count_set_compare+0x7a>
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     7ae:	2300      	movs	r3, #0
}
     7b0:	0018      	movs	r0, r3
     7b2:	46bd      	mov	sp, r7
     7b4:	b006      	add	sp, #24
     7b6:	bd80      	pop	{r7, pc}
     7b8:	000003d1 	.word	0x000003d1
     7bc:	0000ffff 	.word	0x0000ffff

000007c0 <rtc_count_register_callback>:
 */
enum status_code rtc_count_register_callback(
		struct rtc_module *const module,
		rtc_count_callback_t callback,
		enum rtc_count_callback callback_type)
{
     7c0:	b580      	push	{r7, lr}
     7c2:	b086      	sub	sp, #24
     7c4:	af00      	add	r7, sp, #0
     7c6:	60f8      	str	r0, [r7, #12]
     7c8:	60b9      	str	r1, [r7, #8]
     7ca:	1dfb      	adds	r3, r7, #7
     7cc:	701a      	strb	r2, [r3, #0]

	enum status_code status = STATUS_OK;
     7ce:	2317      	movs	r3, #23
     7d0:	18fb      	adds	r3, r7, r3
     7d2:	2200      	movs	r2, #0
     7d4:	701a      	strb	r2, [r3, #0]

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
     7d6:	1dfb      	adds	r3, r7, #7
     7d8:	781b      	ldrb	r3, [r3, #0]
     7da:	2b0a      	cmp	r3, #10
     7dc:	d003      	beq.n	7e6 <rtc_count_register_callback+0x26>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
     7de:	1dfb      	adds	r3, r7, #7
     7e0:	781b      	ldrb	r3, [r3, #0]
     7e2:	2b07      	cmp	r3, #7
     7e4:	d804      	bhi.n	7f0 <rtc_count_register_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
     7e6:	2317      	movs	r3, #23
     7e8:	18fb      	adds	r3, r7, r3
     7ea:	2200      	movs	r2, #0
     7ec:	701a      	strb	r2, [r3, #0]
     7ee:	e01f      	b.n	830 <rtc_count_register_callback+0x70>
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     7f0:	68fb      	ldr	r3, [r7, #12]
     7f2:	791b      	ldrb	r3, [r3, #4]
     7f4:	2b00      	cmp	r3, #0
     7f6:	d00a      	beq.n	80e <rtc_count_register_callback+0x4e>
     7f8:	2b01      	cmp	r3, #1
     7fa:	d111      	bne.n	820 <rtc_count_register_callback+0x60>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
     7fc:	1dfb      	adds	r3, r7, #7
     7fe:	781b      	ldrb	r3, [r3, #0]
     800:	2b09      	cmp	r3, #9
     802:	d912      	bls.n	82a <rtc_count_register_callback+0x6a>
				status = STATUS_ERR_INVALID_ARG;
     804:	2317      	movs	r3, #23
     806:	18fb      	adds	r3, r7, r3
     808:	2217      	movs	r2, #23
     80a:	701a      	strb	r2, [r3, #0]
			}

			break;
     80c:	e00d      	b.n	82a <rtc_count_register_callback+0x6a>
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
     80e:	1dfb      	adds	r3, r7, #7
     810:	781b      	ldrb	r3, [r3, #0]
     812:	2b0a      	cmp	r3, #10
     814:	d90b      	bls.n	82e <rtc_count_register_callback+0x6e>
				status = STATUS_ERR_INVALID_ARG;
     816:	2317      	movs	r3, #23
     818:	18fb      	adds	r3, r7, r3
     81a:	2217      	movs	r2, #23
     81c:	701a      	strb	r2, [r3, #0]
			}
			break;
     81e:	e006      	b.n	82e <rtc_count_register_callback+0x6e>
		default:
			status = STATUS_ERR_INVALID_ARG;
     820:	2317      	movs	r3, #23
     822:	18fb      	adds	r3, r7, r3
     824:	2217      	movs	r2, #23
     826:	701a      	strb	r2, [r3, #0]
     828:	e002      	b.n	830 <rtc_count_register_callback+0x70>
			break;
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	e000      	b.n	830 <rtc_count_register_callback+0x70>
			break;
     82e:	46c0      	nop			; (mov r8, r8)
		}
	}

	if (status == STATUS_OK) {
     830:	2317      	movs	r3, #23
     832:	18fb      	adds	r3, r7, r3
     834:	781b      	ldrb	r3, [r3, #0]
     836:	2b00      	cmp	r3, #0
     838:	d115      	bne.n	866 <rtc_count_register_callback+0xa6>
		/* Register callback */
		module->callbacks[callback_type] = callback;
     83a:	1dfb      	adds	r3, r7, #7
     83c:	781a      	ldrb	r2, [r3, #0]
     83e:	68fb      	ldr	r3, [r7, #12]
     840:	3202      	adds	r2, #2
     842:	0092      	lsls	r2, r2, #2
     844:	68b9      	ldr	r1, [r7, #8]
     846:	50d1      	str	r1, [r2, r3]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     848:	68fb      	ldr	r3, [r7, #12]
     84a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
     84c:	b29b      	uxth	r3, r3
     84e:	b21a      	sxth	r2, r3
     850:	1dfb      	adds	r3, r7, #7
     852:	781b      	ldrb	r3, [r3, #0]
     854:	2101      	movs	r1, #1
     856:	4099      	lsls	r1, r3
     858:	000b      	movs	r3, r1
     85a:	b21b      	sxth	r3, r3
     85c:	4313      	orrs	r3, r2
     85e:	b21b      	sxth	r3, r3
     860:	b29a      	uxth	r2, r3
     862:	68fb      	ldr	r3, [r7, #12]
     864:	869a      	strh	r2, [r3, #52]	; 0x34
	}

	return status;
     866:	2317      	movs	r3, #23
     868:	18fb      	adds	r3, r7, r3
     86a:	781b      	ldrb	r3, [r3, #0]
}
     86c:	0018      	movs	r0, r3
     86e:	46bd      	mov	sp, r7
     870:	b006      	add	sp, #24
     872:	bd80      	pop	{r7, pc}

00000874 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     874:	b580      	push	{r7, lr}
     876:	b084      	sub	sp, #16
     878:	af00      	add	r7, sp, #0
     87a:	6078      	str	r0, [r7, #4]
     87c:	000a      	movs	r2, r1
     87e:	1cfb      	adds	r3, r7, #3
     880:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     882:	687b      	ldr	r3, [r7, #4]
     884:	681b      	ldr	r3, [r3, #0]
     886:	60fb      	str	r3, [r7, #12]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     888:	1cfb      	adds	r3, r7, #3
     88a:	781b      	ldrb	r3, [r3, #0]
     88c:	2b0a      	cmp	r3, #10
     88e:	d103      	bne.n	898 <rtc_count_enable_callback+0x24>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     890:	68fb      	ldr	r3, [r7, #12]
     892:	4a1a      	ldr	r2, [pc, #104]	; (8fc <rtc_count_enable_callback+0x88>)
     894:	815a      	strh	r2, [r3, #10]
     896:	e01e      	b.n	8d6 <rtc_count_enable_callback+0x62>
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
     898:	1cfb      	adds	r3, r7, #3
     89a:	781b      	ldrb	r3, [r3, #0]
     89c:	2b07      	cmp	r3, #7
     89e:	d80b      	bhi.n	8b8 <rtc_count_enable_callback+0x44>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
     8a0:	1cfb      	adds	r3, r7, #3
     8a2:	781b      	ldrb	r3, [r3, #0]
     8a4:	2201      	movs	r2, #1
     8a6:	409a      	lsls	r2, r3
     8a8:	0013      	movs	r3, r2
     8aa:	b29b      	uxth	r3, r3
     8ac:	22ff      	movs	r2, #255	; 0xff
     8ae:	4013      	ands	r3, r2
     8b0:	b29a      	uxth	r2, r3
     8b2:	68fb      	ldr	r3, [r7, #12]
     8b4:	815a      	strh	r2, [r3, #10]
     8b6:	e00e      	b.n	8d6 <rtc_count_enable_callback+0x62>
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
     8b8:	1cfb      	adds	r3, r7, #3
     8ba:	781b      	ldrb	r3, [r3, #0]
     8bc:	3b08      	subs	r3, #8
     8be:	2201      	movs	r2, #1
     8c0:	409a      	lsls	r2, r3
     8c2:	0013      	movs	r3, r2
     8c4:	b29b      	uxth	r3, r3
     8c6:	021b      	lsls	r3, r3, #8
     8c8:	b29a      	uxth	r2, r3
     8ca:	23c0      	movs	r3, #192	; 0xc0
     8cc:	009b      	lsls	r3, r3, #2
     8ce:	4013      	ands	r3, r2
     8d0:	b29a      	uxth	r2, r3
     8d2:	68fb      	ldr	r3, [r7, #12]
     8d4:	815a      	strh	r2, [r3, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     8d6:	687b      	ldr	r3, [r7, #4]
     8d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
     8da:	b29b      	uxth	r3, r3
     8dc:	b21a      	sxth	r2, r3
     8de:	1cfb      	adds	r3, r7, #3
     8e0:	781b      	ldrb	r3, [r3, #0]
     8e2:	2101      	movs	r1, #1
     8e4:	4099      	lsls	r1, r3
     8e6:	000b      	movs	r3, r1
     8e8:	b21b      	sxth	r3, r3
     8ea:	4313      	orrs	r3, r2
     8ec:	b21b      	sxth	r3, r3
     8ee:	b29a      	uxth	r2, r3
     8f0:	687b      	ldr	r3, [r7, #4]
     8f2:	86da      	strh	r2, [r3, #54]	; 0x36
}
     8f4:	46c0      	nop			; (mov r8, r8)
     8f6:	46bd      	mov	sp, r7
     8f8:	b004      	add	sp, #16
     8fa:	bd80      	pop	{r7, pc}
     8fc:	ffff8000 	.word	0xffff8000

00000900 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     900:	b580      	push	{r7, lr}
     902:	b084      	sub	sp, #16
     904:	af00      	add	r7, sp, #0
     906:	6078      	str	r0, [r7, #4]
     908:	000a      	movs	r2, r1
     90a:	1cfb      	adds	r3, r7, #3
     90c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     90e:	687b      	ldr	r3, [r7, #4]
     910:	681b      	ldr	r3, [r3, #0]
     912:	60fb      	str	r3, [r7, #12]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     914:	1cfb      	adds	r3, r7, #3
     916:	781b      	ldrb	r3, [r3, #0]
     918:	2b0a      	cmp	r3, #10
     91a:	d103      	bne.n	924 <rtc_count_disable_callback+0x24>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
     91c:	68fb      	ldr	r3, [r7, #12]
     91e:	4a1b      	ldr	r2, [pc, #108]	; (98c <rtc_count_disable_callback+0x8c>)
     920:	811a      	strh	r2, [r3, #8]
     922:	e01e      	b.n	962 <rtc_count_disable_callback+0x62>
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
     924:	1cfb      	adds	r3, r7, #3
     926:	781b      	ldrb	r3, [r3, #0]
     928:	2b07      	cmp	r3, #7
     92a:	d80b      	bhi.n	944 <rtc_count_disable_callback+0x44>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
     92c:	1cfb      	adds	r3, r7, #3
     92e:	781b      	ldrb	r3, [r3, #0]
     930:	2201      	movs	r2, #1
     932:	409a      	lsls	r2, r3
     934:	0013      	movs	r3, r2
     936:	b29b      	uxth	r3, r3
     938:	22ff      	movs	r2, #255	; 0xff
     93a:	4013      	ands	r3, r2
     93c:	b29a      	uxth	r2, r3
     93e:	68fb      	ldr	r3, [r7, #12]
     940:	811a      	strh	r2, [r3, #8]
     942:	e00e      	b.n	962 <rtc_count_disable_callback+0x62>
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
     944:	1cfb      	adds	r3, r7, #3
     946:	781b      	ldrb	r3, [r3, #0]
     948:	3b08      	subs	r3, #8
     94a:	2201      	movs	r2, #1
     94c:	409a      	lsls	r2, r3
     94e:	0013      	movs	r3, r2
     950:	b29b      	uxth	r3, r3
     952:	021b      	lsls	r3, r3, #8
     954:	b29a      	uxth	r2, r3
     956:	23c0      	movs	r3, #192	; 0xc0
     958:	009b      	lsls	r3, r3, #2
     95a:	4013      	ands	r3, r2
     95c:	b29a      	uxth	r2, r3
     95e:	68fb      	ldr	r3, [r7, #12]
     960:	811a      	strh	r2, [r3, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
     962:	687b      	ldr	r3, [r7, #4]
     964:	8edb      	ldrh	r3, [r3, #54]	; 0x36
     966:	b29b      	uxth	r3, r3
     968:	b21b      	sxth	r3, r3
     96a:	1cfa      	adds	r2, r7, #3
     96c:	7812      	ldrb	r2, [r2, #0]
     96e:	2101      	movs	r1, #1
     970:	4091      	lsls	r1, r2
     972:	000a      	movs	r2, r1
     974:	b212      	sxth	r2, r2
     976:	43d2      	mvns	r2, r2
     978:	b212      	sxth	r2, r2
     97a:	4013      	ands	r3, r2
     97c:	b21b      	sxth	r3, r3
     97e:	b29a      	uxth	r2, r3
     980:	687b      	ldr	r3, [r7, #4]
     982:	86da      	strh	r2, [r3, #54]	; 0x36
}
     984:	46c0      	nop			; (mov r8, r8)
     986:	46bd      	mov	sp, r7
     988:	b004      	add	sp, #16
     98a:	bd80      	pop	{r7, pc}
     98c:	ffff8000 	.word	0xffff8000

00000990 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
     990:	b580      	push	{r7, lr}
     992:	b086      	sub	sp, #24
     994:	af00      	add	r7, sp, #0
     996:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
     998:	4b58      	ldr	r3, [pc, #352]	; (afc <_rtc_interrupt_handler+0x16c>)
     99a:	687a      	ldr	r2, [r7, #4]
     99c:	0092      	lsls	r2, r2, #2
     99e:	58d3      	ldr	r3, [r2, r3]
     9a0:	613b      	str	r3, [r7, #16]

	Rtc *const rtc_module = module->hw;
     9a2:	693b      	ldr	r3, [r7, #16]
     9a4:	681b      	ldr	r3, [r3, #0]
     9a6:	60fb      	str	r3, [r7, #12]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     9a8:	230a      	movs	r3, #10
     9aa:	18fb      	adds	r3, r7, r3
     9ac:	693a      	ldr	r2, [r7, #16]
     9ae:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
     9b0:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
     9b2:	693b      	ldr	r3, [r7, #16]
     9b4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
     9b6:	b29a      	uxth	r2, r3
     9b8:	230a      	movs	r3, #10
     9ba:	18fb      	adds	r3, r7, r3
     9bc:	210a      	movs	r1, #10
     9be:	1879      	adds	r1, r7, r1
     9c0:	8809      	ldrh	r1, [r1, #0]
     9c2:	400a      	ands	r2, r1
     9c4:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     9c6:	2308      	movs	r3, #8
     9c8:	18fb      	adds	r3, r7, r3
     9ca:	68fa      	ldr	r2, [r7, #12]
     9cc:	8992      	ldrh	r2, [r2, #12]
     9ce:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     9d0:	68fb      	ldr	r3, [r7, #12]
     9d2:	895b      	ldrh	r3, [r3, #10]
     9d4:	b29a      	uxth	r2, r3
     9d6:	2308      	movs	r3, #8
     9d8:	18fb      	adds	r3, r7, r3
     9da:	2108      	movs	r1, #8
     9dc:	1879      	adds	r1, r7, r1
     9de:	8809      	ldrh	r1, [r1, #0]
     9e0:	400a      	ands	r2, r1
     9e2:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     9e4:	2308      	movs	r3, #8
     9e6:	18fb      	adds	r3, r7, r3
     9e8:	2200      	movs	r2, #0
     9ea:	5e9b      	ldrsh	r3, [r3, r2]
     9ec:	2b00      	cmp	r3, #0
     9ee:	da0d      	bge.n	a0c <_rtc_interrupt_handler+0x7c>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     9f0:	230a      	movs	r3, #10
     9f2:	18fb      	adds	r3, r7, r3
     9f4:	881a      	ldrh	r2, [r3, #0]
     9f6:	2380      	movs	r3, #128	; 0x80
     9f8:	00db      	lsls	r3, r3, #3
     9fa:	4013      	ands	r3, r2
     9fc:	d002      	beq.n	a04 <_rtc_interrupt_handler+0x74>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     9fe:	693b      	ldr	r3, [r7, #16]
     a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
     a02:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     a04:	68fb      	ldr	r3, [r7, #12]
     a06:	4a3e      	ldr	r2, [pc, #248]	; (b00 <_rtc_interrupt_handler+0x170>)
     a08:	819a      	strh	r2, [r3, #12]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
     a0a:	e072      	b.n	af2 <_rtc_interrupt_handler+0x162>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
     a0c:	2308      	movs	r3, #8
     a0e:	18fb      	adds	r3, r7, r3
     a10:	881b      	ldrh	r3, [r3, #0]
     a12:	22ff      	movs	r2, #255	; 0xff
     a14:	4013      	ands	r3, r2
     a16:	d041      	beq.n	a9c <_rtc_interrupt_handler+0x10c>
		uint8_t i  = 0;
     a18:	2317      	movs	r3, #23
     a1a:	18fb      	adds	r3, r7, r3
     a1c:	2200      	movs	r2, #0
     a1e:	701a      	strb	r2, [r3, #0]
		for ( i = 0;i < RTC_PER_NUM;i++) {
     a20:	2317      	movs	r3, #23
     a22:	18fb      	adds	r3, r7, r3
     a24:	2200      	movs	r2, #0
     a26:	701a      	strb	r2, [r3, #0]
     a28:	e032      	b.n	a90 <_rtc_interrupt_handler+0x100>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
     a2a:	2308      	movs	r3, #8
     a2c:	18fb      	adds	r3, r7, r3
     a2e:	881b      	ldrh	r3, [r3, #0]
     a30:	2217      	movs	r2, #23
     a32:	18ba      	adds	r2, r7, r2
     a34:	7812      	ldrb	r2, [r2, #0]
     a36:	2101      	movs	r1, #1
     a38:	4091      	lsls	r1, r2
     a3a:	000a      	movs	r2, r1
     a3c:	4013      	ands	r3, r2
     a3e:	22ff      	movs	r2, #255	; 0xff
     a40:	4013      	ands	r3, r2
     a42:	d012      	beq.n	a6a <_rtc_interrupt_handler+0xda>
			  && (callback_mask & (1 << i))) {
     a44:	230a      	movs	r3, #10
     a46:	18fb      	adds	r3, r7, r3
     a48:	881a      	ldrh	r2, [r3, #0]
     a4a:	2317      	movs	r3, #23
     a4c:	18fb      	adds	r3, r7, r3
     a4e:	781b      	ldrb	r3, [r3, #0]
     a50:	411a      	asrs	r2, r3
     a52:	0013      	movs	r3, r2
     a54:	2201      	movs	r2, #1
     a56:	4013      	ands	r3, r2
     a58:	d007      	beq.n	a6a <_rtc_interrupt_handler+0xda>
				module->callbacks[i]();
     a5a:	2317      	movs	r3, #23
     a5c:	18fb      	adds	r3, r7, r3
     a5e:	781a      	ldrb	r2, [r3, #0]
     a60:	693b      	ldr	r3, [r7, #16]
     a62:	3202      	adds	r2, #2
     a64:	0092      	lsls	r2, r2, #2
     a66:	58d3      	ldr	r3, [r2, r3]
     a68:	4798      	blx	r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
     a6a:	2317      	movs	r3, #23
     a6c:	18fb      	adds	r3, r7, r3
     a6e:	781b      	ldrb	r3, [r3, #0]
     a70:	2201      	movs	r2, #1
     a72:	409a      	lsls	r2, r3
     a74:	0013      	movs	r3, r2
     a76:	b29b      	uxth	r3, r3
     a78:	22ff      	movs	r2, #255	; 0xff
     a7a:	4013      	ands	r3, r2
     a7c:	b29a      	uxth	r2, r3
     a7e:	68fb      	ldr	r3, [r7, #12]
     a80:	819a      	strh	r2, [r3, #12]
		for ( i = 0;i < RTC_PER_NUM;i++) {
     a82:	2317      	movs	r3, #23
     a84:	18fb      	adds	r3, r7, r3
     a86:	781a      	ldrb	r2, [r3, #0]
     a88:	2317      	movs	r3, #23
     a8a:	18fb      	adds	r3, r7, r3
     a8c:	3201      	adds	r2, #1
     a8e:	701a      	strb	r2, [r3, #0]
     a90:	2317      	movs	r3, #23
     a92:	18fb      	adds	r3, r7, r3
     a94:	781b      	ldrb	r3, [r3, #0]
     a96:	2b07      	cmp	r3, #7
     a98:	d9c7      	bls.n	a2a <_rtc_interrupt_handler+0x9a>
}
     a9a:	e02a      	b.n	af2 <_rtc_interrupt_handler+0x162>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     a9c:	2308      	movs	r3, #8
     a9e:	18fb      	adds	r3, r7, r3
     aa0:	881a      	ldrh	r2, [r3, #0]
     aa2:	2380      	movs	r3, #128	; 0x80
     aa4:	005b      	lsls	r3, r3, #1
     aa6:	4013      	ands	r3, r2
     aa8:	d00e      	beq.n	ac8 <_rtc_interrupt_handler+0x138>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     aaa:	230a      	movs	r3, #10
     aac:	18fb      	adds	r3, r7, r3
     aae:	881a      	ldrh	r2, [r3, #0]
     ab0:	2380      	movs	r3, #128	; 0x80
     ab2:	005b      	lsls	r3, r3, #1
     ab4:	4013      	ands	r3, r2
     ab6:	d002      	beq.n	abe <_rtc_interrupt_handler+0x12e>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     ab8:	693b      	ldr	r3, [r7, #16]
     aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     abc:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     abe:	68fb      	ldr	r3, [r7, #12]
     ac0:	2280      	movs	r2, #128	; 0x80
     ac2:	0052      	lsls	r2, r2, #1
     ac4:	819a      	strh	r2, [r3, #12]
}
     ac6:	e014      	b.n	af2 <_rtc_interrupt_handler+0x162>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     ac8:	2308      	movs	r3, #8
     aca:	18fb      	adds	r3, r7, r3
     acc:	881a      	ldrh	r2, [r3, #0]
     ace:	2380      	movs	r3, #128	; 0x80
     ad0:	009b      	lsls	r3, r3, #2
     ad2:	4013      	ands	r3, r2
     ad4:	d00d      	beq.n	af2 <_rtc_interrupt_handler+0x162>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     ad6:	230a      	movs	r3, #10
     ad8:	18fb      	adds	r3, r7, r3
     ada:	881a      	ldrh	r2, [r3, #0]
     adc:	2380      	movs	r3, #128	; 0x80
     ade:	009b      	lsls	r3, r3, #2
     ae0:	4013      	ands	r3, r2
     ae2:	d002      	beq.n	aea <_rtc_interrupt_handler+0x15a>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     ae4:	693b      	ldr	r3, [r7, #16]
     ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     ae8:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     aea:	68fb      	ldr	r3, [r7, #12]
     aec:	2280      	movs	r2, #128	; 0x80
     aee:	0092      	lsls	r2, r2, #2
     af0:	819a      	strh	r2, [r3, #12]
}
     af2:	46c0      	nop			; (mov r8, r8)
     af4:	46bd      	mov	sp, r7
     af6:	b006      	add	sp, #24
     af8:	bd80      	pop	{r7, pc}
     afa:	46c0      	nop			; (mov r8, r8)
     afc:	200000e8 	.word	0x200000e8
     b00:	ffff8000 	.word	0xffff8000

00000b04 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     b04:	b580      	push	{r7, lr}
     b06:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
     b08:	2000      	movs	r0, #0
     b0a:	4b02      	ldr	r3, [pc, #8]	; (b14 <RTC_Handler+0x10>)
     b0c:	4798      	blx	r3
}
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	46bd      	mov	sp, r7
     b12:	bd80      	pop	{r7, pc}
     b14:	00000991 	.word	0x00000991

00000b18 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     b18:	b580      	push	{r7, lr}
     b1a:	b082      	sub	sp, #8
     b1c:	af00      	add	r7, sp, #0
     b1e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     b20:	687b      	ldr	r3, [r7, #4]
     b22:	2200      	movs	r2, #0
     b24:	701a      	strb	r2, [r3, #0]
}
     b26:	46c0      	nop			; (mov r8, r8)
     b28:	46bd      	mov	sp, r7
     b2a:	b002      	add	sp, #8
     b2c:	bd80      	pop	{r7, pc}
	...

00000b30 <system_apb_clock_set_mask>:
{
     b30:	b580      	push	{r7, lr}
     b32:	b082      	sub	sp, #8
     b34:	af00      	add	r7, sp, #0
     b36:	0002      	movs	r2, r0
     b38:	6039      	str	r1, [r7, #0]
     b3a:	1dfb      	adds	r3, r7, #7
     b3c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     b3e:	1dfb      	adds	r3, r7, #7
     b40:	781b      	ldrb	r3, [r3, #0]
     b42:	2b04      	cmp	r3, #4
     b44:	d827      	bhi.n	b96 <system_apb_clock_set_mask+0x66>
     b46:	009a      	lsls	r2, r3, #2
     b48:	4b16      	ldr	r3, [pc, #88]	; (ba4 <system_apb_clock_set_mask+0x74>)
     b4a:	18d3      	adds	r3, r2, r3
     b4c:	681b      	ldr	r3, [r3, #0]
     b4e:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
     b50:	4b15      	ldr	r3, [pc, #84]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b52:	4a15      	ldr	r2, [pc, #84]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b54:	6951      	ldr	r1, [r2, #20]
     b56:	683a      	ldr	r2, [r7, #0]
     b58:	430a      	orrs	r2, r1
     b5a:	615a      	str	r2, [r3, #20]
			break;
     b5c:	e01d      	b.n	b9a <system_apb_clock_set_mask+0x6a>
			MCLK->APBBMASK.reg |= mask;
     b5e:	4b12      	ldr	r3, [pc, #72]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b60:	4a11      	ldr	r2, [pc, #68]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b62:	6991      	ldr	r1, [r2, #24]
     b64:	683a      	ldr	r2, [r7, #0]
     b66:	430a      	orrs	r2, r1
     b68:	619a      	str	r2, [r3, #24]
			break;
     b6a:	e016      	b.n	b9a <system_apb_clock_set_mask+0x6a>
			MCLK->APBCMASK.reg |= mask;
     b6c:	4b0e      	ldr	r3, [pc, #56]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b6e:	4a0e      	ldr	r2, [pc, #56]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b70:	69d1      	ldr	r1, [r2, #28]
     b72:	683a      	ldr	r2, [r7, #0]
     b74:	430a      	orrs	r2, r1
     b76:	61da      	str	r2, [r3, #28]
			break;
     b78:	e00f      	b.n	b9a <system_apb_clock_set_mask+0x6a>
			MCLK->APBDMASK.reg |= mask;
     b7a:	4b0b      	ldr	r3, [pc, #44]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b7c:	4a0a      	ldr	r2, [pc, #40]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b7e:	6a11      	ldr	r1, [r2, #32]
     b80:	683a      	ldr	r2, [r7, #0]
     b82:	430a      	orrs	r2, r1
     b84:	621a      	str	r2, [r3, #32]
			break;
     b86:	e008      	b.n	b9a <system_apb_clock_set_mask+0x6a>
			MCLK->APBEMASK.reg |= mask;
     b88:	4b07      	ldr	r3, [pc, #28]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b8a:	4a07      	ldr	r2, [pc, #28]	; (ba8 <system_apb_clock_set_mask+0x78>)
     b8c:	6a51      	ldr	r1, [r2, #36]	; 0x24
     b8e:	683a      	ldr	r2, [r7, #0]
     b90:	430a      	orrs	r2, r1
     b92:	625a      	str	r2, [r3, #36]	; 0x24
			break;
     b94:	e001      	b.n	b9a <system_apb_clock_set_mask+0x6a>
			return STATUS_ERR_INVALID_ARG;
     b96:	2317      	movs	r3, #23
     b98:	e000      	b.n	b9c <system_apb_clock_set_mask+0x6c>
	return STATUS_OK;
     b9a:	2300      	movs	r3, #0
}
     b9c:	0018      	movs	r0, r3
     b9e:	46bd      	mov	sp, r7
     ba0:	b002      	add	sp, #8
     ba2:	bd80      	pop	{r7, pc}
     ba4:	00005bb8 	.word	0x00005bb8
     ba8:	40000400 	.word	0x40000400

00000bac <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     bac:	b580      	push	{r7, lr}
     bae:	b082      	sub	sp, #8
     bb0:	af00      	add	r7, sp, #0
     bb2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bb4:	687b      	ldr	r3, [r7, #4]
     bb6:	2280      	movs	r2, #128	; 0x80
     bb8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bba:	687b      	ldr	r3, [r7, #4]
     bbc:	2200      	movs	r2, #0
     bbe:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     bc0:	687b      	ldr	r3, [r7, #4]
     bc2:	2201      	movs	r2, #1
     bc4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     bc6:	687b      	ldr	r3, [r7, #4]
     bc8:	2200      	movs	r2, #0
     bca:	70da      	strb	r2, [r3, #3]
}
     bcc:	46c0      	nop			; (mov r8, r8)
     bce:	46bd      	mov	sp, r7
     bd0:	b002      	add	sp, #8
     bd2:	bd80      	pop	{r7, pc}

00000bd4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     bd4:	b580      	push	{r7, lr}
     bd6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bd8:	4b05      	ldr	r3, [pc, #20]	; (bf0 <system_is_debugger_present+0x1c>)
     bda:	789b      	ldrb	r3, [r3, #2]
     bdc:	b2db      	uxtb	r3, r3
     bde:	001a      	movs	r2, r3
     be0:	2302      	movs	r3, #2
     be2:	4013      	ands	r3, r2
     be4:	1e5a      	subs	r2, r3, #1
     be6:	4193      	sbcs	r3, r2
     be8:	b2db      	uxtb	r3, r3
}
     bea:	0018      	movs	r0, r3
     bec:	46bd      	mov	sp, r7
     bee:	bd80      	pop	{r7, pc}
     bf0:	41002000 	.word	0x41002000

00000bf4 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
     bf4:	b580      	push	{r7, lr}
     bf6:	b084      	sub	sp, #16
     bf8:	af00      	add	r7, sp, #0
     bfa:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     bfc:	687b      	ldr	r3, [r7, #4]
     bfe:	681b      	ldr	r3, [r3, #0]
     c00:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     c02:	68fb      	ldr	r3, [r7, #12]
     c04:	69db      	ldr	r3, [r3, #28]
     c06:	2207      	movs	r2, #7
     c08:	4013      	ands	r3, r2
     c0a:	1e5a      	subs	r2, r3, #1
     c0c:	4193      	sbcs	r3, r2
     c0e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
     c10:	0018      	movs	r0, r3
     c12:	46bd      	mov	sp, r7
     c14:	b004      	add	sp, #16
     c16:	bd80      	pop	{r7, pc}

00000c18 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
     c18:	b580      	push	{r7, lr}
     c1a:	b082      	sub	sp, #8
     c1c:	af00      	add	r7, sp, #0
     c1e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     c20:	46c0      	nop			; (mov r8, r8)
     c22:	687b      	ldr	r3, [r7, #4]
     c24:	0018      	movs	r0, r3
     c26:	4b04      	ldr	r3, [pc, #16]	; (c38 <_i2c_master_wait_for_sync+0x20>)
     c28:	4798      	blx	r3
     c2a:	1e03      	subs	r3, r0, #0
     c2c:	d1f9      	bne.n	c22 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	46bd      	mov	sp, r7
     c32:	b002      	add	sp, #8
     c34:	bd80      	pop	{r7, pc}
     c36:	46c0      	nop			; (mov r8, r8)
     c38:	00000bf5 	.word	0x00000bf5

00000c3c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
     c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     c3e:	b097      	sub	sp, #92	; 0x5c
     c40:	af00      	add	r7, sp, #0
     c42:	6178      	str	r0, [r7, #20]
     c44:	6139      	str	r1, [r7, #16]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
     c46:	2300      	movs	r3, #0
     c48:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t tmp_baud_hs = 0;
     c4a:	2300      	movs	r3, #0
     c4c:	653b      	str	r3, [r7, #80]	; 0x50
	int32_t tmp_baudlow_hs = 0;
     c4e:	2300      	movs	r3, #0
     c50:	64fb      	str	r3, [r7, #76]	; 0x4c
	enum status_code tmp_status_code = STATUS_OK;
     c52:	233b      	movs	r3, #59	; 0x3b
     c54:	2210      	movs	r2, #16
     c56:	4694      	mov	ip, r2
     c58:	44bc      	add	ip, r7
     c5a:	4463      	add	r3, ip
     c5c:	2200      	movs	r2, #0
     c5e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c60:	697b      	ldr	r3, [r7, #20]
     c62:	681b      	ldr	r3, [r3, #0]
     c64:	63bb      	str	r3, [r7, #56]	; 0x38
	Sercom *const sercom_hw = module->hw;
     c66:	697b      	ldr	r3, [r7, #20]
     c68:	681b      	ldr	r3, [r3, #0]
     c6a:	637b      	str	r3, [r7, #52]	; 0x34

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     c6c:	2323      	movs	r3, #35	; 0x23
     c6e:	2210      	movs	r2, #16
     c70:	18ba      	adds	r2, r7, r2
     c72:	18d4      	adds	r4, r2, r3
     c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     c76:	0018      	movs	r0, r3
     c78:	4bc0      	ldr	r3, [pc, #768]	; (f7c <_i2c_master_set_config+0x340>)
     c7a:	4798      	blx	r3
     c7c:	0003      	movs	r3, r0
     c7e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     c80:	230c      	movs	r3, #12
     c82:	2210      	movs	r2, #16
     c84:	4694      	mov	ip, r2
     c86:	44bc      	add	ip, r7
     c88:	4463      	add	r3, ip
     c8a:	0018      	movs	r0, r3
     c8c:	4bbc      	ldr	r3, [pc, #752]	; (f80 <_i2c_master_set_config+0x344>)
     c8e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
     c90:	693b      	ldr	r3, [r7, #16]
     c92:	69db      	ldr	r3, [r3, #28]
     c94:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pad1 = config->pinmux_pad1;
     c96:	693b      	ldr	r3, [r7, #16]
     c98:	6a1b      	ldr	r3, [r3, #32]
     c9a:	643b      	str	r3, [r7, #64]	; 0x40

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     c9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     c9e:	2b00      	cmp	r3, #0
     ca0:	d106      	bne.n	cb0 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     ca4:	2100      	movs	r1, #0
     ca6:	0018      	movs	r0, r3
     ca8:	4bb6      	ldr	r3, [pc, #728]	; (f84 <_i2c_master_set_config+0x348>)
     caa:	4798      	blx	r3
     cac:	0003      	movs	r3, r0
     cae:	647b      	str	r3, [r7, #68]	; 0x44
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     cb2:	b2da      	uxtb	r2, r3
     cb4:	230c      	movs	r3, #12
     cb6:	2110      	movs	r1, #16
     cb8:	468c      	mov	ip, r1
     cba:	44bc      	add	ip, r7
     cbc:	4463      	add	r3, ip
     cbe:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     cc0:	230c      	movs	r3, #12
     cc2:	2210      	movs	r2, #16
     cc4:	4694      	mov	ip, r2
     cc6:	44bc      	add	ip, r7
     cc8:	4463      	add	r3, ip
     cca:	2202      	movs	r2, #2
     ccc:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     cce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     cd0:	0c1b      	lsrs	r3, r3, #16
     cd2:	b2db      	uxtb	r3, r3
     cd4:	220c      	movs	r2, #12
     cd6:	2110      	movs	r1, #16
     cd8:	468c      	mov	ip, r1
     cda:	44bc      	add	ip, r7
     cdc:	4462      	add	r2, ip
     cde:	0011      	movs	r1, r2
     ce0:	0018      	movs	r0, r3
     ce2:	4ba9      	ldr	r3, [pc, #676]	; (f88 <_i2c_master_set_config+0x34c>)
     ce4:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     ce8:	2b00      	cmp	r3, #0
     cea:	d106      	bne.n	cfa <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     cee:	2101      	movs	r1, #1
     cf0:	0018      	movs	r0, r3
     cf2:	4ba4      	ldr	r3, [pc, #656]	; (f84 <_i2c_master_set_config+0x348>)
     cf4:	4798      	blx	r3
     cf6:	0003      	movs	r3, r0
     cf8:	643b      	str	r3, [r7, #64]	; 0x40
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     cfc:	b2da      	uxtb	r2, r3
     cfe:	230c      	movs	r3, #12
     d00:	2110      	movs	r1, #16
     d02:	468c      	mov	ip, r1
     d04:	44bc      	add	ip, r7
     d06:	4463      	add	r3, ip
     d08:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     d0a:	230c      	movs	r3, #12
     d0c:	2210      	movs	r2, #16
     d0e:	4694      	mov	ip, r2
     d10:	44bc      	add	ip, r7
     d12:	4463      	add	r3, ip
     d14:	2202      	movs	r2, #2
     d16:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     d18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     d1a:	0c1b      	lsrs	r3, r3, #16
     d1c:	b2db      	uxtb	r3, r3
     d1e:	220c      	movs	r2, #12
     d20:	2110      	movs	r1, #16
     d22:	468c      	mov	ip, r1
     d24:	44bc      	add	ip, r7
     d26:	4462      	add	r2, ip
     d28:	0011      	movs	r1, r2
     d2a:	0018      	movs	r0, r3
     d2c:	4b96      	ldr	r3, [pc, #600]	; (f88 <_i2c_master_set_config+0x34c>)
     d2e:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     d30:	693b      	ldr	r3, [r7, #16]
     d32:	8a9a      	ldrh	r2, [r3, #20]
     d34:	697b      	ldr	r3, [r7, #20]
     d36:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     d38:	693b      	ldr	r3, [r7, #16]
     d3a:	8ada      	ldrh	r2, [r3, #22]
     d3c:	697b      	ldr	r3, [r7, #20]
     d3e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     d40:	693b      	ldr	r3, [r7, #16]
     d42:	7e1b      	ldrb	r3, [r3, #24]
     d44:	2b00      	cmp	r3, #0
     d46:	d103      	bne.n	d50 <_i2c_master_set_config+0x114>
     d48:	4b90      	ldr	r3, [pc, #576]	; (f8c <_i2c_master_set_config+0x350>)
     d4a:	4798      	blx	r3
     d4c:	1e03      	subs	r3, r0, #0
     d4e:	d002      	beq.n	d56 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     d50:	2380      	movs	r3, #128	; 0x80
     d52:	657b      	str	r3, [r7, #84]	; 0x54
     d54:	e001      	b.n	d5a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
     d56:	2300      	movs	r3, #0
     d58:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
     d5a:	693b      	ldr	r3, [r7, #16]
     d5c:	691b      	ldr	r3, [r3, #16]
     d5e:	2b00      	cmp	r3, #0
     d60:	d004      	beq.n	d6c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
     d62:	693b      	ldr	r3, [r7, #16]
     d64:	691b      	ldr	r3, [r3, #16]
     d66:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     d68:	4313      	orrs	r3, r2
     d6a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     d6c:	693b      	ldr	r3, [r7, #16]
     d6e:	689b      	ldr	r3, [r3, #8]
     d70:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     d72:	4313      	orrs	r3, r2
     d74:	657b      	str	r3, [r7, #84]	; 0x54

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     d76:	693b      	ldr	r3, [r7, #16]
     d78:	2224      	movs	r2, #36	; 0x24
     d7a:	5c9b      	ldrb	r3, [r3, r2]
     d7c:	2b00      	cmp	r3, #0
     d7e:	d004      	beq.n	d8a <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     d80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     d82:	2280      	movs	r2, #128	; 0x80
     d84:	05d2      	lsls	r2, r2, #23
     d86:	4313      	orrs	r3, r2
     d88:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
     d8a:	693b      	ldr	r3, [r7, #16]
     d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     d8e:	2b00      	cmp	r3, #0
     d90:	d004      	beq.n	d9c <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
     d92:	693b      	ldr	r3, [r7, #16]
     d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     d96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     d98:	4313      	orrs	r3, r2
     d9a:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     d9c:	693b      	ldr	r3, [r7, #16]
     d9e:	222c      	movs	r2, #44	; 0x2c
     da0:	5c9b      	ldrb	r3, [r3, r2]
     da2:	2b00      	cmp	r3, #0
     da4:	d105      	bne.n	db2 <_i2c_master_set_config+0x176>
     da6:	693b      	ldr	r3, [r7, #16]
     da8:	689a      	ldr	r2, [r3, #8]
     daa:	2380      	movs	r3, #128	; 0x80
     dac:	049b      	lsls	r3, r3, #18
     dae:	429a      	cmp	r2, r3
     db0:	d104      	bne.n	dbc <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     db2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     db4:	2280      	movs	r2, #128	; 0x80
     db6:	0512      	lsls	r2, r2, #20
     db8:	4313      	orrs	r3, r2
     dba:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     dbc:	693b      	ldr	r3, [r7, #16]
     dbe:	222d      	movs	r2, #45	; 0x2d
     dc0:	5c9b      	ldrb	r3, [r3, r2]
     dc2:	2b00      	cmp	r3, #0
     dc4:	d004      	beq.n	dd0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     dc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     dc8:	2280      	movs	r2, #128	; 0x80
     dca:	0412      	lsls	r2, r2, #16
     dcc:	4313      	orrs	r3, r2
     dce:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     dd0:	693b      	ldr	r3, [r7, #16]
     dd2:	222e      	movs	r2, #46	; 0x2e
     dd4:	5c9b      	ldrb	r3, [r3, r2]
     dd6:	2b00      	cmp	r3, #0
     dd8:	d004      	beq.n	de4 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     dda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     ddc:	2280      	movs	r2, #128	; 0x80
     dde:	03d2      	lsls	r2, r2, #15
     de0:	4313      	orrs	r3, r2
     de2:	657b      	str	r3, [r7, #84]	; 0x54
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     de6:	681a      	ldr	r2, [r3, #0]
     de8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     dea:	431a      	orrs	r2, r3
     dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     dee:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     df2:	2280      	movs	r2, #128	; 0x80
     df4:	0052      	lsls	r2, r2, #1
     df6:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     df8:	2323      	movs	r3, #35	; 0x23
     dfa:	2210      	movs	r2, #16
     dfc:	4694      	mov	ip, r2
     dfe:	44bc      	add	ip, r7
     e00:	4463      	add	r3, ip
     e02:	781b      	ldrb	r3, [r3, #0]
     e04:	3312      	adds	r3, #18
     e06:	b2db      	uxtb	r3, r3
     e08:	0018      	movs	r0, r3
     e0a:	4b61      	ldr	r3, [pc, #388]	; (f90 <_i2c_master_set_config+0x354>)
     e0c:	4798      	blx	r3
     e0e:	0003      	movs	r3, r0
     e10:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fscl        = 1000 * config->baud_rate;
     e12:	693b      	ldr	r3, [r7, #16]
     e14:	681b      	ldr	r3, [r3, #0]
     e16:	22fa      	movs	r2, #250	; 0xfa
     e18:	0092      	lsls	r2, r2, #2
     e1a:	4353      	muls	r3, r2
     e1c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     e1e:	693b      	ldr	r3, [r7, #16]
     e20:	685b      	ldr	r3, [r3, #4]
     e22:	22fa      	movs	r2, #250	; 0xfa
     e24:	0092      	lsls	r2, r2, #2
     e26:	4353      	muls	r3, r2
     e28:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t trise       = config->sda_scl_rise_time_ns;
     e2a:	693b      	ldr	r3, [r7, #16]
     e2c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
     e2e:	623b      	str	r3, [r7, #32]
	
	tmp_baud = (int32_t)(div_ceil(
     e30:	4b58      	ldr	r3, [pc, #352]	; (f94 <_i2c_master_set_config+0x358>)
     e32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     e34:	4798      	blx	r3
     e36:	0005      	movs	r5, r0
     e38:	000e      	movs	r6, r1
     e3a:	4b56      	ldr	r3, [pc, #344]	; (f94 <_i2c_master_set_config+0x358>)
     e3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
     e3e:	4798      	blx	r3
     e40:	60b8      	str	r0, [r7, #8]
     e42:	60f9      	str	r1, [r7, #12]
     e44:	4b53      	ldr	r3, [pc, #332]	; (f94 <_i2c_master_set_config+0x358>)
     e46:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     e48:	4798      	blx	r3
     e4a:	4c53      	ldr	r4, [pc, #332]	; (f98 <_i2c_master_set_config+0x35c>)
     e4c:	4a53      	ldr	r2, [pc, #332]	; (f9c <_i2c_master_set_config+0x360>)
     e4e:	4b54      	ldr	r3, [pc, #336]	; (fa0 <_i2c_master_set_config+0x364>)
     e50:	47a0      	blx	r4
     e52:	0003      	movs	r3, r0
     e54:	000c      	movs	r4, r1
     e56:	603b      	str	r3, [r7, #0]
     e58:	607c      	str	r4, [r7, #4]
     e5a:	4b4e      	ldr	r3, [pc, #312]	; (f94 <_i2c_master_set_config+0x358>)
     e5c:	6a38      	ldr	r0, [r7, #32]
     e5e:	4798      	blx	r3
     e60:	0002      	movs	r2, r0
     e62:	000b      	movs	r3, r1
     e64:	4c4c      	ldr	r4, [pc, #304]	; (f98 <_i2c_master_set_config+0x35c>)
     e66:	6838      	ldr	r0, [r7, #0]
     e68:	6879      	ldr	r1, [r7, #4]
     e6a:	47a0      	blx	r4
     e6c:	0003      	movs	r3, r0
     e6e:	000c      	movs	r4, r1
     e70:	0018      	movs	r0, r3
     e72:	0021      	movs	r1, r4
     e74:	4c4b      	ldr	r4, [pc, #300]	; (fa4 <_i2c_master_set_config+0x368>)
     e76:	2200      	movs	r2, #0
     e78:	4b4b      	ldr	r3, [pc, #300]	; (fa8 <_i2c_master_set_config+0x36c>)
     e7a:	47a0      	blx	r4
     e7c:	0003      	movs	r3, r0
     e7e:	000c      	movs	r4, r1
     e80:	001a      	movs	r2, r3
     e82:	0023      	movs	r3, r4
     e84:	4c44      	ldr	r4, [pc, #272]	; (f98 <_i2c_master_set_config+0x35c>)
     e86:	68b8      	ldr	r0, [r7, #8]
     e88:	68f9      	ldr	r1, [r7, #12]
     e8a:	47a0      	blx	r4
     e8c:	0003      	movs	r3, r0
     e8e:	000c      	movs	r4, r1
     e90:	001a      	movs	r2, r3
     e92:	0023      	movs	r3, r4
     e94:	4c45      	ldr	r4, [pc, #276]	; (fac <_i2c_master_set_config+0x370>)
     e96:	0028      	movs	r0, r5
     e98:	0031      	movs	r1, r6
     e9a:	47a0      	blx	r4
     e9c:	0003      	movs	r3, r0
     e9e:	000c      	movs	r4, r1
     ea0:	001d      	movs	r5, r3
     ea2:	0026      	movs	r6, r4
     ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
     ea6:	005a      	lsls	r2, r3, #1
     ea8:	4b3a      	ldr	r3, [pc, #232]	; (f94 <_i2c_master_set_config+0x358>)
     eaa:	0010      	movs	r0, r2
     eac:	4798      	blx	r3
     eae:	0002      	movs	r2, r0
     eb0:	000b      	movs	r3, r1
     eb2:	4c3c      	ldr	r4, [pc, #240]	; (fa4 <_i2c_master_set_config+0x368>)
     eb4:	0028      	movs	r0, r5
     eb6:	0031      	movs	r1, r6
     eb8:	47a0      	blx	r4
     eba:	0003      	movs	r3, r0
     ebc:	000c      	movs	r4, r1
     ebe:	0018      	movs	r0, r3
     ec0:	0021      	movs	r1, r4
     ec2:	4c3a      	ldr	r4, [pc, #232]	; (fac <_i2c_master_set_config+0x370>)
     ec4:	2200      	movs	r2, #0
     ec6:	4b3a      	ldr	r3, [pc, #232]	; (fb0 <_i2c_master_set_config+0x374>)
     ec8:	47a0      	blx	r4
     eca:	0003      	movs	r3, r0
     ecc:	000c      	movs	r4, r1
     ece:	001d      	movs	r5, r3
     ed0:	0026      	movs	r6, r4
     ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
     ed4:	005a      	lsls	r2, r3, #1
     ed6:	4b2f      	ldr	r3, [pc, #188]	; (f94 <_i2c_master_set_config+0x358>)
     ed8:	0010      	movs	r0, r2
     eda:	4798      	blx	r3
     edc:	0002      	movs	r2, r0
     ede:	000b      	movs	r3, r1
     ee0:	4c34      	ldr	r4, [pc, #208]	; (fb4 <_i2c_master_set_config+0x378>)
     ee2:	0028      	movs	r0, r5
     ee4:	0031      	movs	r1, r6
     ee6:	47a0      	blx	r4
     ee8:	0003      	movs	r3, r0
     eea:	000c      	movs	r4, r1
     eec:	0019      	movs	r1, r3
     eee:	0022      	movs	r2, r4
     ef0:	4b31      	ldr	r3, [pc, #196]	; (fb8 <_i2c_master_set_config+0x37c>)
     ef2:	0008      	movs	r0, r1
     ef4:	0011      	movs	r1, r2
     ef6:	4798      	blx	r3
     ef8:	0003      	movs	r3, r0
     efa:	63fb      	str	r3, [r7, #60]	; 0x3c
			fgclk - fscl * (10 + (fgclk * 0.000000001)* trise), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     efc:	693b      	ldr	r3, [r7, #16]
     efe:	689a      	ldr	r2, [r3, #8]
     f00:	2380      	movs	r3, #128	; 0x80
     f02:	049b      	lsls	r3, r3, #18
     f04:	429a      	cmp	r2, r3
     f06:	d16a      	bne.n	fde <_i2c_master_set_config+0x3a2>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     f08:	4b22      	ldr	r3, [pc, #136]	; (f94 <_i2c_master_set_config+0x358>)
     f0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     f0c:	4798      	blx	r3
     f0e:	4c25      	ldr	r4, [pc, #148]	; (fa4 <_i2c_master_set_config+0x368>)
     f10:	0002      	movs	r2, r0
     f12:	000b      	movs	r3, r1
     f14:	47a0      	blx	r4
     f16:	0003      	movs	r3, r0
     f18:	000c      	movs	r4, r1
     f1a:	001d      	movs	r5, r3
     f1c:	0026      	movs	r6, r4
     f1e:	4b1d      	ldr	r3, [pc, #116]	; (f94 <_i2c_master_set_config+0x358>)
     f20:	6a78      	ldr	r0, [r7, #36]	; 0x24
     f22:	4798      	blx	r3
     f24:	4c1c      	ldr	r4, [pc, #112]	; (f98 <_i2c_master_set_config+0x35c>)
     f26:	2200      	movs	r2, #0
     f28:	4b24      	ldr	r3, [pc, #144]	; (fbc <_i2c_master_set_config+0x380>)
     f2a:	47a0      	blx	r4
     f2c:	0003      	movs	r3, r0
     f2e:	000c      	movs	r4, r1
     f30:	001a      	movs	r2, r3
     f32:	0023      	movs	r3, r4
     f34:	4c1f      	ldr	r4, [pc, #124]	; (fb4 <_i2c_master_set_config+0x378>)
     f36:	0028      	movs	r0, r5
     f38:	0031      	movs	r1, r6
     f3a:	47a0      	blx	r4
     f3c:	0003      	movs	r3, r0
     f3e:	000c      	movs	r4, r1
     f40:	0018      	movs	r0, r3
     f42:	0021      	movs	r1, r4
     f44:	4c19      	ldr	r4, [pc, #100]	; (fac <_i2c_master_set_config+0x370>)
     f46:	2200      	movs	r2, #0
     f48:	4b19      	ldr	r3, [pc, #100]	; (fb0 <_i2c_master_set_config+0x374>)
     f4a:	47a0      	blx	r4
     f4c:	0003      	movs	r3, r0
     f4e:	000c      	movs	r4, r1
     f50:	0019      	movs	r1, r3
     f52:	0022      	movs	r2, r4
     f54:	4b18      	ldr	r3, [pc, #96]	; (fb8 <_i2c_master_set_config+0x37c>)
     f56:	0008      	movs	r0, r1
     f58:	0011      	movs	r1, r2
     f5a:	4798      	blx	r3
     f5c:	0003      	movs	r3, r0
     f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (tmp_baudlow_hs) {
     f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     f62:	2b00      	cmp	r3, #0
     f64:	d02e      	beq.n	fc4 <_i2c_master_set_config+0x388>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     f66:	4b16      	ldr	r3, [pc, #88]	; (fc0 <_i2c_master_set_config+0x384>)
     f68:	6a79      	ldr	r1, [r7, #36]	; 0x24
     f6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     f6c:	4798      	blx	r3
     f6e:	0003      	movs	r3, r0
     f70:	1e9a      	subs	r2, r3, #2
     f72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     f74:	1ad3      	subs	r3, r2, r3
     f76:	653b      	str	r3, [r7, #80]	; 0x50
     f78:	e031      	b.n	fde <_i2c_master_set_config+0x3a2>
     f7a:	46c0      	nop			; (mov r8, r8)
     f7c:	00002845 	.word	0x00002845
     f80:	00000bad 	.word	0x00000bad
     f84:	00002689 	.word	0x00002689
     f88:	00003429 	.word	0x00003429
     f8c:	00000bd5 	.word	0x00000bd5
     f90:	00003265 	.word	0x00003265
     f94:	000057a9 	.word	0x000057a9
     f98:	00004b91 	.word	0x00004b91
     f9c:	e826d695 	.word	0xe826d695
     fa0:	3e112e0b 	.word	0x3e112e0b
     fa4:	00003f09 	.word	0x00003f09
     fa8:	40240000 	.word	0x40240000
     fac:	00005091 	.word	0x00005091
     fb0:	3ff00000 	.word	0x3ff00000
     fb4:	00004529 	.word	0x00004529
     fb8:	000056bd 	.word	0x000056bd
     fbc:	40080000 	.word	0x40080000
     fc0:	00003989 	.word	0x00003989
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     fc6:	005a      	lsls	r2, r3, #1
     fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     fca:	18d3      	adds	r3, r2, r3
     fcc:	1e5a      	subs	r2, r3, #1
     fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     fd0:	0059      	lsls	r1, r3, #1
     fd2:	4b1d      	ldr	r3, [pc, #116]	; (1048 <_i2c_master_set_config+0x40c>)
     fd4:	0010      	movs	r0, r2
     fd6:	4798      	blx	r3
     fd8:	0003      	movs	r3, r0
     fda:	3b01      	subs	r3, #1
     fdc:	653b      	str	r3, [r7, #80]	; 0x50
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     fe0:	2bff      	cmp	r3, #255	; 0xff
     fe2:	dc08      	bgt.n	ff6 <_i2c_master_set_config+0x3ba>
     fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     fe6:	2b00      	cmp	r3, #0
     fe8:	db05      	blt.n	ff6 <_i2c_master_set_config+0x3ba>
     fea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     fec:	2bff      	cmp	r3, #255	; 0xff
     fee:	dc02      	bgt.n	ff6 <_i2c_master_set_config+0x3ba>
     ff0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
     ff2:	2b00      	cmp	r3, #0
     ff4:	da06      	bge.n	1004 <_i2c_master_set_config+0x3c8>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ff6:	233b      	movs	r3, #59	; 0x3b
     ff8:	2210      	movs	r2, #16
     ffa:	4694      	mov	ip, r2
     ffc:	44bc      	add	ip, r7
     ffe:	4463      	add	r3, ip
    1000:	2240      	movs	r2, #64	; 0x40
    1002:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    1004:	233b      	movs	r3, #59	; 0x3b
    1006:	2210      	movs	r2, #16
    1008:	4694      	mov	ip, r2
    100a:	44bc      	add	ip, r7
    100c:	4463      	add	r3, ip
    100e:	781b      	ldrb	r3, [r3, #0]
    1010:	2b40      	cmp	r3, #64	; 0x40
    1012:	d00e      	beq.n	1032 <_i2c_master_set_config+0x3f6>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1016:	22ff      	movs	r2, #255	; 0xff
    1018:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    101a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    101c:	041b      	lsls	r3, r3, #16
    101e:	0019      	movs	r1, r3
    1020:	23ff      	movs	r3, #255	; 0xff
    1022:	041b      	lsls	r3, r3, #16
    1024:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1026:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1028:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    102a:	0612      	lsls	r2, r2, #24
    102c:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    102e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1030:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    1032:	233b      	movs	r3, #59	; 0x3b
    1034:	2210      	movs	r2, #16
    1036:	4694      	mov	ip, r2
    1038:	44bc      	add	ip, r7
    103a:	4463      	add	r3, ip
    103c:	781b      	ldrb	r3, [r3, #0]
}
    103e:	0018      	movs	r0, r3
    1040:	46bd      	mov	sp, r7
    1042:	b017      	add	sp, #92	; 0x5c
    1044:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1046:	46c0      	nop			; (mov r8, r8)
    1048:	00003989 	.word	0x00003989

0000104c <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    104c:	b580      	push	{r7, lr}
    104e:	b08a      	sub	sp, #40	; 0x28
    1050:	af00      	add	r7, sp, #0
    1052:	60f8      	str	r0, [r7, #12]
    1054:	60b9      	str	r1, [r7, #8]
    1056:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1058:	68fb      	ldr	r3, [r7, #12]
    105a:	68ba      	ldr	r2, [r7, #8]
    105c:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    105e:	68fb      	ldr	r3, [r7, #12]
    1060:	681b      	ldr	r3, [r3, #0]
    1062:	61fb      	str	r3, [r7, #28]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1064:	68fb      	ldr	r3, [r7, #12]
    1066:	681b      	ldr	r3, [r3, #0]
    1068:	0018      	movs	r0, r3
    106a:	4b2f      	ldr	r3, [pc, #188]	; (1128 <i2c_master_init+0xdc>)
    106c:	4798      	blx	r3
    106e:	0003      	movs	r3, r0
    1070:	61bb      	str	r3, [r7, #24]

#if (SAML22) || (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30)
	if (sercom_index == 5) {
    1072:	69bb      	ldr	r3, [r7, #24]
    1074:	2b05      	cmp	r3, #5
    1076:	d104      	bne.n	1082 <i2c_master_init+0x36>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    1078:	2301      	movs	r3, #1
    107a:	627b      	str	r3, [r7, #36]	; 0x24
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    107c:	2318      	movs	r3, #24
    107e:	623b      	str	r3, [r7, #32]
    1080:	e004      	b.n	108c <i2c_master_init+0x40>
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    1082:	69bb      	ldr	r3, [r7, #24]
    1084:	627b      	str	r3, [r7, #36]	; 0x24
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1086:	69bb      	ldr	r3, [r7, #24]
    1088:	3312      	adds	r3, #18
    108a:	623b      	str	r3, [r7, #32]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	/* Turn on module in PM */
#if (SAML21) || (SAMR30)
	if (sercom_index == 5) {
    108c:	69bb      	ldr	r3, [r7, #24]
    108e:	2b05      	cmp	r3, #5
    1090:	d108      	bne.n	10a4 <i2c_master_init+0x58>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    1092:	2201      	movs	r2, #1
    1094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1096:	409a      	lsls	r2, r3
    1098:	0013      	movs	r3, r2
    109a:	0019      	movs	r1, r3
    109c:	2003      	movs	r0, #3
    109e:	4b23      	ldr	r3, [pc, #140]	; (112c <i2c_master_init+0xe0>)
    10a0:	4798      	blx	r3
    10a2:	e007      	b.n	10b4 <i2c_master_init+0x68>
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    10a4:	2201      	movs	r2, #1
    10a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    10a8:	409a      	lsls	r2, r3
    10aa:	0013      	movs	r3, r2
    10ac:	0019      	movs	r1, r3
    10ae:	2002      	movs	r0, #2
    10b0:	4b1e      	ldr	r3, [pc, #120]	; (112c <i2c_master_init+0xe0>)
    10b2:	4798      	blx	r3
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    10b4:	2314      	movs	r3, #20
    10b6:	18fb      	adds	r3, r7, r3
    10b8:	0018      	movs	r0, r3
    10ba:	4b1d      	ldr	r3, [pc, #116]	; (1130 <i2c_master_init+0xe4>)
    10bc:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    10be:	687b      	ldr	r3, [r7, #4]
    10c0:	7b1a      	ldrb	r2, [r3, #12]
    10c2:	2314      	movs	r3, #20
    10c4:	18fb      	adds	r3, r7, r3
    10c6:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    10c8:	6a3b      	ldr	r3, [r7, #32]
    10ca:	b2db      	uxtb	r3, r3
    10cc:	2214      	movs	r2, #20
    10ce:	18ba      	adds	r2, r7, r2
    10d0:	0011      	movs	r1, r2
    10d2:	0018      	movs	r0, r3
    10d4:	4b17      	ldr	r3, [pc, #92]	; (1134 <i2c_master_init+0xe8>)
    10d6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    10d8:	6a3b      	ldr	r3, [r7, #32]
    10da:	b2db      	uxtb	r3, r3
    10dc:	0018      	movs	r0, r3
    10de:	4b16      	ldr	r3, [pc, #88]	; (1138 <i2c_master_init+0xec>)
    10e0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    10e2:	687b      	ldr	r3, [r7, #4]
    10e4:	7b1b      	ldrb	r3, [r3, #12]
    10e6:	2100      	movs	r1, #0
    10e8:	0018      	movs	r0, r3
    10ea:	4b14      	ldr	r3, [pc, #80]	; (113c <i2c_master_init+0xf0>)
    10ec:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    10ee:	69fb      	ldr	r3, [r7, #28]
    10f0:	681b      	ldr	r3, [r3, #0]
    10f2:	2202      	movs	r2, #2
    10f4:	4013      	ands	r3, r2
    10f6:	d001      	beq.n	10fc <i2c_master_init+0xb0>
		return STATUS_ERR_DENIED;
    10f8:	231c      	movs	r3, #28
    10fa:	e010      	b.n	111e <i2c_master_init+0xd2>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    10fc:	69fb      	ldr	r3, [r7, #28]
    10fe:	681b      	ldr	r3, [r3, #0]
    1100:	2201      	movs	r2, #1
    1102:	4013      	ands	r3, r2
    1104:	d001      	beq.n	110a <i2c_master_init+0xbe>
		return STATUS_BUSY;
    1106:	2305      	movs	r3, #5
    1108:	e009      	b.n	111e <i2c_master_init+0xd2>
	module->status = STATUS_OK;
	module->buffer = NULL;
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    110a:	69fb      	ldr	r3, [r7, #28]
    110c:	2214      	movs	r2, #20
    110e:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    1110:	687a      	ldr	r2, [r7, #4]
    1112:	68fb      	ldr	r3, [r7, #12]
    1114:	0011      	movs	r1, r2
    1116:	0018      	movs	r0, r3
    1118:	4b09      	ldr	r3, [pc, #36]	; (1140 <i2c_master_init+0xf4>)
    111a:	4798      	blx	r3
    111c:	0003      	movs	r3, r0
}
    111e:	0018      	movs	r0, r3
    1120:	46bd      	mov	sp, r7
    1122:	b00a      	add	sp, #40	; 0x28
    1124:	bd80      	pop	{r7, pc}
    1126:	46c0      	nop			; (mov r8, r8)
    1128:	00002845 	.word	0x00002845
    112c:	00000b31 	.word	0x00000b31
    1130:	00000b19 	.word	0x00000b19
    1134:	00003175 	.word	0x00003175
    1138:	000031b5 	.word	0x000031b5
    113c:	000025fd 	.word	0x000025fd
    1140:	00000c3d 	.word	0x00000c3d

00001144 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    1144:	b580      	push	{r7, lr}
    1146:	b084      	sub	sp, #16
    1148:	af00      	add	r7, sp, #0
    114a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    114c:	687b      	ldr	r3, [r7, #4]
    114e:	681b      	ldr	r3, [r3, #0]
    1150:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1152:	68fb      	ldr	r3, [r7, #12]
    1154:	7e1b      	ldrb	r3, [r3, #24]
    1156:	b2db      	uxtb	r3, r3
    1158:	001a      	movs	r2, r3
    115a:	2302      	movs	r3, #2
    115c:	4013      	ands	r3, r2
    115e:	d00b      	beq.n	1178 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1160:	68fb      	ldr	r3, [r7, #12]
    1162:	2202      	movs	r2, #2
    1164:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1166:	68fb      	ldr	r3, [r7, #12]
    1168:	8b5b      	ldrh	r3, [r3, #26]
    116a:	b29b      	uxth	r3, r3
    116c:	001a      	movs	r2, r3
    116e:	2302      	movs	r3, #2
    1170:	4013      	ands	r3, r2
    1172:	d011      	beq.n	1198 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    1174:	2341      	movs	r3, #65	; 0x41
    1176:	e010      	b.n	119a <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1178:	68fb      	ldr	r3, [r7, #12]
    117a:	8b5b      	ldrh	r3, [r3, #26]
    117c:	b29b      	uxth	r3, r3
    117e:	001a      	movs	r2, r3
    1180:	2304      	movs	r3, #4
    1182:	4013      	ands	r3, r2
    1184:	d008      	beq.n	1198 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1186:	68fb      	ldr	r3, [r7, #12]
    1188:	685b      	ldr	r3, [r3, #4]
    118a:	22c0      	movs	r2, #192	; 0xc0
    118c:	0292      	lsls	r2, r2, #10
    118e:	431a      	orrs	r2, r3
    1190:	68fb      	ldr	r3, [r7, #12]
    1192:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    1194:	2318      	movs	r3, #24
    1196:	e000      	b.n	119a <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    1198:	2300      	movs	r3, #0
}
    119a:	0018      	movs	r0, r3
    119c:	46bd      	mov	sp, r7
    119e:	b004      	add	sp, #16
    11a0:	bd80      	pop	{r7, pc}

000011a2 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    11a2:	b580      	push	{r7, lr}
    11a4:	b084      	sub	sp, #16
    11a6:	af00      	add	r7, sp, #0
    11a8:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    11aa:	687b      	ldr	r3, [r7, #4]
    11ac:	681b      	ldr	r3, [r3, #0]
    11ae:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    11b0:	230e      	movs	r3, #14
    11b2:	18fb      	adds	r3, r7, r3
    11b4:	2200      	movs	r2, #0
    11b6:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    11b8:	e00f      	b.n	11da <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    11ba:	230e      	movs	r3, #14
    11bc:	18fb      	adds	r3, r7, r3
    11be:	220e      	movs	r2, #14
    11c0:	18ba      	adds	r2, r7, r2
    11c2:	8812      	ldrh	r2, [r2, #0]
    11c4:	3201      	adds	r2, #1
    11c6:	801a      	strh	r2, [r3, #0]
    11c8:	687b      	ldr	r3, [r7, #4]
    11ca:	891b      	ldrh	r3, [r3, #8]
    11cc:	220e      	movs	r2, #14
    11ce:	18ba      	adds	r2, r7, r2
    11d0:	8812      	ldrh	r2, [r2, #0]
    11d2:	429a      	cmp	r2, r3
    11d4:	d301      	bcc.n	11da <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    11d6:	2312      	movs	r3, #18
    11d8:	e00e      	b.n	11f8 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    11da:	68bb      	ldr	r3, [r7, #8]
    11dc:	7e1b      	ldrb	r3, [r3, #24]
    11de:	b2db      	uxtb	r3, r3
    11e0:	001a      	movs	r2, r3
    11e2:	2301      	movs	r3, #1
    11e4:	4013      	ands	r3, r2
    11e6:	d106      	bne.n	11f6 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    11e8:	68bb      	ldr	r3, [r7, #8]
    11ea:	7e1b      	ldrb	r3, [r3, #24]
    11ec:	b2db      	uxtb	r3, r3
    11ee:	001a      	movs	r2, r3
    11f0:	2302      	movs	r3, #2
    11f2:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    11f4:	d0e1      	beq.n	11ba <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    11f6:	2300      	movs	r3, #0
}
    11f8:	0018      	movs	r0, r3
    11fa:	46bd      	mov	sp, r7
    11fc:	b004      	add	sp, #16
    11fe:	bd80      	pop	{r7, pc}

00001200 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    1200:	b590      	push	{r4, r7, lr}
    1202:	b085      	sub	sp, #20
    1204:	af00      	add	r7, sp, #0
    1206:	6078      	str	r0, [r7, #4]
    1208:	000a      	movs	r2, r1
    120a:	1cfb      	adds	r3, r7, #3
    120c:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    120e:	687b      	ldr	r3, [r7, #4]
    1210:	681b      	ldr	r3, [r3, #0]
    1212:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1214:	68fb      	ldr	r3, [r7, #12]
    1216:	685b      	ldr	r3, [r3, #4]
    1218:	2280      	movs	r2, #128	; 0x80
    121a:	02d2      	lsls	r2, r2, #11
    121c:	431a      	orrs	r2, r3
    121e:	68fb      	ldr	r3, [r7, #12]
    1220:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    1222:	1cfb      	adds	r3, r7, #3
    1224:	781a      	ldrb	r2, [r3, #0]
    1226:	68fb      	ldr	r3, [r7, #12]
    1228:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    122a:	230b      	movs	r3, #11
    122c:	18fc      	adds	r4, r7, r3
    122e:	687b      	ldr	r3, [r7, #4]
    1230:	0018      	movs	r0, r3
    1232:	4b07      	ldr	r3, [pc, #28]	; (1250 <_i2c_master_send_hs_master_code+0x50>)
    1234:	4798      	blx	r3
    1236:	0003      	movs	r3, r0
    1238:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    123a:	68fb      	ldr	r3, [r7, #12]
    123c:	2201      	movs	r2, #1
    123e:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    1240:	230b      	movs	r3, #11
    1242:	18fb      	adds	r3, r7, r3
    1244:	781b      	ldrb	r3, [r3, #0]
}
    1246:	0018      	movs	r0, r3
    1248:	46bd      	mov	sp, r7
    124a:	b005      	add	sp, #20
    124c:	bd90      	pop	{r4, r7, pc}
    124e:	46c0      	nop			; (mov r8, r8)
    1250:	000011a3 	.word	0x000011a3

00001254 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1254:	b590      	push	{r4, r7, lr}
    1256:	b087      	sub	sp, #28
    1258:	af00      	add	r7, sp, #0
    125a:	6078      	str	r0, [r7, #4]
    125c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    125e:	687b      	ldr	r3, [r7, #4]
    1260:	681b      	ldr	r3, [r3, #0]
    1262:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1264:	2314      	movs	r3, #20
    1266:	18fb      	adds	r3, r7, r3
    1268:	683a      	ldr	r2, [r7, #0]
    126a:	8852      	ldrh	r2, [r2, #2]
    126c:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    126e:	2312      	movs	r3, #18
    1270:	18fb      	adds	r3, r7, r3
    1272:	2200      	movs	r2, #0
    1274:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1276:	68fb      	ldr	r3, [r7, #12]
    1278:	681b      	ldr	r3, [r3, #0]
    127a:	011b      	lsls	r3, r3, #4
    127c:	0fdb      	lsrs	r3, r3, #31
    127e:	b2db      	uxtb	r3, r3
    1280:	001a      	movs	r2, r3
    1282:	230b      	movs	r3, #11
    1284:	18fb      	adds	r3, r7, r3
    1286:	1e51      	subs	r1, r2, #1
    1288:	418a      	sbcs	r2, r1
    128a:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    128c:	683b      	ldr	r3, [r7, #0]
    128e:	7a5b      	ldrb	r3, [r3, #9]
    1290:	2b00      	cmp	r3, #0
    1292:	d006      	beq.n	12a2 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1294:	683b      	ldr	r3, [r7, #0]
    1296:	7a9a      	ldrb	r2, [r3, #10]
    1298:	687b      	ldr	r3, [r7, #4]
    129a:	0011      	movs	r1, r2
    129c:	0018      	movs	r0, r3
    129e:	4b85      	ldr	r3, [pc, #532]	; (14b4 <_i2c_master_read_packet+0x260>)
    12a0:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    12a2:	68fb      	ldr	r3, [r7, #12]
    12a4:	685b      	ldr	r3, [r3, #4]
    12a6:	4a84      	ldr	r2, [pc, #528]	; (14b8 <_i2c_master_read_packet+0x264>)
    12a8:	401a      	ands	r2, r3
    12aa:	68fb      	ldr	r3, [r7, #12]
    12ac:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    12ae:	683b      	ldr	r3, [r7, #0]
    12b0:	7a1b      	ldrb	r3, [r3, #8]
    12b2:	2b00      	cmp	r3, #0
    12b4:	d042      	beq.n	133c <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    12b6:	683b      	ldr	r3, [r7, #0]
    12b8:	881b      	ldrh	r3, [r3, #0]
    12ba:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    12bc:	683b      	ldr	r3, [r7, #0]
    12be:	7a5b      	ldrb	r3, [r3, #9]
    12c0:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    12c2:	4313      	orrs	r3, r2
    12c4:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    12c6:	2380      	movs	r3, #128	; 0x80
    12c8:	021b      	lsls	r3, r3, #8
    12ca:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
    12cc:	68fb      	ldr	r3, [r7, #12]
    12ce:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    12d0:	2317      	movs	r3, #23
    12d2:	18fc      	adds	r4, r7, r3
    12d4:	687b      	ldr	r3, [r7, #4]
    12d6:	0018      	movs	r0, r3
    12d8:	4b78      	ldr	r3, [pc, #480]	; (14bc <_i2c_master_read_packet+0x268>)
    12da:	4798      	blx	r3
    12dc:	0003      	movs	r3, r0
    12de:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    12e0:	68fb      	ldr	r3, [r7, #12]
    12e2:	685b      	ldr	r3, [r3, #4]
    12e4:	4a74      	ldr	r2, [pc, #464]	; (14b8 <_i2c_master_read_packet+0x264>)
    12e6:	401a      	ands	r2, r3
    12e8:	68fb      	ldr	r3, [r7, #12]
    12ea:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    12ec:	2317      	movs	r3, #23
    12ee:	18fb      	adds	r3, r7, r3
    12f0:	781b      	ldrb	r3, [r3, #0]
    12f2:	2b00      	cmp	r3, #0
    12f4:	d107      	bne.n	1306 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    12f6:	2317      	movs	r3, #23
    12f8:	18fc      	adds	r4, r7, r3
    12fa:	687b      	ldr	r3, [r7, #4]
    12fc:	0018      	movs	r0, r3
    12fe:	4b70      	ldr	r3, [pc, #448]	; (14c0 <_i2c_master_read_packet+0x26c>)
    1300:	4798      	blx	r3
    1302:	0003      	movs	r3, r0
    1304:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    1306:	2317      	movs	r3, #23
    1308:	18fb      	adds	r3, r7, r3
    130a:	781b      	ldrb	r3, [r3, #0]
    130c:	2b00      	cmp	r3, #0
    130e:	d111      	bne.n	1334 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1310:	683b      	ldr	r3, [r7, #0]
    1312:	881b      	ldrh	r3, [r3, #0]
    1314:	0a1b      	lsrs	r3, r3, #8
    1316:	b29b      	uxth	r3, r3
    1318:	2278      	movs	r2, #120	; 0x78
    131a:	4313      	orrs	r3, r2
    131c:	b29b      	uxth	r3, r3
    131e:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1320:	683b      	ldr	r3, [r7, #0]
    1322:	7a5b      	ldrb	r3, [r3, #9]
    1324:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1326:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1328:	2201      	movs	r2, #1
    132a:	4313      	orrs	r3, r2
    132c:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    132e:	68fb      	ldr	r3, [r7, #12]
    1330:	625a      	str	r2, [r3, #36]	; 0x24
    1332:	e00f      	b.n	1354 <_i2c_master_read_packet+0x100>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    1334:	2317      	movs	r3, #23
    1336:	18fb      	adds	r3, r7, r3
    1338:	781b      	ldrb	r3, [r3, #0]
    133a:	e0b6      	b.n	14aa <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    133c:	683b      	ldr	r3, [r7, #0]
    133e:	881b      	ldrh	r3, [r3, #0]
    1340:	005b      	lsls	r3, r3, #1
    1342:	2201      	movs	r2, #1
    1344:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1346:	683b      	ldr	r3, [r7, #0]
    1348:	7a5b      	ldrb	r3, [r3, #9]
    134a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    134c:	4313      	orrs	r3, r2
    134e:	001a      	movs	r2, r3
    1350:	68fb      	ldr	r3, [r7, #12]
    1352:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1354:	2317      	movs	r3, #23
    1356:	18fc      	adds	r4, r7, r3
    1358:	687b      	ldr	r3, [r7, #4]
    135a:	0018      	movs	r0, r3
    135c:	4b57      	ldr	r3, [pc, #348]	; (14bc <_i2c_master_read_packet+0x268>)
    135e:	4798      	blx	r3
    1360:	0003      	movs	r3, r0
    1362:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1364:	230b      	movs	r3, #11
    1366:	18fb      	adds	r3, r7, r3
    1368:	781b      	ldrb	r3, [r3, #0]
    136a:	2b00      	cmp	r3, #0
    136c:	d00b      	beq.n	1386 <_i2c_master_read_packet+0x132>
    136e:	683b      	ldr	r3, [r7, #0]
    1370:	885b      	ldrh	r3, [r3, #2]
    1372:	2b01      	cmp	r3, #1
    1374:	d107      	bne.n	1386 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1376:	68fb      	ldr	r3, [r7, #12]
    1378:	685b      	ldr	r3, [r3, #4]
    137a:	2280      	movs	r2, #128	; 0x80
    137c:	02d2      	lsls	r2, r2, #11
    137e:	431a      	orrs	r2, r3
    1380:	68fb      	ldr	r3, [r7, #12]
    1382:	605a      	str	r2, [r3, #4]
    1384:	e005      	b.n	1392 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    1386:	68fb      	ldr	r3, [r7, #12]
    1388:	685b      	ldr	r3, [r3, #4]
    138a:	4a4b      	ldr	r2, [pc, #300]	; (14b8 <_i2c_master_read_packet+0x264>)
    138c:	401a      	ands	r2, r3
    138e:	68fb      	ldr	r3, [r7, #12]
    1390:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1392:	2317      	movs	r3, #23
    1394:	18fb      	adds	r3, r7, r3
    1396:	781b      	ldrb	r3, [r3, #0]
    1398:	2b00      	cmp	r3, #0
    139a:	d107      	bne.n	13ac <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    139c:	2317      	movs	r3, #23
    139e:	18fc      	adds	r4, r7, r3
    13a0:	687b      	ldr	r3, [r7, #4]
    13a2:	0018      	movs	r0, r3
    13a4:	4b46      	ldr	r3, [pc, #280]	; (14c0 <_i2c_master_read_packet+0x26c>)
    13a6:	4798      	blx	r3
    13a8:	0003      	movs	r3, r0
    13aa:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    13ac:	2317      	movs	r3, #23
    13ae:	18fb      	adds	r3, r7, r3
    13b0:	781b      	ldrb	r3, [r3, #0]
    13b2:	2b00      	cmp	r3, #0
    13b4:	d000      	beq.n	13b8 <_i2c_master_read_packet+0x164>
    13b6:	e075      	b.n	14a4 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    13b8:	e04b      	b.n	1452 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    13ba:	68fb      	ldr	r3, [r7, #12]
    13bc:	8b5b      	ldrh	r3, [r3, #26]
    13be:	b29b      	uxth	r3, r3
    13c0:	001a      	movs	r2, r3
    13c2:	2320      	movs	r3, #32
    13c4:	4013      	ands	r3, r2
    13c6:	d101      	bne.n	13cc <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    13c8:	2341      	movs	r3, #65	; 0x41
    13ca:	e06e      	b.n	14aa <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    13cc:	687b      	ldr	r3, [r7, #4]
    13ce:	7adb      	ldrb	r3, [r3, #11]
    13d0:	2b00      	cmp	r3, #0
    13d2:	d01e      	beq.n	1412 <_i2c_master_read_packet+0x1be>
    13d4:	230b      	movs	r3, #11
    13d6:	18fb      	adds	r3, r7, r3
    13d8:	781b      	ldrb	r3, [r3, #0]
    13da:	2201      	movs	r2, #1
    13dc:	4053      	eors	r3, r2
    13de:	b2db      	uxtb	r3, r3
    13e0:	2b00      	cmp	r3, #0
    13e2:	d004      	beq.n	13ee <_i2c_master_read_packet+0x19a>
    13e4:	2314      	movs	r3, #20
    13e6:	18fb      	adds	r3, r7, r3
    13e8:	881b      	ldrh	r3, [r3, #0]
    13ea:	2b00      	cmp	r3, #0
    13ec:	d009      	beq.n	1402 <_i2c_master_read_packet+0x1ae>
    13ee:	230b      	movs	r3, #11
    13f0:	18fb      	adds	r3, r7, r3
    13f2:	781b      	ldrb	r3, [r3, #0]
    13f4:	2b00      	cmp	r3, #0
    13f6:	d00c      	beq.n	1412 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    13f8:	2314      	movs	r3, #20
    13fa:	18fb      	adds	r3, r7, r3
    13fc:	881b      	ldrh	r3, [r3, #0]
    13fe:	2b01      	cmp	r3, #1
    1400:	d107      	bne.n	1412 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1402:	68fb      	ldr	r3, [r7, #12]
    1404:	685b      	ldr	r3, [r3, #4]
    1406:	2280      	movs	r2, #128	; 0x80
    1408:	02d2      	lsls	r2, r2, #11
    140a:	431a      	orrs	r2, r3
    140c:	68fb      	ldr	r3, [r7, #12]
    140e:	605a      	str	r2, [r3, #4]
    1410:	e01a      	b.n	1448 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    1412:	687b      	ldr	r3, [r7, #4]
    1414:	0018      	movs	r0, r3
    1416:	4b2b      	ldr	r3, [pc, #172]	; (14c4 <_i2c_master_read_packet+0x270>)
    1418:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    141a:	683b      	ldr	r3, [r7, #0]
    141c:	685a      	ldr	r2, [r3, #4]
    141e:	2312      	movs	r3, #18
    1420:	18fb      	adds	r3, r7, r3
    1422:	881b      	ldrh	r3, [r3, #0]
    1424:	2112      	movs	r1, #18
    1426:	1879      	adds	r1, r7, r1
    1428:	1c58      	adds	r0, r3, #1
    142a:	8008      	strh	r0, [r1, #0]
    142c:	18d3      	adds	r3, r2, r3
    142e:	68fa      	ldr	r2, [r7, #12]
    1430:	2128      	movs	r1, #40	; 0x28
    1432:	5c52      	ldrb	r2, [r2, r1]
    1434:	b2d2      	uxtb	r2, r2
    1436:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    1438:	2317      	movs	r3, #23
    143a:	18fc      	adds	r4, r7, r3
    143c:	687b      	ldr	r3, [r7, #4]
    143e:	0018      	movs	r0, r3
    1440:	4b1e      	ldr	r3, [pc, #120]	; (14bc <_i2c_master_read_packet+0x268>)
    1442:	4798      	blx	r3
    1444:	0003      	movs	r3, r0
    1446:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1448:	2317      	movs	r3, #23
    144a:	18fb      	adds	r3, r7, r3
    144c:	781b      	ldrb	r3, [r3, #0]
    144e:	2b00      	cmp	r3, #0
    1450:	d109      	bne.n	1466 <_i2c_master_read_packet+0x212>
		while (tmp_data_length--) {
    1452:	2314      	movs	r3, #20
    1454:	18fb      	adds	r3, r7, r3
    1456:	881b      	ldrh	r3, [r3, #0]
    1458:	2214      	movs	r2, #20
    145a:	18ba      	adds	r2, r7, r2
    145c:	1e59      	subs	r1, r3, #1
    145e:	8011      	strh	r1, [r2, #0]
    1460:	2b00      	cmp	r3, #0
    1462:	d1aa      	bne.n	13ba <_i2c_master_read_packet+0x166>
    1464:	e000      	b.n	1468 <_i2c_master_read_packet+0x214>
				break;
    1466:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    1468:	687b      	ldr	r3, [r7, #4]
    146a:	7a9b      	ldrb	r3, [r3, #10]
    146c:	2b00      	cmp	r3, #0
    146e:	d00a      	beq.n	1486 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    1470:	687b      	ldr	r3, [r7, #4]
    1472:	0018      	movs	r0, r3
    1474:	4b13      	ldr	r3, [pc, #76]	; (14c4 <_i2c_master_read_packet+0x270>)
    1476:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1478:	68fb      	ldr	r3, [r7, #12]
    147a:	685b      	ldr	r3, [r3, #4]
    147c:	22c0      	movs	r2, #192	; 0xc0
    147e:	0292      	lsls	r2, r2, #10
    1480:	431a      	orrs	r2, r3
    1482:	68fb      	ldr	r3, [r7, #12]
    1484:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    1486:	687b      	ldr	r3, [r7, #4]
    1488:	0018      	movs	r0, r3
    148a:	4b0e      	ldr	r3, [pc, #56]	; (14c4 <_i2c_master_read_packet+0x270>)
    148c:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    148e:	683b      	ldr	r3, [r7, #0]
    1490:	685a      	ldr	r2, [r3, #4]
    1492:	2312      	movs	r3, #18
    1494:	18fb      	adds	r3, r7, r3
    1496:	881b      	ldrh	r3, [r3, #0]
    1498:	18d3      	adds	r3, r2, r3
    149a:	68fa      	ldr	r2, [r7, #12]
    149c:	2128      	movs	r1, #40	; 0x28
    149e:	5c52      	ldrb	r2, [r2, r1]
    14a0:	b2d2      	uxtb	r2, r2
    14a2:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    14a4:	2317      	movs	r3, #23
    14a6:	18fb      	adds	r3, r7, r3
    14a8:	781b      	ldrb	r3, [r3, #0]
}
    14aa:	0018      	movs	r0, r3
    14ac:	46bd      	mov	sp, r7
    14ae:	b007      	add	sp, #28
    14b0:	bd90      	pop	{r4, r7, pc}
    14b2:	46c0      	nop			; (mov r8, r8)
    14b4:	00001201 	.word	0x00001201
    14b8:	fffbffff 	.word	0xfffbffff
    14bc:	000011a3 	.word	0x000011a3
    14c0:	00001145 	.word	0x00001145
    14c4:	00000c19 	.word	0x00000c19

000014c8 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    14c8:	b580      	push	{r7, lr}
    14ca:	b082      	sub	sp, #8
    14cc:	af00      	add	r7, sp, #0
    14ce:	6078      	str	r0, [r7, #4]
    14d0:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    14d2:	687b      	ldr	r3, [r7, #4]
    14d4:	2201      	movs	r2, #1
    14d6:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    14d8:	687b      	ldr	r3, [r7, #4]
    14da:	2201      	movs	r2, #1
    14dc:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    14de:	683a      	ldr	r2, [r7, #0]
    14e0:	687b      	ldr	r3, [r7, #4]
    14e2:	0011      	movs	r1, r2
    14e4:	0018      	movs	r0, r3
    14e6:	4b03      	ldr	r3, [pc, #12]	; (14f4 <i2c_master_read_packet_wait+0x2c>)
    14e8:	4798      	blx	r3
    14ea:	0003      	movs	r3, r0
}
    14ec:	0018      	movs	r0, r3
    14ee:	46bd      	mov	sp, r7
    14f0:	b002      	add	sp, #8
    14f2:	bd80      	pop	{r7, pc}
    14f4:	00001255 	.word	0x00001255

000014f8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    14f8:	b590      	push	{r4, r7, lr}
    14fa:	b087      	sub	sp, #28
    14fc:	af00      	add	r7, sp, #0
    14fe:	6078      	str	r0, [r7, #4]
    1500:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1502:	687b      	ldr	r3, [r7, #4]
    1504:	681b      	ldr	r3, [r3, #0]
    1506:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1508:	2314      	movs	r3, #20
    150a:	18fb      	adds	r3, r7, r3
    150c:	683a      	ldr	r2, [r7, #0]
    150e:	8852      	ldrh	r2, [r2, #2]
    1510:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    1512:	687b      	ldr	r3, [r7, #4]
    1514:	0018      	movs	r0, r3
    1516:	4b51      	ldr	r3, [pc, #324]	; (165c <_i2c_master_write_packet+0x164>)
    1518:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    151a:	683b      	ldr	r3, [r7, #0]
    151c:	7a5b      	ldrb	r3, [r3, #9]
    151e:	2b00      	cmp	r3, #0
    1520:	d006      	beq.n	1530 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1522:	683b      	ldr	r3, [r7, #0]
    1524:	7a9a      	ldrb	r2, [r3, #10]
    1526:	687b      	ldr	r3, [r7, #4]
    1528:	0011      	movs	r1, r2
    152a:	0018      	movs	r0, r3
    152c:	4b4c      	ldr	r3, [pc, #304]	; (1660 <_i2c_master_write_packet+0x168>)
    152e:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1530:	68fb      	ldr	r3, [r7, #12]
    1532:	685b      	ldr	r3, [r3, #4]
    1534:	4a4b      	ldr	r2, [pc, #300]	; (1664 <_i2c_master_write_packet+0x16c>)
    1536:	401a      	ands	r2, r3
    1538:	68fb      	ldr	r3, [r7, #12]
    153a:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    153c:	683b      	ldr	r3, [r7, #0]
    153e:	7a1b      	ldrb	r3, [r3, #8]
    1540:	2b00      	cmp	r3, #0
    1542:	d00d      	beq.n	1560 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1544:	683b      	ldr	r3, [r7, #0]
    1546:	881b      	ldrh	r3, [r3, #0]
    1548:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    154a:	683b      	ldr	r3, [r7, #0]
    154c:	7a5b      	ldrb	r3, [r3, #9]
    154e:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1550:	4313      	orrs	r3, r2
    1552:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1554:	2380      	movs	r3, #128	; 0x80
    1556:	021b      	lsls	r3, r3, #8
    1558:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    155a:	68fb      	ldr	r3, [r7, #12]
    155c:	625a      	str	r2, [r3, #36]	; 0x24
    155e:	e009      	b.n	1574 <_i2c_master_write_packet+0x7c>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1560:	683b      	ldr	r3, [r7, #0]
    1562:	881b      	ldrh	r3, [r3, #0]
    1564:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1566:	683b      	ldr	r3, [r7, #0]
    1568:	7a5b      	ldrb	r3, [r3, #9]
    156a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    156c:	4313      	orrs	r3, r2
    156e:	001a      	movs	r2, r3
    1570:	68fb      	ldr	r3, [r7, #12]
    1572:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1574:	2317      	movs	r3, #23
    1576:	18fc      	adds	r4, r7, r3
    1578:	687b      	ldr	r3, [r7, #4]
    157a:	0018      	movs	r0, r3
    157c:	4b3a      	ldr	r3, [pc, #232]	; (1668 <_i2c_master_write_packet+0x170>)
    157e:	4798      	blx	r3
    1580:	0003      	movs	r3, r0
    1582:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1584:	2317      	movs	r3, #23
    1586:	18fb      	adds	r3, r7, r3
    1588:	781b      	ldrb	r3, [r3, #0]
    158a:	2b00      	cmp	r3, #0
    158c:	d107      	bne.n	159e <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    158e:	2317      	movs	r3, #23
    1590:	18fc      	adds	r4, r7, r3
    1592:	687b      	ldr	r3, [r7, #4]
    1594:	0018      	movs	r0, r3
    1596:	4b35      	ldr	r3, [pc, #212]	; (166c <_i2c_master_write_packet+0x174>)
    1598:	4798      	blx	r3
    159a:	0003      	movs	r3, r0
    159c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    159e:	2317      	movs	r3, #23
    15a0:	18fb      	adds	r3, r7, r3
    15a2:	781b      	ldrb	r3, [r3, #0]
    15a4:	2b00      	cmp	r3, #0
    15a6:	d152      	bne.n	164e <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    15a8:	2312      	movs	r3, #18
    15aa:	18fb      	adds	r3, r7, r3
    15ac:	2200      	movs	r2, #0
    15ae:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    15b0:	e033      	b.n	161a <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    15b2:	68fb      	ldr	r3, [r7, #12]
    15b4:	8b5b      	ldrh	r3, [r3, #26]
    15b6:	b29b      	uxth	r3, r3
    15b8:	001a      	movs	r2, r3
    15ba:	2320      	movs	r3, #32
    15bc:	4013      	ands	r3, r2
    15be:	d101      	bne.n	15c4 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    15c0:	2341      	movs	r3, #65	; 0x41
    15c2:	e047      	b.n	1654 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    15c4:	687b      	ldr	r3, [r7, #4]
    15c6:	0018      	movs	r0, r3
    15c8:	4b24      	ldr	r3, [pc, #144]	; (165c <_i2c_master_write_packet+0x164>)
    15ca:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    15cc:	683b      	ldr	r3, [r7, #0]
    15ce:	685a      	ldr	r2, [r3, #4]
    15d0:	2312      	movs	r3, #18
    15d2:	18fb      	adds	r3, r7, r3
    15d4:	881b      	ldrh	r3, [r3, #0]
    15d6:	2112      	movs	r1, #18
    15d8:	1879      	adds	r1, r7, r1
    15da:	1c58      	adds	r0, r3, #1
    15dc:	8008      	strh	r0, [r1, #0]
    15de:	18d3      	adds	r3, r2, r3
    15e0:	7819      	ldrb	r1, [r3, #0]
    15e2:	68fb      	ldr	r3, [r7, #12]
    15e4:	2228      	movs	r2, #40	; 0x28
    15e6:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    15e8:	2317      	movs	r3, #23
    15ea:	18fc      	adds	r4, r7, r3
    15ec:	687b      	ldr	r3, [r7, #4]
    15ee:	0018      	movs	r0, r3
    15f0:	4b1d      	ldr	r3, [pc, #116]	; (1668 <_i2c_master_write_packet+0x170>)
    15f2:	4798      	blx	r3
    15f4:	0003      	movs	r3, r0
    15f6:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    15f8:	2317      	movs	r3, #23
    15fa:	18fb      	adds	r3, r7, r3
    15fc:	781b      	ldrb	r3, [r3, #0]
    15fe:	2b00      	cmp	r3, #0
    1600:	d115      	bne.n	162e <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1602:	68fb      	ldr	r3, [r7, #12]
    1604:	8b5b      	ldrh	r3, [r3, #26]
    1606:	b29b      	uxth	r3, r3
    1608:	001a      	movs	r2, r3
    160a:	2304      	movs	r3, #4
    160c:	4013      	ands	r3, r2
    160e:	d004      	beq.n	161a <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    1610:	2317      	movs	r3, #23
    1612:	18fb      	adds	r3, r7, r3
    1614:	221e      	movs	r2, #30
    1616:	701a      	strb	r2, [r3, #0]
				break;
    1618:	e00a      	b.n	1630 <_i2c_master_write_packet+0x138>
		while (tmp_data_length--) {
    161a:	2314      	movs	r3, #20
    161c:	18fb      	adds	r3, r7, r3
    161e:	881b      	ldrh	r3, [r3, #0]
    1620:	2214      	movs	r2, #20
    1622:	18ba      	adds	r2, r7, r2
    1624:	1e59      	subs	r1, r3, #1
    1626:	8011      	strh	r1, [r2, #0]
    1628:	2b00      	cmp	r3, #0
    162a:	d1c2      	bne.n	15b2 <_i2c_master_write_packet+0xba>
    162c:	e000      	b.n	1630 <_i2c_master_write_packet+0x138>
				break;
    162e:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    1630:	687b      	ldr	r3, [r7, #4]
    1632:	7a9b      	ldrb	r3, [r3, #10]
    1634:	2b00      	cmp	r3, #0
    1636:	d00a      	beq.n	164e <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    1638:	687b      	ldr	r3, [r7, #4]
    163a:	0018      	movs	r0, r3
    163c:	4b07      	ldr	r3, [pc, #28]	; (165c <_i2c_master_write_packet+0x164>)
    163e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1640:	68fb      	ldr	r3, [r7, #12]
    1642:	685b      	ldr	r3, [r3, #4]
    1644:	22c0      	movs	r2, #192	; 0xc0
    1646:	0292      	lsls	r2, r2, #10
    1648:	431a      	orrs	r2, r3
    164a:	68fb      	ldr	r3, [r7, #12]
    164c:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    164e:	2317      	movs	r3, #23
    1650:	18fb      	adds	r3, r7, r3
    1652:	781b      	ldrb	r3, [r3, #0]
}
    1654:	0018      	movs	r0, r3
    1656:	46bd      	mov	sp, r7
    1658:	b007      	add	sp, #28
    165a:	bd90      	pop	{r4, r7, pc}
    165c:	00000c19 	.word	0x00000c19
    1660:	00001201 	.word	0x00001201
    1664:	fffbffff 	.word	0xfffbffff
    1668:	000011a3 	.word	0x000011a3
    166c:	00001145 	.word	0x00001145

00001670 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1670:	b580      	push	{r7, lr}
    1672:	b082      	sub	sp, #8
    1674:	af00      	add	r7, sp, #0
    1676:	6078      	str	r0, [r7, #4]
    1678:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    167a:	687b      	ldr	r3, [r7, #4]
    167c:	2201      	movs	r2, #1
    167e:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    1680:	687b      	ldr	r3, [r7, #4]
    1682:	2201      	movs	r2, #1
    1684:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    1686:	683a      	ldr	r2, [r7, #0]
    1688:	687b      	ldr	r3, [r7, #4]
    168a:	0011      	movs	r1, r2
    168c:	0018      	movs	r0, r3
    168e:	4b03      	ldr	r3, [pc, #12]	; (169c <i2c_master_write_packet_wait+0x2c>)
    1690:	4798      	blx	r3
    1692:	0003      	movs	r3, r0
}
    1694:	0018      	movs	r0, r3
    1696:	46bd      	mov	sp, r7
    1698:	b002      	add	sp, #8
    169a:	bd80      	pop	{r7, pc}
    169c:	000014f9 	.word	0x000014f9

000016a0 <system_set_sleepmode>:
 *
 * \param[in] sleep_mode  Sleep mode to configure for the next sleep operation
 */
static inline void system_set_sleepmode(
	const enum system_sleepmode sleep_mode)
{
    16a0:	b580      	push	{r7, lr}
    16a2:	b082      	sub	sp, #8
    16a4:	af00      	add	r7, sp, #0
    16a6:	0002      	movs	r2, r0
    16a8:	1dfb      	adds	r3, r7, #7
    16aa:	701a      	strb	r2, [r3, #0]
	PM->SLEEPCFG.reg = sleep_mode;
    16ac:	2380      	movs	r3, #128	; 0x80
    16ae:	05db      	lsls	r3, r3, #23
    16b0:	1dfa      	adds	r2, r7, #7
    16b2:	7812      	ldrb	r2, [r2, #0]
    16b4:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	2380      	movs	r3, #128	; 0x80
    16ba:	05db      	lsls	r3, r3, #23
    16bc:	785b      	ldrb	r3, [r3, #1]
    16be:	b2db      	uxtb	r3, r3
    16c0:	1dfa      	adds	r2, r7, #7
    16c2:	7812      	ldrb	r2, [r2, #0]
    16c4:	429a      	cmp	r2, r3
    16c6:	d1f7      	bne.n	16b8 <system_set_sleepmode+0x18>
}
    16c8:	46c0      	nop			; (mov r8, r8)
    16ca:	46bd      	mov	sp, r7
    16cc:	b002      	add	sp, #8
    16ce:	bd80      	pop	{r7, pc}

000016d0 <system_sleep>:
 * all ongoing memory accesses have completed. Further, a WFI (Wait For Interrupt)
 * instruction is executed to place the device into the sleep mode specified by
 * \ref system_set_sleepmode.
 */
static inline void system_sleep(void)
{
    16d0:	b580      	push	{r7, lr}
    16d2:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    16d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    16d8:	bf30      	wfi
	__DSB();
	__WFI();
}
    16da:	46c0      	nop			; (mov r8, r8)
    16dc:	46bd      	mov	sp, r7
    16de:	bd80      	pop	{r7, pc}

000016e0 <rtc_count_get_config_defaults>:
 *  \param[out] config  Configuration structure to be initialized to default
 *                      values
 */
static inline void rtc_count_get_config_defaults(
		struct rtc_count_config *const config)
{
    16e0:	b580      	push	{r7, lr}
    16e2:	b084      	sub	sp, #16
    16e4:	af00      	add	r7, sp, #0
    16e6:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
    16e8:	687b      	ldr	r3, [r7, #4]
    16ea:	22b0      	movs	r2, #176	; 0xb0
    16ec:	0112      	lsls	r2, r2, #4
    16ee:	801a      	strh	r2, [r3, #0]
	config->mode                = RTC_COUNT_MODE_32BIT;
    16f0:	687b      	ldr	r3, [r7, #4]
    16f2:	2201      	movs	r2, #1
    16f4:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    16f6:	687b      	ldr	r3, [r7, #4]
    16f8:	2200      	movs	r2, #0
    16fa:	70da      	strb	r2, [r3, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
    16fc:	687b      	ldr	r3, [r7, #4]
    16fe:	2201      	movs	r2, #1
    1700:	711a      	strb	r2, [r3, #4]
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    1702:	230f      	movs	r3, #15
    1704:	18fb      	adds	r3, r7, r3
    1706:	2200      	movs	r2, #0
    1708:	701a      	strb	r2, [r3, #0]
    170a:	e00e      	b.n	172a <rtc_count_get_config_defaults+0x4a>
		config->compare_values[i] = 0;
    170c:	230f      	movs	r3, #15
    170e:	18fb      	adds	r3, r7, r3
    1710:	781a      	ldrb	r2, [r3, #0]
    1712:	687b      	ldr	r3, [r7, #4]
    1714:	3202      	adds	r2, #2
    1716:	0092      	lsls	r2, r2, #2
    1718:	2100      	movs	r1, #0
    171a:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    171c:	230f      	movs	r3, #15
    171e:	18fb      	adds	r3, r7, r3
    1720:	781a      	ldrb	r2, [r3, #0]
    1722:	230f      	movs	r3, #15
    1724:	18fb      	adds	r3, r7, r3
    1726:	3201      	adds	r2, #1
    1728:	701a      	strb	r2, [r3, #0]
    172a:	230f      	movs	r3, #15
    172c:	18fb      	adds	r3, r7, r3
    172e:	781b      	ldrb	r3, [r3, #0]
    1730:	2b01      	cmp	r3, #1
    1732:	d9eb      	bls.n	170c <rtc_count_get_config_defaults+0x2c>
	}
}
    1734:	46c0      	nop			; (mov r8, r8)
    1736:	46bd      	mov	sp, r7
    1738:	b004      	add	sp, #16
    173a:	bd80      	pop	{r7, pc}

0000173c <rtc_callback>:
 #include "rtc_interface.h"

 static struct rtc_module module;

 static void rtc_callback(void)
 {
    173c:	b580      	push	{r7, lr}
    173e:	af00      	add	r7, sp, #0
	// TODO do anything else?
	rtc_count_disable_callback(&module, RTC_COUNT_CALLBACK_COMPARE_0);
    1740:	4b03      	ldr	r3, [pc, #12]	; (1750 <rtc_callback+0x14>)
    1742:	2108      	movs	r1, #8
    1744:	0018      	movs	r0, r3
    1746:	4b03      	ldr	r3, [pc, #12]	; (1754 <rtc_callback+0x18>)
    1748:	4798      	blx	r3
 }
    174a:	46c0      	nop			; (mov r8, r8)
    174c:	46bd      	mov	sp, r7
    174e:	bd80      	pop	{r7, pc}
    1750:	2000002c 	.word	0x2000002c
    1754:	00000901 	.word	0x00000901

00001758 <rtc_init>:

 void rtc_init(void)
 {
    1758:	b580      	push	{r7, lr}
    175a:	b084      	sub	sp, #16
    175c:	af00      	add	r7, sp, #0
	// Uses 1.024kHz from ULP32K clock
	struct rtc_count_config config;
	rtc_count_get_config_defaults(&config);
    175e:	003b      	movs	r3, r7
    1760:	0018      	movs	r0, r3
    1762:	4b0f      	ldr	r3, [pc, #60]	; (17a0 <rtc_init+0x48>)
    1764:	4798      	blx	r3
	config.prescaler = RTC_COUNT_PRESCALER_OFF; // 1.024kHz clock
    1766:	003b      	movs	r3, r7
    1768:	2200      	movs	r2, #0
    176a:	801a      	strh	r2, [r3, #0]
	
	rtc_count_init(&module, RTC, &config);
    176c:	003a      	movs	r2, r7
    176e:	490d      	ldr	r1, [pc, #52]	; (17a4 <rtc_init+0x4c>)
    1770:	4b0d      	ldr	r3, [pc, #52]	; (17a8 <rtc_init+0x50>)
    1772:	0018      	movs	r0, r3
    1774:	4b0d      	ldr	r3, [pc, #52]	; (17ac <rtc_init+0x54>)
    1776:	4798      	blx	r3
	rtc_count_set_count(&module, 0);
    1778:	4b0b      	ldr	r3, [pc, #44]	; (17a8 <rtc_init+0x50>)
    177a:	2100      	movs	r1, #0
    177c:	0018      	movs	r0, r3
    177e:	4b0c      	ldr	r3, [pc, #48]	; (17b0 <rtc_init+0x58>)
    1780:	4798      	blx	r3
	rtc_count_enable(&module);
    1782:	4b09      	ldr	r3, [pc, #36]	; (17a8 <rtc_init+0x50>)
    1784:	0018      	movs	r0, r3
    1786:	4b0b      	ldr	r3, [pc, #44]	; (17b4 <rtc_init+0x5c>)
    1788:	4798      	blx	r3

	rtc_count_register_callback(&module, rtc_callback, RTC_COUNT_CALLBACK_COMPARE_0);
    178a:	490b      	ldr	r1, [pc, #44]	; (17b8 <rtc_init+0x60>)
    178c:	4b06      	ldr	r3, [pc, #24]	; (17a8 <rtc_init+0x50>)
    178e:	2208      	movs	r2, #8
    1790:	0018      	movs	r0, r3
    1792:	4b0a      	ldr	r3, [pc, #40]	; (17bc <rtc_init+0x64>)
    1794:	4798      	blx	r3
 }
    1796:	46c0      	nop			; (mov r8, r8)
    1798:	46bd      	mov	sp, r7
    179a:	b004      	add	sp, #16
    179c:	bd80      	pop	{r7, pc}
    179e:	46c0      	nop			; (mov r8, r8)
    17a0:	000016e1 	.word	0x000016e1
    17a4:	40002000 	.word	0x40002000
    17a8:	2000002c 	.word	0x2000002c
    17ac:	00000609 	.word	0x00000609
    17b0:	0000066d 	.word	0x0000066d
    17b4:	000003f5 	.word	0x000003f5
    17b8:	0000173d 	.word	0x0000173d
    17bc:	000007c1 	.word	0x000007c1

000017c0 <rtc_idle_delay>:

 void rtc_idle_delay(uint32_t sleep_ms)
 {
    17c0:	b580      	push	{r7, lr}
    17c2:	b084      	sub	sp, #16
    17c4:	af00      	add	r7, sp, #0
    17c6:	6078      	str	r0, [r7, #4]
	uint32_t current_count = rtc_count_get_count(&module);
    17c8:	4b0e      	ldr	r3, [pc, #56]	; (1804 <rtc_idle_delay+0x44>)
    17ca:	0018      	movs	r0, r3
    17cc:	4b0e      	ldr	r3, [pc, #56]	; (1808 <rtc_idle_delay+0x48>)
    17ce:	4798      	blx	r3
    17d0:	0003      	movs	r3, r0
    17d2:	60fb      	str	r3, [r7, #12]

	uint32_t wakeup_count = current_count + sleep_ms;
    17d4:	68fa      	ldr	r2, [r7, #12]
    17d6:	687b      	ldr	r3, [r7, #4]
    17d8:	18d3      	adds	r3, r2, r3
    17da:	60bb      	str	r3, [r7, #8]
	rtc_count_set_compare(&module, wakeup_count, RTC_COUNT_COMPARE_0);
    17dc:	68b9      	ldr	r1, [r7, #8]
    17de:	4b09      	ldr	r3, [pc, #36]	; (1804 <rtc_idle_delay+0x44>)
    17e0:	2200      	movs	r2, #0
    17e2:	0018      	movs	r0, r3
    17e4:	4b09      	ldr	r3, [pc, #36]	; (180c <rtc_idle_delay+0x4c>)
    17e6:	4798      	blx	r3
	rtc_count_enable_callback(&module, RTC_COUNT_CALLBACK_COMPARE_0);
    17e8:	4b06      	ldr	r3, [pc, #24]	; (1804 <rtc_idle_delay+0x44>)
    17ea:	2108      	movs	r1, #8
    17ec:	0018      	movs	r0, r3
    17ee:	4b08      	ldr	r3, [pc, #32]	; (1810 <rtc_idle_delay+0x50>)
    17f0:	4798      	blx	r3

	system_set_sleepmode(SYSTEM_SLEEPMODE_IDLE);
    17f2:	2002      	movs	r0, #2
    17f4:	4b07      	ldr	r3, [pc, #28]	; (1814 <rtc_idle_delay+0x54>)
    17f6:	4798      	blx	r3
	system_sleep();
    17f8:	4b07      	ldr	r3, [pc, #28]	; (1818 <rtc_idle_delay+0x58>)
    17fa:	4798      	blx	r3
 }
    17fc:	46c0      	nop			; (mov r8, r8)
    17fe:	46bd      	mov	sp, r7
    1800:	b004      	add	sp, #16
    1802:	bd80      	pop	{r7, pc}
    1804:	2000002c 	.word	0x2000002c
    1808:	000006d9 	.word	0x000006d9
    180c:	00000729 	.word	0x00000729
    1810:	00000875 	.word	0x00000875
    1814:	000016a1 	.word	0x000016a1
    1818:	000016d1 	.word	0x000016d1

0000181c <rtc_standby_delay>:

 void rtc_standby_delay(uint32_t sleep_ms)
 {
    181c:	b580      	push	{r7, lr}
    181e:	b084      	sub	sp, #16
    1820:	af00      	add	r7, sp, #0
    1822:	6078      	str	r0, [r7, #4]
	uint32_t current_count = rtc_count_get_count(&module);
    1824:	4b0e      	ldr	r3, [pc, #56]	; (1860 <rtc_standby_delay+0x44>)
    1826:	0018      	movs	r0, r3
    1828:	4b0e      	ldr	r3, [pc, #56]	; (1864 <rtc_standby_delay+0x48>)
    182a:	4798      	blx	r3
    182c:	0003      	movs	r3, r0
    182e:	60fb      	str	r3, [r7, #12]

	uint32_t wakeup_count = current_count + sleep_ms;
    1830:	68fa      	ldr	r2, [r7, #12]
    1832:	687b      	ldr	r3, [r7, #4]
    1834:	18d3      	adds	r3, r2, r3
    1836:	60bb      	str	r3, [r7, #8]
	rtc_count_set_compare(&module, wakeup_count, RTC_COUNT_COMPARE_0);
    1838:	68b9      	ldr	r1, [r7, #8]
    183a:	4b09      	ldr	r3, [pc, #36]	; (1860 <rtc_standby_delay+0x44>)
    183c:	2200      	movs	r2, #0
    183e:	0018      	movs	r0, r3
    1840:	4b09      	ldr	r3, [pc, #36]	; (1868 <rtc_standby_delay+0x4c>)
    1842:	4798      	blx	r3
	rtc_count_enable_callback(&module, RTC_COUNT_CALLBACK_COMPARE_0);
    1844:	4b06      	ldr	r3, [pc, #24]	; (1860 <rtc_standby_delay+0x44>)
    1846:	2108      	movs	r1, #8
    1848:	0018      	movs	r0, r3
    184a:	4b08      	ldr	r3, [pc, #32]	; (186c <rtc_standby_delay+0x50>)
    184c:	4798      	blx	r3

	system_set_sleepmode(SYSTEM_SLEEPMODE_STANDBY);
    184e:	2004      	movs	r0, #4
    1850:	4b07      	ldr	r3, [pc, #28]	; (1870 <rtc_standby_delay+0x54>)
    1852:	4798      	blx	r3
	system_sleep();
    1854:	4b07      	ldr	r3, [pc, #28]	; (1874 <rtc_standby_delay+0x58>)
    1856:	4798      	blx	r3
    1858:	46c0      	nop			; (mov r8, r8)
    185a:	46bd      	mov	sp, r7
    185c:	b004      	add	sp, #16
    185e:	bd80      	pop	{r7, pc}
    1860:	2000002c 	.word	0x2000002c
    1864:	000006d9 	.word	0x000006d9
    1868:	00000729 	.word	0x00000729
    186c:	00000875 	.word	0x00000875
    1870:	000016a1 	.word	0x000016a1
    1874:	000016d1 	.word	0x000016d1

00001878 <bmp280_write_configuration>:
 * \brief Configure Bosch BMP280 registers.
 *
 * \param config Pointer to BMP280 configuration object
 */
static void bmp280_write_configuration(const bmp280_config_t * config)
{
    1878:	b590      	push	{r4, r7, lr}
    187a:	b085      	sub	sp, #20
    187c:	af00      	add	r7, sp, #0
    187e:	6078      	str	r0, [r7, #4]
    // Sensor configuration register.
    uint8_t temp = ((config->t_sb & 0x07) << 5) |
    1880:	687b      	ldr	r3, [r7, #4]
    1882:	781b      	ldrb	r3, [r3, #0]
    1884:	075b      	lsls	r3, r3, #29
    1886:	0f5b      	lsrs	r3, r3, #29
    1888:	b2db      	uxtb	r3, r3
    188a:	015b      	lsls	r3, r3, #5
    188c:	b25a      	sxtb	r2, r3
                   ((config->filter & 0x07) << 2) |
    188e:	687b      	ldr	r3, [r7, #4]
    1890:	781b      	ldrb	r3, [r3, #0]
    1892:	069b      	lsls	r3, r3, #26
    1894:	0f5b      	lsrs	r3, r3, #29
    1896:	b2db      	uxtb	r3, r3
    1898:	009b      	lsls	r3, r3, #2
    189a:	b25b      	sxtb	r3, r3
    189c:	211c      	movs	r1, #28
    189e:	400b      	ands	r3, r1
    18a0:	b25b      	sxtb	r3, r3
    uint8_t temp = ((config->t_sb & 0x07) << 5) |
    18a2:	4313      	orrs	r3, r2
    18a4:	b25a      	sxtb	r2, r3
                   (config->spi3w_en & 0x01);
    18a6:	687b      	ldr	r3, [r7, #4]
    18a8:	781b      	ldrb	r3, [r3, #0]
    18aa:	065b      	lsls	r3, r3, #25
    18ac:	0fdb      	lsrs	r3, r3, #31
    18ae:	b2db      	uxtb	r3, r3
    18b0:	b25b      	sxtb	r3, r3
    18b2:	2101      	movs	r1, #1
    18b4:	400b      	ands	r3, r1
    18b6:	b25b      	sxtb	r3, r3
                   ((config->filter & 0x07) << 2) |
    18b8:	4313      	orrs	r3, r2
    18ba:	b25b      	sxtb	r3, r3
    18bc:	b2da      	uxtb	r2, r3
    uint8_t temp = ((config->t_sb & 0x07) << 5) |
    18be:	230f      	movs	r3, #15
    18c0:	18fb      	adds	r3, r7, r3
    18c2:	701a      	strb	r2, [r3, #0]

	i2c_write_bytes(&temp, 1, BMP280_I2C_ADDR, BMP280_REG_CONFIG);
    18c4:	230f      	movs	r3, #15
    18c6:	18f8      	adds	r0, r7, r3
    18c8:	23f5      	movs	r3, #245	; 0xf5
    18ca:	2276      	movs	r2, #118	; 0x76
    18cc:	2101      	movs	r1, #1
    18ce:	4c17      	ldr	r4, [pc, #92]	; (192c <bmp280_write_configuration+0xb4>)
    18d0:	47a0      	blx	r4

    // Measurement control configuration register.
    temp = ((config->osrs_t & 0x07) << 5) |
    18d2:	687b      	ldr	r3, [r7, #4]
    18d4:	785b      	ldrb	r3, [r3, #1]
    18d6:	075b      	lsls	r3, r3, #29
    18d8:	0f5b      	lsrs	r3, r3, #29
    18da:	b2db      	uxtb	r3, r3
    18dc:	015b      	lsls	r3, r3, #5
    18de:	b25a      	sxtb	r2, r3
           ((config->osrs_p & 0x07) << 2) |
    18e0:	687b      	ldr	r3, [r7, #4]
    18e2:	785b      	ldrb	r3, [r3, #1]
    18e4:	069b      	lsls	r3, r3, #26
    18e6:	0f5b      	lsrs	r3, r3, #29
    18e8:	b2db      	uxtb	r3, r3
    18ea:	009b      	lsls	r3, r3, #2
    18ec:	b25b      	sxtb	r3, r3
    18ee:	211c      	movs	r1, #28
    18f0:	400b      	ands	r3, r1
    18f2:	b25b      	sxtb	r3, r3
    temp = ((config->osrs_t & 0x07) << 5) |
    18f4:	4313      	orrs	r3, r2
    18f6:	b25a      	sxtb	r2, r3
           (config->mode & 0x03);
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	785b      	ldrb	r3, [r3, #1]
    18fc:	061b      	lsls	r3, r3, #24
    18fe:	0f9b      	lsrs	r3, r3, #30
    1900:	b2db      	uxtb	r3, r3
    1902:	b25b      	sxtb	r3, r3
    1904:	2103      	movs	r1, #3
    1906:	400b      	ands	r3, r1
    1908:	b25b      	sxtb	r3, r3
           ((config->osrs_p & 0x07) << 2) |
    190a:	4313      	orrs	r3, r2
    190c:	b25b      	sxtb	r3, r3
    190e:	b2da      	uxtb	r2, r3
    temp = ((config->osrs_t & 0x07) << 5) |
    1910:	230f      	movs	r3, #15
    1912:	18fb      	adds	r3, r7, r3
    1914:	701a      	strb	r2, [r3, #0]

	i2c_write_bytes(&temp, 1, BMP280_I2C_ADDR, BMP280_REG_CTRL_MEAS);
    1916:	230f      	movs	r3, #15
    1918:	18f8      	adds	r0, r7, r3
    191a:	23f4      	movs	r3, #244	; 0xf4
    191c:	2276      	movs	r2, #118	; 0x76
    191e:	2101      	movs	r1, #1
    1920:	4c02      	ldr	r4, [pc, #8]	; (192c <bmp280_write_configuration+0xb4>)
    1922:	47a0      	blx	r4
}
    1924:	46c0      	nop			; (mov r8, r8)
    1926:	46bd      	mov	sp, r7
    1928:	b005      	add	sp, #20
    192a:	bd90      	pop	{r4, r7, pc}
    192c:	000021f5 	.word	0x000021f5

00001930 <unpack_uint16>:

static uint16_t unpack_uint16(uint8_t * data)
{
    1930:	b580      	push	{r7, lr}
    1932:	b084      	sub	sp, #16
    1934:	af00      	add	r7, sp, #0
    1936:	6078      	str	r0, [r7, #4]
	uint16_t val = 0;
    1938:	230e      	movs	r3, #14
    193a:	18fb      	adds	r3, r7, r3
    193c:	2200      	movs	r2, #0
    193e:	801a      	strh	r2, [r3, #0]
	val |= (*data | ((uint16_t) *(data+1) << 8));
    1940:	687b      	ldr	r3, [r7, #4]
    1942:	781b      	ldrb	r3, [r3, #0]
    1944:	b21a      	sxth	r2, r3
    1946:	687b      	ldr	r3, [r7, #4]
    1948:	3301      	adds	r3, #1
    194a:	781b      	ldrb	r3, [r3, #0]
    194c:	021b      	lsls	r3, r3, #8
    194e:	b21b      	sxth	r3, r3
    1950:	4313      	orrs	r3, r2
    1952:	b21a      	sxth	r2, r3
    1954:	230e      	movs	r3, #14
    1956:	18fb      	adds	r3, r7, r3
    1958:	2100      	movs	r1, #0
    195a:	5e5b      	ldrsh	r3, [r3, r1]
    195c:	4313      	orrs	r3, r2
    195e:	b21a      	sxth	r2, r3
    1960:	230e      	movs	r3, #14
    1962:	18fb      	adds	r3, r7, r3
    1964:	801a      	strh	r2, [r3, #0]
	return val;
    1966:	230e      	movs	r3, #14
    1968:	18fb      	adds	r3, r7, r3
    196a:	881b      	ldrh	r3, [r3, #0]
}
    196c:	0018      	movs	r0, r3
    196e:	46bd      	mov	sp, r7
    1970:	b004      	add	sp, #16
    1972:	bd80      	pop	{r7, pc}

00001974 <unpack_int16>:

static int16_t unpack_int16(uint8_t * data)
{
    1974:	b580      	push	{r7, lr}
    1976:	b084      	sub	sp, #16
    1978:	af00      	add	r7, sp, #0
    197a:	6078      	str	r0, [r7, #4]
	int16_t val = 0;
    197c:	230e      	movs	r3, #14
    197e:	18fb      	adds	r3, r7, r3
    1980:	2200      	movs	r2, #0
    1982:	801a      	strh	r2, [r3, #0]
	val |= (*data | ((uint16_t) *(data+1) << 8));
    1984:	687b      	ldr	r3, [r7, #4]
    1986:	781b      	ldrb	r3, [r3, #0]
    1988:	b21a      	sxth	r2, r3
    198a:	687b      	ldr	r3, [r7, #4]
    198c:	3301      	adds	r3, #1
    198e:	781b      	ldrb	r3, [r3, #0]
    1990:	021b      	lsls	r3, r3, #8
    1992:	b21b      	sxth	r3, r3
    1994:	4313      	orrs	r3, r2
    1996:	b219      	sxth	r1, r3
    1998:	230e      	movs	r3, #14
    199a:	18fb      	adds	r3, r7, r3
    199c:	220e      	movs	r2, #14
    199e:	18ba      	adds	r2, r7, r2
    19a0:	8812      	ldrh	r2, [r2, #0]
    19a2:	430a      	orrs	r2, r1
    19a4:	801a      	strh	r2, [r3, #0]
	return val;
    19a6:	230e      	movs	r3, #14
    19a8:	18fb      	adds	r3, r7, r3
    19aa:	2200      	movs	r2, #0
    19ac:	5e9b      	ldrsh	r3, [r3, r2]
}
    19ae:	0018      	movs	r0, r3
    19b0:	46bd      	mov	sp, r7
    19b2:	b004      	add	sp, #16
    19b4:	bd80      	pop	{r7, pc}
	...

000019b8 <init_bmp280>:

/*!
 * \brief Basic initialization function for Bosch BMP280 pressure/temperature sensor.
 */
void init_bmp280(void)
{
    19b8:	b590      	push	{r4, r7, lr}
    19ba:	b089      	sub	sp, #36	; 0x24
    19bc:	af00      	add	r7, sp, #0
	uint8_t me = 0;
    19be:	231f      	movs	r3, #31
    19c0:	18fb      	adds	r3, r7, r3
    19c2:	2200      	movs	r2, #0
    19c4:	701a      	strb	r2, [r3, #0]
	i2c_read_bytes(&me, 1, BMP280_I2C_ADDR, BMP280_REG_ID);
    19c6:	231f      	movs	r3, #31
    19c8:	18f8      	adds	r0, r7, r3
    19ca:	23d0      	movs	r3, #208	; 0xd0
    19cc:	2276      	movs	r2, #118	; 0x76
    19ce:	2101      	movs	r1, #1
    19d0:	4c49      	ldr	r4, [pc, #292]	; (1af8 <init_bmp280+0x140>)
    19d2:	47a0      	blx	r4
	if (me != BMP280_CHIP_ID)
    19d4:	231f      	movs	r3, #31
    19d6:	18fb      	adds	r3, r7, r3
    19d8:	781b      	ldrb	r3, [r3, #0]
    19da:	2b58      	cmp	r3, #88	; 0x58
    19dc:	d000      	beq.n	19e0 <init_bmp280+0x28>
    19de:	e086      	b.n	1aee <init_bmp280+0x136>
    {
        return;
    }

    // Read calibration data if not done already.
	if(bmp280_cal_data.dig_T1 == 0)
    19e0:	4b46      	ldr	r3, [pc, #280]	; (1afc <init_bmp280+0x144>)
    19e2:	881b      	ldrh	r3, [r3, #0]
    19e4:	2b00      	cmp	r3, #0
    19e6:	d177      	bne.n	1ad8 <init_bmp280+0x120>
	{
		uint8_t temp[24] = {0};
    19e8:	1d3b      	adds	r3, r7, #4
    19ea:	0018      	movs	r0, r3
    19ec:	2318      	movs	r3, #24
    19ee:	001a      	movs	r2, r3
    19f0:	2100      	movs	r1, #0
    19f2:	4b43      	ldr	r3, [pc, #268]	; (1b00 <init_bmp280+0x148>)
    19f4:	4798      	blx	r3
		i2c_read_bytes(temp, 24, BMP280_I2C_ADDR, 0x88);
    19f6:	1d38      	adds	r0, r7, #4
    19f8:	2388      	movs	r3, #136	; 0x88
    19fa:	2276      	movs	r2, #118	; 0x76
    19fc:	2118      	movs	r1, #24
    19fe:	4c3e      	ldr	r4, [pc, #248]	; (1af8 <init_bmp280+0x140>)
    1a00:	47a0      	blx	r4

		// Parse calibration data.
		bmp280_cal_data.dig_T1 = unpack_uint16(&temp[0]);
    1a02:	1d3b      	adds	r3, r7, #4
    1a04:	0018      	movs	r0, r3
    1a06:	4b3f      	ldr	r3, [pc, #252]	; (1b04 <init_bmp280+0x14c>)
    1a08:	4798      	blx	r3
    1a0a:	0003      	movs	r3, r0
    1a0c:	001a      	movs	r2, r3
    1a0e:	4b3b      	ldr	r3, [pc, #236]	; (1afc <init_bmp280+0x144>)
    1a10:	801a      	strh	r2, [r3, #0]
		bmp280_cal_data.dig_T2 = unpack_int16(&temp[2]);
    1a12:	1d3b      	adds	r3, r7, #4
    1a14:	3302      	adds	r3, #2
    1a16:	0018      	movs	r0, r3
    1a18:	4b3b      	ldr	r3, [pc, #236]	; (1b08 <init_bmp280+0x150>)
    1a1a:	4798      	blx	r3
    1a1c:	0003      	movs	r3, r0
    1a1e:	001a      	movs	r2, r3
    1a20:	4b36      	ldr	r3, [pc, #216]	; (1afc <init_bmp280+0x144>)
    1a22:	805a      	strh	r2, [r3, #2]
		bmp280_cal_data.dig_T3 = unpack_int16(&temp[4]);
    1a24:	1d3b      	adds	r3, r7, #4
    1a26:	3304      	adds	r3, #4
    1a28:	0018      	movs	r0, r3
    1a2a:	4b37      	ldr	r3, [pc, #220]	; (1b08 <init_bmp280+0x150>)
    1a2c:	4798      	blx	r3
    1a2e:	0003      	movs	r3, r0
    1a30:	001a      	movs	r2, r3
    1a32:	4b32      	ldr	r3, [pc, #200]	; (1afc <init_bmp280+0x144>)
    1a34:	809a      	strh	r2, [r3, #4]
		bmp280_cal_data.dig_P1 = unpack_uint16(&temp[6]);
    1a36:	1d3b      	adds	r3, r7, #4
    1a38:	3306      	adds	r3, #6
    1a3a:	0018      	movs	r0, r3
    1a3c:	4b31      	ldr	r3, [pc, #196]	; (1b04 <init_bmp280+0x14c>)
    1a3e:	4798      	blx	r3
    1a40:	0003      	movs	r3, r0
    1a42:	001a      	movs	r2, r3
    1a44:	4b2d      	ldr	r3, [pc, #180]	; (1afc <init_bmp280+0x144>)
    1a46:	80da      	strh	r2, [r3, #6]
		bmp280_cal_data.dig_P2 = unpack_int16(&temp[8]);
    1a48:	1d3b      	adds	r3, r7, #4
    1a4a:	3308      	adds	r3, #8
    1a4c:	0018      	movs	r0, r3
    1a4e:	4b2e      	ldr	r3, [pc, #184]	; (1b08 <init_bmp280+0x150>)
    1a50:	4798      	blx	r3
    1a52:	0003      	movs	r3, r0
    1a54:	001a      	movs	r2, r3
    1a56:	4b29      	ldr	r3, [pc, #164]	; (1afc <init_bmp280+0x144>)
    1a58:	811a      	strh	r2, [r3, #8]
		bmp280_cal_data.dig_P3 = unpack_int16(&temp[10]);
    1a5a:	1d3b      	adds	r3, r7, #4
    1a5c:	330a      	adds	r3, #10
    1a5e:	0018      	movs	r0, r3
    1a60:	4b29      	ldr	r3, [pc, #164]	; (1b08 <init_bmp280+0x150>)
    1a62:	4798      	blx	r3
    1a64:	0003      	movs	r3, r0
    1a66:	001a      	movs	r2, r3
    1a68:	4b24      	ldr	r3, [pc, #144]	; (1afc <init_bmp280+0x144>)
    1a6a:	815a      	strh	r2, [r3, #10]
		bmp280_cal_data.dig_P4 = unpack_int16(&temp[12]);
    1a6c:	1d3b      	adds	r3, r7, #4
    1a6e:	330c      	adds	r3, #12
    1a70:	0018      	movs	r0, r3
    1a72:	4b25      	ldr	r3, [pc, #148]	; (1b08 <init_bmp280+0x150>)
    1a74:	4798      	blx	r3
    1a76:	0003      	movs	r3, r0
    1a78:	001a      	movs	r2, r3
    1a7a:	4b20      	ldr	r3, [pc, #128]	; (1afc <init_bmp280+0x144>)
    1a7c:	819a      	strh	r2, [r3, #12]
		bmp280_cal_data.dig_P5 = unpack_int16(&temp[14]);
    1a7e:	1d3b      	adds	r3, r7, #4
    1a80:	330e      	adds	r3, #14
    1a82:	0018      	movs	r0, r3
    1a84:	4b20      	ldr	r3, [pc, #128]	; (1b08 <init_bmp280+0x150>)
    1a86:	4798      	blx	r3
    1a88:	0003      	movs	r3, r0
    1a8a:	001a      	movs	r2, r3
    1a8c:	4b1b      	ldr	r3, [pc, #108]	; (1afc <init_bmp280+0x144>)
    1a8e:	81da      	strh	r2, [r3, #14]
		bmp280_cal_data.dig_P6 = unpack_int16(&temp[16]);
    1a90:	1d3b      	adds	r3, r7, #4
    1a92:	3310      	adds	r3, #16
    1a94:	0018      	movs	r0, r3
    1a96:	4b1c      	ldr	r3, [pc, #112]	; (1b08 <init_bmp280+0x150>)
    1a98:	4798      	blx	r3
    1a9a:	0003      	movs	r3, r0
    1a9c:	001a      	movs	r2, r3
    1a9e:	4b17      	ldr	r3, [pc, #92]	; (1afc <init_bmp280+0x144>)
    1aa0:	821a      	strh	r2, [r3, #16]
		bmp280_cal_data.dig_P7 = unpack_int16(&temp[18]);
    1aa2:	1d3b      	adds	r3, r7, #4
    1aa4:	3312      	adds	r3, #18
    1aa6:	0018      	movs	r0, r3
    1aa8:	4b17      	ldr	r3, [pc, #92]	; (1b08 <init_bmp280+0x150>)
    1aaa:	4798      	blx	r3
    1aac:	0003      	movs	r3, r0
    1aae:	001a      	movs	r2, r3
    1ab0:	4b12      	ldr	r3, [pc, #72]	; (1afc <init_bmp280+0x144>)
    1ab2:	825a      	strh	r2, [r3, #18]
		bmp280_cal_data.dig_P8 = unpack_int16(&temp[20]);
    1ab4:	1d3b      	adds	r3, r7, #4
    1ab6:	3314      	adds	r3, #20
    1ab8:	0018      	movs	r0, r3
    1aba:	4b13      	ldr	r3, [pc, #76]	; (1b08 <init_bmp280+0x150>)
    1abc:	4798      	blx	r3
    1abe:	0003      	movs	r3, r0
    1ac0:	001a      	movs	r2, r3
    1ac2:	4b0e      	ldr	r3, [pc, #56]	; (1afc <init_bmp280+0x144>)
    1ac4:	829a      	strh	r2, [r3, #20]
		bmp280_cal_data.dig_P9 = unpack_int16(&temp[22]);
    1ac6:	1d3b      	adds	r3, r7, #4
    1ac8:	3316      	adds	r3, #22
    1aca:	0018      	movs	r0, r3
    1acc:	4b0e      	ldr	r3, [pc, #56]	; (1b08 <init_bmp280+0x150>)
    1ace:	4798      	blx	r3
    1ad0:	0003      	movs	r3, r0
    1ad2:	001a      	movs	r2, r3
    1ad4:	4b09      	ldr	r3, [pc, #36]	; (1afc <init_bmp280+0x144>)
    1ad6:	82da      	strh	r2, [r3, #22]
	}

	// Configure barometer in forced mode (1 sample then sleep), 1x oversample on both for <6.4ms measurement time,
	// no filter
    bmp280_config_t config = {
    1ad8:	231c      	movs	r3, #28
    1ada:	18fb      	adds	r3, r7, r3
    1adc:	4a0b      	ldr	r2, [pc, #44]	; (1b0c <init_bmp280+0x154>)
    1ade:	8812      	ldrh	r2, [r2, #0]
    1ae0:	801a      	strh	r2, [r3, #0]
        .spi3w_en   = BMP280_SPI_4_WIRE,
        .osrs_t     = BMP280_TEMP_OSRS_x1,
        .osrs_p     = BMP280_PRES_OSRS_x1,
        .mode       = BMP280_MODE_FORCED,
    };
    bmp280_write_configuration(&config);
    1ae2:	231c      	movs	r3, #28
    1ae4:	18fb      	adds	r3, r7, r3
    1ae6:	0018      	movs	r0, r3
    1ae8:	4b09      	ldr	r3, [pc, #36]	; (1b10 <init_bmp280+0x158>)
    1aea:	4798      	blx	r3
    1aec:	e000      	b.n	1af0 <init_bmp280+0x138>
        return;
    1aee:	46c0      	nop			; (mov r8, r8)
}
    1af0:	46bd      	mov	sp, r7
    1af2:	b009      	add	sp, #36	; 0x24
    1af4:	bd90      	pop	{r4, r7, pc}
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	00002325 	.word	0x00002325
    1afc:	20000064 	.word	0x20000064
    1b00:	00005b93 	.word	0x00005b93
    1b04:	00001931 	.word	0x00001931
    1b08:	00001975 	.word	0x00001975
    1b0c:	00005bcc 	.word	0x00005bcc
    1b10:	00001879 	.word	0x00001879

00001b14 <sleep_bmp280>:

void sleep_bmp280(void)
{
    1b14:	b580      	push	{r7, lr}
    1b16:	b082      	sub	sp, #8
    1b18:	af00      	add	r7, sp, #0
	bmp280_config_t config = {
    1b1a:	1d3b      	adds	r3, r7, #4
    1b1c:	4a05      	ldr	r2, [pc, #20]	; (1b34 <sleep_bmp280+0x20>)
    1b1e:	8812      	ldrh	r2, [r2, #0]
    1b20:	801a      	strh	r2, [r3, #0]
		.spi3w_en   = BMP280_SPI_4_WIRE,
		.osrs_t     = BMP280_TEMP_OSRS_x1,
		.osrs_p     = BMP280_PRES_OSRS_x1,
		.mode       = BMP280_MODE_SLEEP,
	};
	bmp280_write_configuration(&config);
    1b22:	1d3b      	adds	r3, r7, #4
    1b24:	0018      	movs	r0, r3
    1b26:	4b04      	ldr	r3, [pc, #16]	; (1b38 <sleep_bmp280+0x24>)
    1b28:	4798      	blx	r3
}
    1b2a:	46c0      	nop			; (mov r8, r8)
    1b2c:	46bd      	mov	sp, r7
    1b2e:	b002      	add	sp, #8
    1b30:	bd80      	pop	{r7, pc}
    1b32:	46c0      	nop			; (mov r8, r8)
    1b34:	00005bd0 	.word	0x00005bd0
    1b38:	00001879 	.word	0x00001879

00001b3c <bmp280_compensate_T_int32>:
	
/*!
 * \brief Temperature compensation according to Bosch BMP280 datasheet (Pg. 21-23).
 */
static int32_t bmp280_compensate_T_int32(int32_t adc_T)
{
    1b3c:	b580      	push	{r7, lr}
    1b3e:	b086      	sub	sp, #24
    1b40:	af00      	add	r7, sp, #0
    1b42:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)bmp280_cal_data.dig_T1 << 1))) *
    1b44:	687b      	ldr	r3, [r7, #4]
    1b46:	10da      	asrs	r2, r3, #3
    1b48:	4b16      	ldr	r3, [pc, #88]	; (1ba4 <bmp280_compensate_T_int32+0x68>)
    1b4a:	881b      	ldrh	r3, [r3, #0]
    1b4c:	005b      	lsls	r3, r3, #1
    1b4e:	1ad3      	subs	r3, r2, r3
            ((int32_t)bmp280_cal_data.dig_T2)) >> 11;
    1b50:	4a14      	ldr	r2, [pc, #80]	; (1ba4 <bmp280_compensate_T_int32+0x68>)
    1b52:	2102      	movs	r1, #2
    1b54:	5e52      	ldrsh	r2, [r2, r1]
    var1 = ((((adc_T >> 3) - ((int32_t)bmp280_cal_data.dig_T1 << 1))) *
    1b56:	4353      	muls	r3, r2
    1b58:	12db      	asrs	r3, r3, #11
    1b5a:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)bmp280_cal_data.dig_T1)) *
    1b5c:	687b      	ldr	r3, [r7, #4]
    1b5e:	111b      	asrs	r3, r3, #4
    1b60:	4a10      	ldr	r2, [pc, #64]	; (1ba4 <bmp280_compensate_T_int32+0x68>)
    1b62:	8812      	ldrh	r2, [r2, #0]
    1b64:	1a9b      	subs	r3, r3, r2
            ((adc_T >> 4) - ((int32_t)bmp280_cal_data.dig_T1))) >> 12) *
    1b66:	687a      	ldr	r2, [r7, #4]
    1b68:	1112      	asrs	r2, r2, #4
    1b6a:	490e      	ldr	r1, [pc, #56]	; (1ba4 <bmp280_compensate_T_int32+0x68>)
    1b6c:	8809      	ldrh	r1, [r1, #0]
    1b6e:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - ((int32_t)bmp280_cal_data.dig_T1)) *
    1b70:	4353      	muls	r3, r2
            ((adc_T >> 4) - ((int32_t)bmp280_cal_data.dig_T1))) >> 12) *
    1b72:	131b      	asrs	r3, r3, #12
            ((int32_t)bmp280_cal_data.dig_T3)) >> 14;
    1b74:	4a0b      	ldr	r2, [pc, #44]	; (1ba4 <bmp280_compensate_T_int32+0x68>)
    1b76:	2104      	movs	r1, #4
    1b78:	5e52      	ldrsh	r2, [r2, r1]
            ((adc_T >> 4) - ((int32_t)bmp280_cal_data.dig_T1))) >> 12) *
    1b7a:	4353      	muls	r3, r2
    var2 = (((((adc_T >> 4) - ((int32_t)bmp280_cal_data.dig_T1)) *
    1b7c:	139b      	asrs	r3, r3, #14
    1b7e:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
    1b80:	697a      	ldr	r2, [r7, #20]
    1b82:	693b      	ldr	r3, [r7, #16]
    1b84:	18d2      	adds	r2, r2, r3
    1b86:	4b08      	ldr	r3, [pc, #32]	; (1ba8 <bmp280_compensate_T_int32+0x6c>)
    1b88:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
    1b8a:	4b07      	ldr	r3, [pc, #28]	; (1ba8 <bmp280_compensate_T_int32+0x6c>)
    1b8c:	681a      	ldr	r2, [r3, #0]
    1b8e:	0013      	movs	r3, r2
    1b90:	009b      	lsls	r3, r3, #2
    1b92:	189b      	adds	r3, r3, r2
    1b94:	3380      	adds	r3, #128	; 0x80
    1b96:	121b      	asrs	r3, r3, #8
    1b98:	60fb      	str	r3, [r7, #12]
    return T;
    1b9a:	68fb      	ldr	r3, [r7, #12]
}
    1b9c:	0018      	movs	r0, r3
    1b9e:	46bd      	mov	sp, r7
    1ba0:	b006      	add	sp, #24
    1ba2:	bd80      	pop	{r7, pc}
    1ba4:	20000064 	.word	0x20000064
    1ba8:	2000007c 	.word	0x2000007c

00001bac <bmp280_compensate_P_int32>:

/*!
 * \brief Pressure compensation according to Bosch BMP280 datasheet (Pg. 21-23).
 */
static uint32_t bmp280_compensate_P_int32(int32_t adc_P)
{
    1bac:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bae:	b0ab      	sub	sp, #172	; 0xac
    1bb0:	af00      	add	r7, sp, #0
    1bb2:	238c      	movs	r3, #140	; 0x8c
    1bb4:	18fb      	adds	r3, r7, r3
    1bb6:	6018      	str	r0, [r3, #0]
    int64_t var1, var2, p;
    var1 = ((int64_t)t_fine) - 128000;
    1bb8:	4bd0      	ldr	r3, [pc, #832]	; (1efc <bmp280_compensate_P_int32+0x350>)
    1bba:	681b      	ldr	r3, [r3, #0]
    1bbc:	0019      	movs	r1, r3
    1bbe:	17db      	asrs	r3, r3, #31
    1bc0:	001a      	movs	r2, r3
    1bc2:	4bcf      	ldr	r3, [pc, #828]	; (1f00 <bmp280_compensate_P_int32+0x354>)
    1bc4:	2401      	movs	r4, #1
    1bc6:	4264      	negs	r4, r4
    1bc8:	185b      	adds	r3, r3, r1
    1bca:	4154      	adcs	r4, r2
    1bcc:	22a0      	movs	r2, #160	; 0xa0
    1bce:	18ba      	adds	r2, r7, r2
    1bd0:	6013      	str	r3, [r2, #0]
    1bd2:	6054      	str	r4, [r2, #4]
    var2 = var1 * var1 * (int64_t)bmp280_cal_data.dig_P6;
    1bd4:	4ccb      	ldr	r4, [pc, #812]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1bd6:	23a0      	movs	r3, #160	; 0xa0
    1bd8:	18fb      	adds	r3, r7, r3
    1bda:	681a      	ldr	r2, [r3, #0]
    1bdc:	685b      	ldr	r3, [r3, #4]
    1bde:	21a0      	movs	r1, #160	; 0xa0
    1be0:	1879      	adds	r1, r7, r1
    1be2:	6808      	ldr	r0, [r1, #0]
    1be4:	6849      	ldr	r1, [r1, #4]
    1be6:	47a0      	blx	r4
    1be8:	0003      	movs	r3, r0
    1bea:	000c      	movs	r4, r1
    1bec:	0018      	movs	r0, r3
    1bee:	0021      	movs	r1, r4
    1bf0:	4bc5      	ldr	r3, [pc, #788]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1bf2:	2210      	movs	r2, #16
    1bf4:	5e9b      	ldrsh	r3, [r3, r2]
    1bf6:	653b      	str	r3, [r7, #80]	; 0x50
    1bf8:	17db      	asrs	r3, r3, #31
    1bfa:	657b      	str	r3, [r7, #84]	; 0x54
    1bfc:	4cc1      	ldr	r4, [pc, #772]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1bfe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    1c00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    1c02:	47a0      	blx	r4
    1c04:	0003      	movs	r3, r0
    1c06:	000c      	movs	r4, r1
    1c08:	2298      	movs	r2, #152	; 0x98
    1c0a:	18ba      	adds	r2, r7, r2
    1c0c:	6013      	str	r3, [r2, #0]
    1c0e:	6054      	str	r4, [r2, #4]
    var2 = var2 + ((var1 * (int64_t)bmp280_cal_data.dig_P5) << 17);
    1c10:	4bbd      	ldr	r3, [pc, #756]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1c12:	220e      	movs	r2, #14
    1c14:	5e9b      	ldrsh	r3, [r3, r2]
    1c16:	64bb      	str	r3, [r7, #72]	; 0x48
    1c18:	17db      	asrs	r3, r3, #31
    1c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
    1c1c:	4cb9      	ldr	r4, [pc, #740]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1c1e:	23a0      	movs	r3, #160	; 0xa0
    1c20:	18fb      	adds	r3, r7, r3
    1c22:	681a      	ldr	r2, [r3, #0]
    1c24:	685b      	ldr	r3, [r3, #4]
    1c26:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    1c28:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    1c2a:	47a0      	blx	r4
    1c2c:	0003      	movs	r3, r0
    1c2e:	000c      	movs	r4, r1
    1c30:	0bda      	lsrs	r2, r3, #15
    1c32:	0466      	lsls	r6, r4, #17
    1c34:	4316      	orrs	r6, r2
    1c36:	045d      	lsls	r5, r3, #17
    1c38:	2398      	movs	r3, #152	; 0x98
    1c3a:	18fb      	adds	r3, r7, r3
    1c3c:	685c      	ldr	r4, [r3, #4]
    1c3e:	681b      	ldr	r3, [r3, #0]
    1c40:	195b      	adds	r3, r3, r5
    1c42:	4174      	adcs	r4, r6
    1c44:	2298      	movs	r2, #152	; 0x98
    1c46:	18ba      	adds	r2, r7, r2
    1c48:	6013      	str	r3, [r2, #0]
    1c4a:	6054      	str	r4, [r2, #4]
    var2 = var2 + (((int64_t)bmp280_cal_data.dig_P4) << 35);
    1c4c:	4bae      	ldr	r3, [pc, #696]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1c4e:	220c      	movs	r2, #12
    1c50:	5e9b      	ldrsh	r3, [r3, r2]
    1c52:	643b      	str	r3, [r7, #64]	; 0x40
    1c54:	17db      	asrs	r3, r3, #31
    1c56:	647b      	str	r3, [r7, #68]	; 0x44
    1c58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1c5a:	00db      	lsls	r3, r3, #3
    1c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    1c5e:	2300      	movs	r3, #0
    1c60:	63bb      	str	r3, [r7, #56]	; 0x38
    1c62:	2398      	movs	r3, #152	; 0x98
    1c64:	18fb      	adds	r3, r7, r3
    1c66:	685c      	ldr	r4, [r3, #4]
    1c68:	681b      	ldr	r3, [r3, #0]
    1c6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
    1c6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1c6e:	185b      	adds	r3, r3, r1
    1c70:	4154      	adcs	r4, r2
    1c72:	2298      	movs	r2, #152	; 0x98
    1c74:	18ba      	adds	r2, r7, r2
    1c76:	6013      	str	r3, [r2, #0]
    1c78:	6054      	str	r4, [r2, #4]
    var1 = ((var1 * var1 * (int64_t)bmp280_cal_data.dig_P3) >> 8) +
    1c7a:	4ca2      	ldr	r4, [pc, #648]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1c7c:	23a0      	movs	r3, #160	; 0xa0
    1c7e:	18fb      	adds	r3, r7, r3
    1c80:	681a      	ldr	r2, [r3, #0]
    1c82:	685b      	ldr	r3, [r3, #4]
    1c84:	21a0      	movs	r1, #160	; 0xa0
    1c86:	1879      	adds	r1, r7, r1
    1c88:	6808      	ldr	r0, [r1, #0]
    1c8a:	6849      	ldr	r1, [r1, #4]
    1c8c:	47a0      	blx	r4
    1c8e:	0003      	movs	r3, r0
    1c90:	000c      	movs	r4, r1
    1c92:	0018      	movs	r0, r3
    1c94:	0021      	movs	r1, r4
    1c96:	4b9c      	ldr	r3, [pc, #624]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1c98:	220a      	movs	r2, #10
    1c9a:	5e9b      	ldrsh	r3, [r3, r2]
    1c9c:	633b      	str	r3, [r7, #48]	; 0x30
    1c9e:	17db      	asrs	r3, r3, #31
    1ca0:	637b      	str	r3, [r7, #52]	; 0x34
    1ca2:	4c98      	ldr	r4, [pc, #608]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1ca4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    1ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1ca8:	47a0      	blx	r4
    1caa:	0003      	movs	r3, r0
    1cac:	000c      	movs	r4, r1
    1cae:	0622      	lsls	r2, r4, #24
    1cb0:	0a19      	lsrs	r1, r3, #8
    1cb2:	2080      	movs	r0, #128	; 0x80
    1cb4:	1838      	adds	r0, r7, r0
    1cb6:	6001      	str	r1, [r0, #0]
    1cb8:	2180      	movs	r1, #128	; 0x80
    1cba:	1879      	adds	r1, r7, r1
    1cbc:	6809      	ldr	r1, [r1, #0]
    1cbe:	4311      	orrs	r1, r2
    1cc0:	2280      	movs	r2, #128	; 0x80
    1cc2:	18ba      	adds	r2, r7, r2
    1cc4:	6011      	str	r1, [r2, #0]
    1cc6:	1223      	asrs	r3, r4, #8
    1cc8:	2284      	movs	r2, #132	; 0x84
    1cca:	18ba      	adds	r2, r7, r2
    1ccc:	6013      	str	r3, [r2, #0]
            ((var1 * (int64_t)bmp280_cal_data.dig_P2) << 12);
    1cce:	4b8e      	ldr	r3, [pc, #568]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1cd0:	2208      	movs	r2, #8
    1cd2:	5e9b      	ldrsh	r3, [r3, r2]
    1cd4:	62bb      	str	r3, [r7, #40]	; 0x28
    1cd6:	17db      	asrs	r3, r3, #31
    1cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    1cda:	4c8a      	ldr	r4, [pc, #552]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1cdc:	23a0      	movs	r3, #160	; 0xa0
    1cde:	18fb      	adds	r3, r7, r3
    1ce0:	681a      	ldr	r2, [r3, #0]
    1ce2:	685b      	ldr	r3, [r3, #4]
    1ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    1ce6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    1ce8:	47a0      	blx	r4
    1cea:	0003      	movs	r3, r0
    1cec:	000c      	movs	r4, r1
    1cee:	0d1a      	lsrs	r2, r3, #20
    1cf0:	0321      	lsls	r1, r4, #12
    1cf2:	67f9      	str	r1, [r7, #124]	; 0x7c
    1cf4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
    1cf6:	4311      	orrs	r1, r2
    1cf8:	67f9      	str	r1, [r7, #124]	; 0x7c
    1cfa:	031b      	lsls	r3, r3, #12
    1cfc:	67bb      	str	r3, [r7, #120]	; 0x78
    var1 = ((var1 * var1 * (int64_t)bmp280_cal_data.dig_P3) >> 8) +
    1cfe:	2380      	movs	r3, #128	; 0x80
    1d00:	18fb      	adds	r3, r7, r3
    1d02:	685c      	ldr	r4, [r3, #4]
    1d04:	681b      	ldr	r3, [r3, #0]
    1d06:	6fb9      	ldr	r1, [r7, #120]	; 0x78
    1d08:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    1d0a:	185b      	adds	r3, r3, r1
    1d0c:	4154      	adcs	r4, r2
    1d0e:	22a0      	movs	r2, #160	; 0xa0
    1d10:	18ba      	adds	r2, r7, r2
    1d12:	6013      	str	r3, [r2, #0]
    1d14:	6054      	str	r4, [r2, #4]
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280_cal_data.dig_P1) >> 33;
    1d16:	23a0      	movs	r3, #160	; 0xa0
    1d18:	18fb      	adds	r3, r7, r3
    1d1a:	6819      	ldr	r1, [r3, #0]
    1d1c:	685a      	ldr	r2, [r3, #4]
    1d1e:	2300      	movs	r3, #0
    1d20:	2480      	movs	r4, #128	; 0x80
    1d22:	0224      	lsls	r4, r4, #8
    1d24:	18c9      	adds	r1, r1, r3
    1d26:	4162      	adcs	r2, r4
    1d28:	0008      	movs	r0, r1
    1d2a:	0011      	movs	r1, r2
    1d2c:	4b76      	ldr	r3, [pc, #472]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1d2e:	88db      	ldrh	r3, [r3, #6]
    1d30:	623b      	str	r3, [r7, #32]
    1d32:	2300      	movs	r3, #0
    1d34:	627b      	str	r3, [r7, #36]	; 0x24
    1d36:	4c73      	ldr	r4, [pc, #460]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1d38:	6a3a      	ldr	r2, [r7, #32]
    1d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1d3c:	47a0      	blx	r4
    1d3e:	0003      	movs	r3, r0
    1d40:	000c      	movs	r4, r1
    1d42:	1062      	asrs	r2, r4, #1
    1d44:	21a0      	movs	r1, #160	; 0xa0
    1d46:	1879      	adds	r1, r7, r1
    1d48:	600a      	str	r2, [r1, #0]
    1d4a:	17e3      	asrs	r3, r4, #31
    1d4c:	22a4      	movs	r2, #164	; 0xa4
    1d4e:	18ba      	adds	r2, r7, r2
    1d50:	6013      	str	r3, [r2, #0]
    if (var1 == 0)
    1d52:	23a0      	movs	r3, #160	; 0xa0
    1d54:	18fb      	adds	r3, r7, r3
    1d56:	681a      	ldr	r2, [r3, #0]
    1d58:	23a4      	movs	r3, #164	; 0xa4
    1d5a:	18fb      	adds	r3, r7, r3
    1d5c:	681b      	ldr	r3, [r3, #0]
    1d5e:	431a      	orrs	r2, r3
    1d60:	d101      	bne.n	1d66 <bmp280_compensate_P_int32+0x1ba>
    {
        return 0; // Avoid exception caused by division by zero.
    1d62:	2300      	movs	r3, #0
    1d64:	e0c6      	b.n	1ef4 <bmp280_compensate_P_int32+0x348>
    }
    p = 1048576 - adc_P;
    1d66:	238c      	movs	r3, #140	; 0x8c
    1d68:	18fb      	adds	r3, r7, r3
    1d6a:	681a      	ldr	r2, [r3, #0]
    1d6c:	2380      	movs	r3, #128	; 0x80
    1d6e:	035b      	lsls	r3, r3, #13
    1d70:	1a9b      	subs	r3, r3, r2
    1d72:	2290      	movs	r2, #144	; 0x90
    1d74:	18ba      	adds	r2, r7, r2
    1d76:	6013      	str	r3, [r2, #0]
    1d78:	17db      	asrs	r3, r3, #31
    1d7a:	2294      	movs	r2, #148	; 0x94
    1d7c:	18ba      	adds	r2, r7, r2
    1d7e:	6013      	str	r3, [r2, #0]
    p = (((p << 31) - var2) * 3125) / var1;
    1d80:	2390      	movs	r3, #144	; 0x90
    1d82:	18fb      	adds	r3, r7, r3
    1d84:	681b      	ldr	r3, [r3, #0]
    1d86:	105b      	asrs	r3, r3, #1
    1d88:	61fb      	str	r3, [r7, #28]
    1d8a:	2390      	movs	r3, #144	; 0x90
    1d8c:	18fb      	adds	r3, r7, r3
    1d8e:	681b      	ldr	r3, [r3, #0]
    1d90:	07db      	lsls	r3, r3, #31
    1d92:	61bb      	str	r3, [r7, #24]
    1d94:	2398      	movs	r3, #152	; 0x98
    1d96:	18fb      	adds	r3, r7, r3
    1d98:	685c      	ldr	r4, [r3, #4]
    1d9a:	681b      	ldr	r3, [r3, #0]
    1d9c:	69b8      	ldr	r0, [r7, #24]
    1d9e:	69f9      	ldr	r1, [r7, #28]
    1da0:	1ac0      	subs	r0, r0, r3
    1da2:	41a1      	sbcs	r1, r4
    1da4:	4c57      	ldr	r4, [pc, #348]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1da6:	4a59      	ldr	r2, [pc, #356]	; (1f0c <bmp280_compensate_P_int32+0x360>)
    1da8:	2300      	movs	r3, #0
    1daa:	47a0      	blx	r4
    1dac:	0003      	movs	r3, r0
    1dae:	000c      	movs	r4, r1
    1db0:	0018      	movs	r0, r3
    1db2:	0021      	movs	r1, r4
    1db4:	4c56      	ldr	r4, [pc, #344]	; (1f10 <bmp280_compensate_P_int32+0x364>)
    1db6:	23a0      	movs	r3, #160	; 0xa0
    1db8:	18fb      	adds	r3, r7, r3
    1dba:	681a      	ldr	r2, [r3, #0]
    1dbc:	685b      	ldr	r3, [r3, #4]
    1dbe:	47a0      	blx	r4
    1dc0:	0003      	movs	r3, r0
    1dc2:	000c      	movs	r4, r1
    1dc4:	2290      	movs	r2, #144	; 0x90
    1dc6:	18ba      	adds	r2, r7, r2
    1dc8:	6013      	str	r3, [r2, #0]
    1dca:	6054      	str	r4, [r2, #4]
    var1 = (((int64_t)bmp280_cal_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
    1dcc:	4b4e      	ldr	r3, [pc, #312]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1dce:	2216      	movs	r2, #22
    1dd0:	5e9b      	ldrsh	r3, [r3, r2]
    1dd2:	613b      	str	r3, [r7, #16]
    1dd4:	17db      	asrs	r3, r3, #31
    1dd6:	617b      	str	r3, [r7, #20]
    1dd8:	2394      	movs	r3, #148	; 0x94
    1dda:	18fb      	adds	r3, r7, r3
    1ddc:	681b      	ldr	r3, [r3, #0]
    1dde:	04da      	lsls	r2, r3, #19
    1de0:	2390      	movs	r3, #144	; 0x90
    1de2:	18fb      	adds	r3, r7, r3
    1de4:	681b      	ldr	r3, [r3, #0]
    1de6:	0b5b      	lsrs	r3, r3, #13
    1de8:	673b      	str	r3, [r7, #112]	; 0x70
    1dea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    1dec:	4313      	orrs	r3, r2
    1dee:	673b      	str	r3, [r7, #112]	; 0x70
    1df0:	2394      	movs	r3, #148	; 0x94
    1df2:	18fb      	adds	r3, r7, r3
    1df4:	681b      	ldr	r3, [r3, #0]
    1df6:	135b      	asrs	r3, r3, #13
    1df8:	677b      	str	r3, [r7, #116]	; 0x74
    1dfa:	4c42      	ldr	r4, [pc, #264]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1dfc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    1dfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    1e00:	6938      	ldr	r0, [r7, #16]
    1e02:	6979      	ldr	r1, [r7, #20]
    1e04:	47a0      	blx	r4
    1e06:	0003      	movs	r3, r0
    1e08:	000c      	movs	r4, r1
    1e0a:	0018      	movs	r0, r3
    1e0c:	0021      	movs	r1, r4
    1e0e:	2394      	movs	r3, #148	; 0x94
    1e10:	18fb      	adds	r3, r7, r3
    1e12:	681b      	ldr	r3, [r3, #0]
    1e14:	04da      	lsls	r2, r3, #19
    1e16:	2390      	movs	r3, #144	; 0x90
    1e18:	18fb      	adds	r3, r7, r3
    1e1a:	681b      	ldr	r3, [r3, #0]
    1e1c:	0b5b      	lsrs	r3, r3, #13
    1e1e:	66bb      	str	r3, [r7, #104]	; 0x68
    1e20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    1e22:	4313      	orrs	r3, r2
    1e24:	66bb      	str	r3, [r7, #104]	; 0x68
    1e26:	2394      	movs	r3, #148	; 0x94
    1e28:	18fb      	adds	r3, r7, r3
    1e2a:	681b      	ldr	r3, [r3, #0]
    1e2c:	135b      	asrs	r3, r3, #13
    1e2e:	66fb      	str	r3, [r7, #108]	; 0x6c
    1e30:	4c34      	ldr	r4, [pc, #208]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1e32:	6eba      	ldr	r2, [r7, #104]	; 0x68
    1e34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    1e36:	47a0      	blx	r4
    1e38:	0003      	movs	r3, r0
    1e3a:	000c      	movs	r4, r1
    1e3c:	01e2      	lsls	r2, r4, #7
    1e3e:	0e59      	lsrs	r1, r3, #25
    1e40:	430a      	orrs	r2, r1
    1e42:	21a0      	movs	r1, #160	; 0xa0
    1e44:	1879      	adds	r1, r7, r1
    1e46:	600a      	str	r2, [r1, #0]
    1e48:	1663      	asrs	r3, r4, #25
    1e4a:	22a4      	movs	r2, #164	; 0xa4
    1e4c:	18ba      	adds	r2, r7, r2
    1e4e:	6013      	str	r3, [r2, #0]
    var2 = (((int64_t)bmp280_cal_data.dig_P8) * p) >> 19;
    1e50:	4b2d      	ldr	r3, [pc, #180]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1e52:	2214      	movs	r2, #20
    1e54:	5e9b      	ldrsh	r3, [r3, r2]
    1e56:	60bb      	str	r3, [r7, #8]
    1e58:	17db      	asrs	r3, r3, #31
    1e5a:	60fb      	str	r3, [r7, #12]
    1e5c:	4c29      	ldr	r4, [pc, #164]	; (1f04 <bmp280_compensate_P_int32+0x358>)
    1e5e:	2390      	movs	r3, #144	; 0x90
    1e60:	18fb      	adds	r3, r7, r3
    1e62:	681a      	ldr	r2, [r3, #0]
    1e64:	685b      	ldr	r3, [r3, #4]
    1e66:	68b8      	ldr	r0, [r7, #8]
    1e68:	68f9      	ldr	r1, [r7, #12]
    1e6a:	47a0      	blx	r4
    1e6c:	0003      	movs	r3, r0
    1e6e:	000c      	movs	r4, r1
    1e70:	0362      	lsls	r2, r4, #13
    1e72:	0cd9      	lsrs	r1, r3, #19
    1e74:	430a      	orrs	r2, r1
    1e76:	2198      	movs	r1, #152	; 0x98
    1e78:	1879      	adds	r1, r7, r1
    1e7a:	600a      	str	r2, [r1, #0]
    1e7c:	14e3      	asrs	r3, r4, #19
    1e7e:	229c      	movs	r2, #156	; 0x9c
    1e80:	18ba      	adds	r2, r7, r2
    1e82:	6013      	str	r3, [r2, #0]
    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280_cal_data.dig_P7) << 4);
    1e84:	2390      	movs	r3, #144	; 0x90
    1e86:	18fb      	adds	r3, r7, r3
    1e88:	6819      	ldr	r1, [r3, #0]
    1e8a:	685a      	ldr	r2, [r3, #4]
    1e8c:	23a0      	movs	r3, #160	; 0xa0
    1e8e:	18fb      	adds	r3, r7, r3
    1e90:	685c      	ldr	r4, [r3, #4]
    1e92:	681b      	ldr	r3, [r3, #0]
    1e94:	18c9      	adds	r1, r1, r3
    1e96:	4162      	adcs	r2, r4
    1e98:	2398      	movs	r3, #152	; 0x98
    1e9a:	18fb      	adds	r3, r7, r3
    1e9c:	685c      	ldr	r4, [r3, #4]
    1e9e:	681b      	ldr	r3, [r3, #0]
    1ea0:	185b      	adds	r3, r3, r1
    1ea2:	4154      	adcs	r4, r2
    1ea4:	0622      	lsls	r2, r4, #24
    1ea6:	0a19      	lsrs	r1, r3, #8
    1ea8:	6639      	str	r1, [r7, #96]	; 0x60
    1eaa:	6e39      	ldr	r1, [r7, #96]	; 0x60
    1eac:	4311      	orrs	r1, r2
    1eae:	6639      	str	r1, [r7, #96]	; 0x60
    1eb0:	1223      	asrs	r3, r4, #8
    1eb2:	667b      	str	r3, [r7, #100]	; 0x64
    1eb4:	4b14      	ldr	r3, [pc, #80]	; (1f08 <bmp280_compensate_P_int32+0x35c>)
    1eb6:	2212      	movs	r2, #18
    1eb8:	5e9b      	ldrsh	r3, [r3, r2]
    1eba:	603b      	str	r3, [r7, #0]
    1ebc:	17db      	asrs	r3, r3, #31
    1ebe:	607b      	str	r3, [r7, #4]
    1ec0:	6839      	ldr	r1, [r7, #0]
    1ec2:	687a      	ldr	r2, [r7, #4]
    1ec4:	000b      	movs	r3, r1
    1ec6:	0f1b      	lsrs	r3, r3, #28
    1ec8:	0010      	movs	r0, r2
    1eca:	0100      	lsls	r0, r0, #4
    1ecc:	65f8      	str	r0, [r7, #92]	; 0x5c
    1ece:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    1ed0:	4318      	orrs	r0, r3
    1ed2:	65f8      	str	r0, [r7, #92]	; 0x5c
    1ed4:	000b      	movs	r3, r1
    1ed6:	011b      	lsls	r3, r3, #4
    1ed8:	65bb      	str	r3, [r7, #88]	; 0x58
    1eda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    1edc:	6e7c      	ldr	r4, [r7, #100]	; 0x64
    1ede:	6db9      	ldr	r1, [r7, #88]	; 0x58
    1ee0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
    1ee2:	185b      	adds	r3, r3, r1
    1ee4:	4154      	adcs	r4, r2
    1ee6:	2290      	movs	r2, #144	; 0x90
    1ee8:	18ba      	adds	r2, r7, r2
    1eea:	6013      	str	r3, [r2, #0]
    1eec:	6054      	str	r4, [r2, #4]
    return (uint32_t)p;
    1eee:	2390      	movs	r3, #144	; 0x90
    1ef0:	18fb      	adds	r3, r7, r3
    1ef2:	681b      	ldr	r3, [r3, #0]
}
    1ef4:	0018      	movs	r0, r3
    1ef6:	46bd      	mov	sp, r7
    1ef8:	b02b      	add	sp, #172	; 0xac
    1efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1efc:	2000007c 	.word	0x2000007c
    1f00:	fffe0c00 	.word	0xfffe0c00
    1f04:	00003cfd 	.word	0x00003cfd
    1f08:	20000064 	.word	0x20000064
    1f0c:	00000c35 	.word	0x00000c35
    1f10:	00003c75 	.word	0x00003c75

00001f14 <read_bmp280>:

/*!
 * \brief Gets BMP280 readings in Pa and deg C
 */
void read_bmp280(bmp280_meas_t * meas)
{
    1f14:	b590      	push	{r4, r7, lr}
    1f16:	b085      	sub	sp, #20
    1f18:	af00      	add	r7, sp, #0
    1f1a:	6078      	str	r0, [r7, #4]
	bmp280_raw_data_t raw_data;
	read_bmp280_integer(&raw_data);
    1f1c:	2308      	movs	r3, #8
    1f1e:	18fb      	adds	r3, r7, r3
    1f20:	0018      	movs	r0, r3
    1f22:	4b18      	ldr	r3, [pc, #96]	; (1f84 <read_bmp280+0x70>)
    1f24:	4798      	blx	r3
	
	// Convert to Pascal and degrees C
	meas->pressure = raw_data.P / 256.0;
    1f26:	2308      	movs	r3, #8
    1f28:	18fb      	adds	r3, r7, r3
    1f2a:	681a      	ldr	r2, [r3, #0]
    1f2c:	4b16      	ldr	r3, [pc, #88]	; (1f88 <read_bmp280+0x74>)
    1f2e:	0010      	movs	r0, r2
    1f30:	4798      	blx	r3
    1f32:	4c16      	ldr	r4, [pc, #88]	; (1f8c <read_bmp280+0x78>)
    1f34:	2200      	movs	r2, #0
    1f36:	4b16      	ldr	r3, [pc, #88]	; (1f90 <read_bmp280+0x7c>)
    1f38:	47a0      	blx	r4
    1f3a:	0003      	movs	r3, r0
    1f3c:	000c      	movs	r4, r1
    1f3e:	0019      	movs	r1, r3
    1f40:	0022      	movs	r2, r4
    1f42:	4b14      	ldr	r3, [pc, #80]	; (1f94 <read_bmp280+0x80>)
    1f44:	0008      	movs	r0, r1
    1f46:	0011      	movs	r1, r2
    1f48:	4798      	blx	r3
    1f4a:	1c02      	adds	r2, r0, #0
    1f4c:	687b      	ldr	r3, [r7, #4]
    1f4e:	601a      	str	r2, [r3, #0]
	meas->temp = raw_data.T * 0.01;
    1f50:	2308      	movs	r3, #8
    1f52:	18fb      	adds	r3, r7, r3
    1f54:	685a      	ldr	r2, [r3, #4]
    1f56:	4b10      	ldr	r3, [pc, #64]	; (1f98 <read_bmp280+0x84>)
    1f58:	0010      	movs	r0, r2
    1f5a:	4798      	blx	r3
    1f5c:	4c0f      	ldr	r4, [pc, #60]	; (1f9c <read_bmp280+0x88>)
    1f5e:	4a10      	ldr	r2, [pc, #64]	; (1fa0 <read_bmp280+0x8c>)
    1f60:	4b10      	ldr	r3, [pc, #64]	; (1fa4 <read_bmp280+0x90>)
    1f62:	47a0      	blx	r4
    1f64:	0003      	movs	r3, r0
    1f66:	000c      	movs	r4, r1
    1f68:	0019      	movs	r1, r3
    1f6a:	0022      	movs	r2, r4
    1f6c:	4b09      	ldr	r3, [pc, #36]	; (1f94 <read_bmp280+0x80>)
    1f6e:	0008      	movs	r0, r1
    1f70:	0011      	movs	r1, r2
    1f72:	4798      	blx	r3
    1f74:	1c02      	adds	r2, r0, #0
    1f76:	687b      	ldr	r3, [r7, #4]
    1f78:	605a      	str	r2, [r3, #4]
}
    1f7a:	46c0      	nop			; (mov r8, r8)
    1f7c:	46bd      	mov	sp, r7
    1f7e:	b005      	add	sp, #20
    1f80:	bd90      	pop	{r4, r7, pc}
    1f82:	46c0      	nop			; (mov r8, r8)
    1f84:	00001fa9 	.word	0x00001fa9
    1f88:	000057a9 	.word	0x000057a9
    1f8c:	00004529 	.word	0x00004529
    1f90:	40700000 	.word	0x40700000
    1f94:	00005819 	.word	0x00005819
    1f98:	00005725 	.word	0x00005725
    1f9c:	00004b91 	.word	0x00004b91
    1fa0:	47ae147b 	.word	0x47ae147b
    1fa4:	3f847ae1 	.word	0x3f847ae1

00001fa8 <read_bmp280_integer>:

/*!
 * \brief Gets BMP280 readings in integer units for faster speed
 */
void read_bmp280_integer(bmp280_raw_data_t * meas)
{
    1fa8:	b590      	push	{r4, r7, lr}
    1faa:	b087      	sub	sp, #28
    1fac:	af00      	add	r7, sp, #0
    1fae:	6078      	str	r0, [r7, #4]
	uint8_t buffer[6] = {0};
    1fb0:	2310      	movs	r3, #16
    1fb2:	18fb      	adds	r3, r7, r3
    1fb4:	0018      	movs	r0, r3
    1fb6:	2306      	movs	r3, #6
    1fb8:	001a      	movs	r2, r3
    1fba:	2100      	movs	r1, #0
    1fbc:	4b24      	ldr	r3, [pc, #144]	; (2050 <STACK_SIZE+0x50>)
    1fbe:	4798      	blx	r3
	i2c_read_bytes(buffer, 6, BMP280_I2C_ADDR, BMP280_REG_PRESS_MSB);
    1fc0:	2310      	movs	r3, #16
    1fc2:	18f8      	adds	r0, r7, r3
    1fc4:	23f7      	movs	r3, #247	; 0xf7
    1fc6:	2276      	movs	r2, #118	; 0x76
    1fc8:	2106      	movs	r1, #6
    1fca:	4c22      	ldr	r4, [pc, #136]	; (2054 <STACK_SIZE+0x54>)
    1fcc:	47a0      	blx	r4
		uint32_t i;
		uint8_t b[4];
	} UT, UP;

	// Parse uncompensated pressure measurement.
	UP.b[0] = *(buffer+2);
    1fce:	2310      	movs	r3, #16
    1fd0:	18fb      	adds	r3, r7, r3
    1fd2:	789a      	ldrb	r2, [r3, #2]
    1fd4:	2308      	movs	r3, #8
    1fd6:	18fb      	adds	r3, r7, r3
    1fd8:	701a      	strb	r2, [r3, #0]
	UP.b[1] = *(buffer+1);
    1fda:	2310      	movs	r3, #16
    1fdc:	18fb      	adds	r3, r7, r3
    1fde:	785a      	ldrb	r2, [r3, #1]
    1fe0:	2308      	movs	r3, #8
    1fe2:	18fb      	adds	r3, r7, r3
    1fe4:	705a      	strb	r2, [r3, #1]
	UP.b[2] = *buffer;
    1fe6:	2310      	movs	r3, #16
    1fe8:	18fb      	adds	r3, r7, r3
    1fea:	781a      	ldrb	r2, [r3, #0]
    1fec:	2308      	movs	r3, #8
    1fee:	18fb      	adds	r3, r7, r3
    1ff0:	709a      	strb	r2, [r3, #2]
	UP.i = (UP.i >> 4) & 0xFFFFFul;
    1ff2:	68bb      	ldr	r3, [r7, #8]
    1ff4:	091b      	lsrs	r3, r3, #4
    1ff6:	031b      	lsls	r3, r3, #12
    1ff8:	0b1b      	lsrs	r3, r3, #12
    1ffa:	60bb      	str	r3, [r7, #8]

	// Parse uncompensated temperature measurement.
	UT.b[0] = *(buffer+5);
    1ffc:	2310      	movs	r3, #16
    1ffe:	18fb      	adds	r3, r7, r3
    2000:	795a      	ldrb	r2, [r3, #5]
    2002:	230c      	movs	r3, #12
    2004:	18fb      	adds	r3, r7, r3
    2006:	701a      	strb	r2, [r3, #0]
	UT.b[1] = *(buffer+4);
    2008:	2310      	movs	r3, #16
    200a:	18fb      	adds	r3, r7, r3
    200c:	791a      	ldrb	r2, [r3, #4]
    200e:	230c      	movs	r3, #12
    2010:	18fb      	adds	r3, r7, r3
    2012:	705a      	strb	r2, [r3, #1]
	UT.b[2] = *(buffer+3);
    2014:	2310      	movs	r3, #16
    2016:	18fb      	adds	r3, r7, r3
    2018:	78da      	ldrb	r2, [r3, #3]
    201a:	230c      	movs	r3, #12
    201c:	18fb      	adds	r3, r7, r3
    201e:	709a      	strb	r2, [r3, #2]
	UT.i = (UT.i >> 4) & 0xFFFFFul;
    2020:	68fb      	ldr	r3, [r7, #12]
    2022:	091b      	lsrs	r3, r3, #4
    2024:	031b      	lsls	r3, r3, #12
    2026:	0b1b      	lsrs	r3, r3, #12
    2028:	60fb      	str	r3, [r7, #12]

	// Perform pressure/temperature compensation.
	meas->T = bmp280_compensate_T_int32(UT.i);
    202a:	68fb      	ldr	r3, [r7, #12]
    202c:	0018      	movs	r0, r3
    202e:	4b0a      	ldr	r3, [pc, #40]	; (2058 <STACK_SIZE+0x58>)
    2030:	4798      	blx	r3
    2032:	0002      	movs	r2, r0
    2034:	687b      	ldr	r3, [r7, #4]
    2036:	605a      	str	r2, [r3, #4]
	meas->P = (int32_t)bmp280_compensate_P_int32(UP.i);
    2038:	68bb      	ldr	r3, [r7, #8]
    203a:	0018      	movs	r0, r3
    203c:	4b07      	ldr	r3, [pc, #28]	; (205c <STACK_SIZE+0x5c>)
    203e:	4798      	blx	r3
    2040:	0002      	movs	r2, r0
    2042:	687b      	ldr	r3, [r7, #4]
    2044:	601a      	str	r2, [r3, #0]
}
    2046:	46c0      	nop			; (mov r8, r8)
    2048:	46bd      	mov	sp, r7
    204a:	b007      	add	sp, #28
    204c:	bd90      	pop	{r4, r7, pc}
    204e:	46c0      	nop			; (mov r8, r8)
    2050:	00005b93 	.word	0x00005b93
    2054:	00002325 	.word	0x00002325
    2058:	00001b3d 	.word	0x00001b3d
    205c:	00001bad 	.word	0x00001bad

00002060 <i2c_master_is_syncing>:
{
    2060:	b580      	push	{r7, lr}
    2062:	b084      	sub	sp, #16
    2064:	af00      	add	r7, sp, #0
    2066:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    2068:	687b      	ldr	r3, [r7, #4]
    206a:	681b      	ldr	r3, [r3, #0]
    206c:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    206e:	68fb      	ldr	r3, [r7, #12]
    2070:	69db      	ldr	r3, [r3, #28]
    2072:	2207      	movs	r2, #7
    2074:	4013      	ands	r3, r2
    2076:	1e5a      	subs	r2, r3, #1
    2078:	4193      	sbcs	r3, r2
    207a:	b2db      	uxtb	r3, r3
}
    207c:	0018      	movs	r0, r3
    207e:	46bd      	mov	sp, r7
    2080:	b004      	add	sp, #16
    2082:	bd80      	pop	{r7, pc}

00002084 <_i2c_master_wait_for_sync>:
{
    2084:	b580      	push	{r7, lr}
    2086:	b082      	sub	sp, #8
    2088:	af00      	add	r7, sp, #0
    208a:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    208c:	46c0      	nop			; (mov r8, r8)
    208e:	687b      	ldr	r3, [r7, #4]
    2090:	0018      	movs	r0, r3
    2092:	4b04      	ldr	r3, [pc, #16]	; (20a4 <_i2c_master_wait_for_sync+0x20>)
    2094:	4798      	blx	r3
    2096:	1e03      	subs	r3, r0, #0
    2098:	d1f9      	bne.n	208e <_i2c_master_wait_for_sync+0xa>
}
    209a:	46c0      	nop			; (mov r8, r8)
    209c:	46bd      	mov	sp, r7
    209e:	b002      	add	sp, #8
    20a0:	bd80      	pop	{r7, pc}
    20a2:	46c0      	nop			; (mov r8, r8)
    20a4:	00002061 	.word	0x00002061

000020a8 <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    20a8:	b580      	push	{r7, lr}
    20aa:	b082      	sub	sp, #8
    20ac:	af00      	add	r7, sp, #0
    20ae:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    20b0:	687b      	ldr	r3, [r7, #4]
    20b2:	2264      	movs	r2, #100	; 0x64
    20b4:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    20b6:	687b      	ldr	r3, [r7, #4]
    20b8:	4a1b      	ldr	r2, [pc, #108]	; (2128 <i2c_master_get_config_defaults+0x80>)
    20ba:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    20bc:	687b      	ldr	r3, [r7, #4]
    20be:	2200      	movs	r2, #0
    20c0:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    20c2:	687b      	ldr	r3, [r7, #4]
    20c4:	2200      	movs	r2, #0
    20c6:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    20c8:	687b      	ldr	r3, [r7, #4]
    20ca:	2200      	movs	r2, #0
    20cc:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    20ce:	687b      	ldr	r3, [r7, #4]
    20d0:	2280      	movs	r2, #128	; 0x80
    20d2:	0392      	lsls	r2, r2, #14
    20d4:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    20d6:	687b      	ldr	r3, [r7, #4]
    20d8:	2201      	movs	r2, #1
    20da:	4252      	negs	r2, r2
    20dc:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    20de:	687b      	ldr	r3, [r7, #4]
    20e0:	2201      	movs	r2, #1
    20e2:	4252      	negs	r2, r2
    20e4:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    20e6:	687b      	ldr	r3, [r7, #4]
    20e8:	2200      	movs	r2, #0
    20ea:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    20ec:	687b      	ldr	r3, [r7, #4]
    20ee:	2200      	movs	r2, #0
    20f0:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    20f2:	687b      	ldr	r3, [r7, #4]
    20f4:	2224      	movs	r2, #36	; 0x24
    20f6:	2100      	movs	r1, #0
    20f8:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    20fa:	687b      	ldr	r3, [r7, #4]
    20fc:	2200      	movs	r2, #0
    20fe:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    2100:	687b      	ldr	r3, [r7, #4]
    2102:	222c      	movs	r2, #44	; 0x2c
    2104:	2100      	movs	r1, #0
    2106:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    2108:	687b      	ldr	r3, [r7, #4]
    210a:	222d      	movs	r2, #45	; 0x2d
    210c:	2100      	movs	r1, #0
    210e:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    2110:	687b      	ldr	r3, [r7, #4]
    2112:	222e      	movs	r2, #46	; 0x2e
    2114:	2100      	movs	r1, #0
    2116:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    2118:	687b      	ldr	r3, [r7, #4]
    211a:	22d7      	movs	r2, #215	; 0xd7
    211c:	861a      	strh	r2, [r3, #48]	; 0x30
}
    211e:	46c0      	nop			; (mov r8, r8)
    2120:	46bd      	mov	sp, r7
    2122:	b002      	add	sp, #8
    2124:	bd80      	pop	{r7, pc}
    2126:	46c0      	nop			; (mov r8, r8)
    2128:	00000d48 	.word	0x00000d48

0000212c <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    212c:	b580      	push	{r7, lr}
    212e:	b084      	sub	sp, #16
    2130:	af00      	add	r7, sp, #0
    2132:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2134:	687b      	ldr	r3, [r7, #4]
    2136:	681b      	ldr	r3, [r3, #0]
    2138:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    213a:	2300      	movs	r3, #0
    213c:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    213e:	687b      	ldr	r3, [r7, #4]
    2140:	0018      	movs	r0, r3
    2142:	4b10      	ldr	r3, [pc, #64]	; (2184 <i2c_master_enable+0x58>)
    2144:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2146:	68bb      	ldr	r3, [r7, #8]
    2148:	681b      	ldr	r3, [r3, #0]
    214a:	2202      	movs	r2, #2
    214c:	431a      	orrs	r2, r3
    214e:	68bb      	ldr	r3, [r7, #8]
    2150:	601a      	str	r2, [r3, #0]
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2152:	e00c      	b.n	216e <i2c_master_enable+0x42>
		timeout_counter++;
    2154:	68fb      	ldr	r3, [r7, #12]
    2156:	3301      	adds	r3, #1
    2158:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    215a:	687b      	ldr	r3, [r7, #4]
    215c:	88db      	ldrh	r3, [r3, #6]
    215e:	001a      	movs	r2, r3
    2160:	68fb      	ldr	r3, [r7, #12]
    2162:	429a      	cmp	r2, r3
    2164:	d803      	bhi.n	216e <i2c_master_enable+0x42>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    2166:	68bb      	ldr	r3, [r7, #8]
    2168:	2210      	movs	r2, #16
    216a:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    216c:	e006      	b.n	217c <i2c_master_enable+0x50>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    216e:	68bb      	ldr	r3, [r7, #8]
    2170:	8b5b      	ldrh	r3, [r3, #26]
    2172:	b29b      	uxth	r3, r3
    2174:	001a      	movs	r2, r3
    2176:	2310      	movs	r3, #16
    2178:	4013      	ands	r3, r2
    217a:	d0eb      	beq.n	2154 <i2c_master_enable+0x28>
		}
	}
}
    217c:	46bd      	mov	sp, r7
    217e:	b004      	add	sp, #16
    2180:	bd80      	pop	{r7, pc}
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	00002085 	.word	0x00002085

00002188 <i2c_interface_init>:

 static struct i2c_master_config config;
 static struct i2c_master_module module;

 void i2c_interface_init(void)
 {
    2188:	b580      	push	{r7, lr}
    218a:	af00      	add	r7, sp, #0
	i2c_master_get_config_defaults(&config);
    218c:	4b10      	ldr	r3, [pc, #64]	; (21d0 <i2c_interface_init+0x48>)
    218e:	0018      	movs	r0, r3
    2190:	4b10      	ldr	r3, [pc, #64]	; (21d4 <i2c_interface_init+0x4c>)
    2192:	4798      	blx	r3
	config.start_hold_time = I2C_MASTER_START_HOLD_TIME_400NS_800NS;
    2194:	4b0e      	ldr	r3, [pc, #56]	; (21d0 <i2c_interface_init+0x48>)
    2196:	22c0      	movs	r2, #192	; 0xc0
    2198:	0392      	lsls	r2, r2, #14
    219a:	611a      	str	r2, [r3, #16]
	config.baud_rate = I2C_MASTER_BAUD_RATE_100KHZ;
    219c:	4b0c      	ldr	r3, [pc, #48]	; (21d0 <i2c_interface_init+0x48>)
    219e:	2264      	movs	r2, #100	; 0x64
    21a0:	601a      	str	r2, [r3, #0]
	config.buffer_timeout = 10000;
    21a2:	4b0b      	ldr	r3, [pc, #44]	; (21d0 <i2c_interface_init+0x48>)
    21a4:	4a0c      	ldr	r2, [pc, #48]	; (21d8 <i2c_interface_init+0x50>)
    21a6:	82da      	strh	r2, [r3, #22]
	config.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
    21a8:	4b09      	ldr	r3, [pc, #36]	; (21d0 <i2c_interface_init+0x48>)
    21aa:	4a0c      	ldr	r2, [pc, #48]	; (21dc <i2c_interface_init+0x54>)
    21ac:	61da      	str	r2, [r3, #28]
	config.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
    21ae:	4b08      	ldr	r3, [pc, #32]	; (21d0 <i2c_interface_init+0x48>)
    21b0:	4a0b      	ldr	r2, [pc, #44]	; (21e0 <i2c_interface_init+0x58>)
    21b2:	621a      	str	r2, [r3, #32]

	i2c_master_init(&module, SERCOM3, &config);
    21b4:	4a06      	ldr	r2, [pc, #24]	; (21d0 <i2c_interface_init+0x48>)
    21b6:	490b      	ldr	r1, [pc, #44]	; (21e4 <i2c_interface_init+0x5c>)
    21b8:	4b0b      	ldr	r3, [pc, #44]	; (21e8 <i2c_interface_init+0x60>)
    21ba:	0018      	movs	r0, r3
    21bc:	4b0b      	ldr	r3, [pc, #44]	; (21ec <i2c_interface_init+0x64>)
    21be:	4798      	blx	r3

	i2c_master_enable(&module);
    21c0:	4b09      	ldr	r3, [pc, #36]	; (21e8 <i2c_interface_init+0x60>)
    21c2:	0018      	movs	r0, r3
    21c4:	4b0a      	ldr	r3, [pc, #40]	; (21f0 <i2c_interface_init+0x68>)
    21c6:	4798      	blx	r3
 }
    21c8:	46c0      	nop			; (mov r8, r8)
    21ca:	46bd      	mov	sp, r7
    21cc:	bd80      	pop	{r7, pc}
    21ce:	46c0      	nop			; (mov r8, r8)
    21d0:	20000080 	.word	0x20000080
    21d4:	000020a9 	.word	0x000020a9
    21d8:	00002710 	.word	0x00002710
    21dc:	00160002 	.word	0x00160002
    21e0:	00170002 	.word	0x00170002
    21e4:	42000c00 	.word	0x42000c00
    21e8:	200000b4 	.word	0x200000b4
    21ec:	0000104d 	.word	0x0000104d
    21f0:	0000212d 	.word	0x0000212d

000021f4 <i2c_write_bytes>:
 {
	i2c_master_disable(&module);
 }

 void i2c_write_bytes(uint8_t * data, uint8_t data_length, uint8_t i2c_address, uint8_t reg)
 {
    21f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21f6:	b091      	sub	sp, #68	; 0x44
    21f8:	af00      	add	r7, sp, #0
    21fa:	6278      	str	r0, [r7, #36]	; 0x24
    21fc:	000e      	movs	r6, r1
    21fe:	0010      	movs	r0, r2
    2200:	0019      	movs	r1, r3
    2202:	2323      	movs	r3, #35	; 0x23
    2204:	18fb      	adds	r3, r7, r3
    2206:	1c32      	adds	r2, r6, #0
    2208:	701a      	strb	r2, [r3, #0]
    220a:	2322      	movs	r3, #34	; 0x22
    220c:	18fb      	adds	r3, r7, r3
    220e:	1c02      	adds	r2, r0, #0
    2210:	701a      	strb	r2, [r3, #0]
    2212:	2321      	movs	r3, #33	; 0x21
    2214:	18fb      	adds	r3, r7, r3
    2216:	1c0a      	adds	r2, r1, #0
    2218:	701a      	strb	r2, [r3, #0]
    221a:	466b      	mov	r3, sp
    221c:	607b      	str	r3, [r7, #4]
	uint8_t buffer[data_length+2];
    221e:	2323      	movs	r3, #35	; 0x23
    2220:	18fb      	adds	r3, r7, r3
    2222:	781b      	ldrb	r3, [r3, #0]
    2224:	3302      	adds	r3, #2
    2226:	1e5a      	subs	r2, r3, #1
    2228:	63fa      	str	r2, [r7, #60]	; 0x3c
    222a:	001a      	movs	r2, r3
    222c:	613a      	str	r2, [r7, #16]
    222e:	2200      	movs	r2, #0
    2230:	617a      	str	r2, [r7, #20]
    2232:	6938      	ldr	r0, [r7, #16]
    2234:	6979      	ldr	r1, [r7, #20]
    2236:	0002      	movs	r2, r0
    2238:	0f52      	lsrs	r2, r2, #29
    223a:	000e      	movs	r6, r1
    223c:	00f6      	lsls	r6, r6, #3
    223e:	61fe      	str	r6, [r7, #28]
    2240:	69fe      	ldr	r6, [r7, #28]
    2242:	4316      	orrs	r6, r2
    2244:	61fe      	str	r6, [r7, #28]
    2246:	0002      	movs	r2, r0
    2248:	00d2      	lsls	r2, r2, #3
    224a:	61ba      	str	r2, [r7, #24]
    224c:	001a      	movs	r2, r3
    224e:	60ba      	str	r2, [r7, #8]
    2250:	2200      	movs	r2, #0
    2252:	60fa      	str	r2, [r7, #12]
    2254:	68b8      	ldr	r0, [r7, #8]
    2256:	68f9      	ldr	r1, [r7, #12]
    2258:	0002      	movs	r2, r0
    225a:	0f52      	lsrs	r2, r2, #29
    225c:	000e      	movs	r6, r1
    225e:	00f5      	lsls	r5, r6, #3
    2260:	4315      	orrs	r5, r2
    2262:	0002      	movs	r2, r0
    2264:	00d4      	lsls	r4, r2, #3
    2266:	3307      	adds	r3, #7
    2268:	08db      	lsrs	r3, r3, #3
    226a:	00db      	lsls	r3, r3, #3
    226c:	466a      	mov	r2, sp
    226e:	1ad3      	subs	r3, r2, r3
    2270:	469d      	mov	sp, r3
    2272:	466b      	mov	r3, sp
    2274:	3300      	adds	r3, #0
    2276:	63bb      	str	r3, [r7, #56]	; 0x38
	buffer[0] = reg;
    2278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    227a:	2221      	movs	r2, #33	; 0x21
    227c:	18ba      	adds	r2, r7, r2
    227e:	7812      	ldrb	r2, [r2, #0]
    2280:	701a      	strb	r2, [r3, #0]
	memcpy(buffer+1, data, data_length);
    2282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    2284:	1c58      	adds	r0, r3, #1
    2286:	2323      	movs	r3, #35	; 0x23
    2288:	18fb      	adds	r3, r7, r3
    228a:	781a      	ldrb	r2, [r3, #0]
    228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    228e:	0019      	movs	r1, r3
    2290:	4b21      	ldr	r3, [pc, #132]	; (2318 <i2c_write_bytes+0x124>)
    2292:	4798      	blx	r3
	
	struct i2c_master_packet packet;
	packet.address = i2c_address;
    2294:	2322      	movs	r3, #34	; 0x22
    2296:	18fb      	adds	r3, r7, r3
    2298:	781b      	ldrb	r3, [r3, #0]
    229a:	b29a      	uxth	r2, r3
    229c:	230c      	movs	r3, #12
    229e:	2120      	movs	r1, #32
    22a0:	468c      	mov	ip, r1
    22a2:	44bc      	add	ip, r7
    22a4:	4463      	add	r3, ip
    22a6:	801a      	strh	r2, [r3, #0]
	packet.data = buffer;
    22a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    22aa:	230c      	movs	r3, #12
    22ac:	2120      	movs	r1, #32
    22ae:	468c      	mov	ip, r1
    22b0:	44bc      	add	ip, r7
    22b2:	4463      	add	r3, ip
    22b4:	605a      	str	r2, [r3, #4]
	packet.data_length = data_length+1;
    22b6:	2323      	movs	r3, #35	; 0x23
    22b8:	18fb      	adds	r3, r7, r3
    22ba:	781b      	ldrb	r3, [r3, #0]
    22bc:	b29b      	uxth	r3, r3
    22be:	3301      	adds	r3, #1
    22c0:	b29a      	uxth	r2, r3
    22c2:	230c      	movs	r3, #12
    22c4:	2120      	movs	r1, #32
    22c6:	468c      	mov	ip, r1
    22c8:	44bc      	add	ip, r7
    22ca:	4463      	add	r3, ip
    22cc:	805a      	strh	r2, [r3, #2]
	packet.high_speed = false;
    22ce:	230c      	movs	r3, #12
    22d0:	2220      	movs	r2, #32
    22d2:	4694      	mov	ip, r2
    22d4:	44bc      	add	ip, r7
    22d6:	4463      	add	r3, ip
    22d8:	2200      	movs	r2, #0
    22da:	725a      	strb	r2, [r3, #9]
	packet.hs_master_code = 0;
    22dc:	230c      	movs	r3, #12
    22de:	2220      	movs	r2, #32
    22e0:	4694      	mov	ip, r2
    22e2:	44bc      	add	ip, r7
    22e4:	4463      	add	r3, ip
    22e6:	2200      	movs	r2, #0
    22e8:	729a      	strb	r2, [r3, #10]
	packet.ten_bit_address = 0;
    22ea:	230c      	movs	r3, #12
    22ec:	2220      	movs	r2, #32
    22ee:	4694      	mov	ip, r2
    22f0:	44bc      	add	ip, r7
    22f2:	4463      	add	r3, ip
    22f4:	2200      	movs	r2, #0
    22f6:	721a      	strb	r2, [r3, #8]

	i2c_master_write_packet_wait(&module, &packet);
    22f8:	230c      	movs	r3, #12
    22fa:	2220      	movs	r2, #32
    22fc:	18ba      	adds	r2, r7, r2
    22fe:	18d2      	adds	r2, r2, r3
    2300:	4b06      	ldr	r3, [pc, #24]	; (231c <i2c_write_bytes+0x128>)
    2302:	0011      	movs	r1, r2
    2304:	0018      	movs	r0, r3
    2306:	4b06      	ldr	r3, [pc, #24]	; (2320 <i2c_write_bytes+0x12c>)
    2308:	4798      	blx	r3
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	469d      	mov	sp, r3
 }
    230e:	46c0      	nop			; (mov r8, r8)
    2310:	46bd      	mov	sp, r7
    2312:	b011      	add	sp, #68	; 0x44
    2314:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2316:	46c0      	nop			; (mov r8, r8)
    2318:	00005b81 	.word	0x00005b81
    231c:	200000b4 	.word	0x200000b4
    2320:	00001671 	.word	0x00001671

00002324 <i2c_read_bytes>:

 void i2c_read_bytes(uint8_t * data, uint8_t data_length, uint8_t i2c_address, uint8_t reg)
 {
    2324:	b590      	push	{r4, r7, lr}
    2326:	b089      	sub	sp, #36	; 0x24
    2328:	af00      	add	r7, sp, #0
    232a:	6078      	str	r0, [r7, #4]
    232c:	000c      	movs	r4, r1
    232e:	0010      	movs	r0, r2
    2330:	0019      	movs	r1, r3
    2332:	1cfb      	adds	r3, r7, #3
    2334:	1c22      	adds	r2, r4, #0
    2336:	701a      	strb	r2, [r3, #0]
    2338:	1cbb      	adds	r3, r7, #2
    233a:	1c02      	adds	r2, r0, #0
    233c:	701a      	strb	r2, [r3, #0]
    233e:	1c7b      	adds	r3, r7, #1
    2340:	1c0a      	adds	r2, r1, #0
    2342:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet_setup;
	packet_setup.address = i2c_address;
    2344:	1cbb      	adds	r3, r7, #2
    2346:	781b      	ldrb	r3, [r3, #0]
    2348:	b29a      	uxth	r2, r3
    234a:	2314      	movs	r3, #20
    234c:	18fb      	adds	r3, r7, r3
    234e:	801a      	strh	r2, [r3, #0]
	packet_setup.data = &reg;
    2350:	2314      	movs	r3, #20
    2352:	18fb      	adds	r3, r7, r3
    2354:	1c7a      	adds	r2, r7, #1
    2356:	605a      	str	r2, [r3, #4]
	packet_setup.data_length = 1;
    2358:	2314      	movs	r3, #20
    235a:	18fb      	adds	r3, r7, r3
    235c:	2201      	movs	r2, #1
    235e:	805a      	strh	r2, [r3, #2]
	packet_setup.high_speed = false;
    2360:	2314      	movs	r3, #20
    2362:	18fb      	adds	r3, r7, r3
    2364:	2200      	movs	r2, #0
    2366:	725a      	strb	r2, [r3, #9]
	packet_setup.hs_master_code = 0;
    2368:	2314      	movs	r3, #20
    236a:	18fb      	adds	r3, r7, r3
    236c:	2200      	movs	r2, #0
    236e:	729a      	strb	r2, [r3, #10]
	packet_setup.ten_bit_address = 0;
    2370:	2314      	movs	r3, #20
    2372:	18fb      	adds	r3, r7, r3
    2374:	2200      	movs	r2, #0
    2376:	721a      	strb	r2, [r3, #8]

	i2c_master_write_packet_wait(&module, &packet_setup);
    2378:	2314      	movs	r3, #20
    237a:	18fa      	adds	r2, r7, r3
    237c:	4b15      	ldr	r3, [pc, #84]	; (23d4 <i2c_read_bytes+0xb0>)
    237e:	0011      	movs	r1, r2
    2380:	0018      	movs	r0, r3
    2382:	4b15      	ldr	r3, [pc, #84]	; (23d8 <i2c_read_bytes+0xb4>)
    2384:	4798      	blx	r3

	struct i2c_master_packet packet_read;
	packet_read.address = i2c_address;
    2386:	1cbb      	adds	r3, r7, #2
    2388:	781b      	ldrb	r3, [r3, #0]
    238a:	b29a      	uxth	r2, r3
    238c:	2308      	movs	r3, #8
    238e:	18fb      	adds	r3, r7, r3
    2390:	801a      	strh	r2, [r3, #0]
	packet_read.data = data;
    2392:	2308      	movs	r3, #8
    2394:	18fb      	adds	r3, r7, r3
    2396:	687a      	ldr	r2, [r7, #4]
    2398:	605a      	str	r2, [r3, #4]
	packet_read.data_length = data_length;
    239a:	1cfb      	adds	r3, r7, #3
    239c:	781b      	ldrb	r3, [r3, #0]
    239e:	b29a      	uxth	r2, r3
    23a0:	2308      	movs	r3, #8
    23a2:	18fb      	adds	r3, r7, r3
    23a4:	805a      	strh	r2, [r3, #2]
	packet_read.high_speed = false;
    23a6:	2308      	movs	r3, #8
    23a8:	18fb      	adds	r3, r7, r3
    23aa:	2200      	movs	r2, #0
    23ac:	725a      	strb	r2, [r3, #9]
	packet_read.hs_master_code = 0;
    23ae:	2308      	movs	r3, #8
    23b0:	18fb      	adds	r3, r7, r3
    23b2:	2200      	movs	r2, #0
    23b4:	729a      	strb	r2, [r3, #10]
	packet_read.ten_bit_address = 0;
    23b6:	2308      	movs	r3, #8
    23b8:	18fb      	adds	r3, r7, r3
    23ba:	2200      	movs	r2, #0
    23bc:	721a      	strb	r2, [r3, #8]

	i2c_master_read_packet_wait(&module, &packet_read);
    23be:	2308      	movs	r3, #8
    23c0:	18fa      	adds	r2, r7, r3
    23c2:	4b04      	ldr	r3, [pc, #16]	; (23d4 <i2c_read_bytes+0xb0>)
    23c4:	0011      	movs	r1, r2
    23c6:	0018      	movs	r0, r3
    23c8:	4b04      	ldr	r3, [pc, #16]	; (23dc <i2c_read_bytes+0xb8>)
    23ca:	4798      	blx	r3
    23cc:	46c0      	nop			; (mov r8, r8)
    23ce:	46bd      	mov	sp, r7
    23d0:	b009      	add	sp, #36	; 0x24
    23d2:	bd90      	pop	{r4, r7, pc}
    23d4:	200000b4 	.word	0x200000b4
    23d8:	00001671 	.word	0x00001671
    23dc:	000014c9 	.word	0x000014c9

000023e0 <init_lis3dh>:
 #include "i2c_interface.h"

 #include "lis3dh.h"

 void init_lis3dh(void)
 {
    23e0:	b590      	push	{r4, r7, lr}
    23e2:	b083      	sub	sp, #12
    23e4:	af00      	add	r7, sp, #0
	uint8_t me = 0;
    23e6:	1dfb      	adds	r3, r7, #7
    23e8:	2200      	movs	r2, #0
    23ea:	701a      	strb	r2, [r3, #0]
	i2c_read_bytes(&me, 1, LIS3DH_ADDRESS, REG_WHO_AM_I);
    23ec:	1df8      	adds	r0, r7, #7
    23ee:	230f      	movs	r3, #15
    23f0:	2219      	movs	r2, #25
    23f2:	2101      	movs	r1, #1
    23f4:	4c0e      	ldr	r4, [pc, #56]	; (2430 <init_lis3dh+0x50>)
    23f6:	47a0      	blx	r4
	if(me != WHO_AM_I_VAL)
    23f8:	1dfb      	adds	r3, r7, #7
    23fa:	781b      	ldrb	r3, [r3, #0]
    23fc:	2b33      	cmp	r3, #51	; 0x33
    23fe:	d112      	bne.n	2426 <init_lis3dh+0x46>
		return;
	}

	// Set up sensors
	// 50Hz ODR, low power mode -> 6uA typical
	uint8_t data = (0x04 << 4) | (0x01 << 3) | (0x07 << 0);   // 50Hz, all axes enabled, low power mode
    2400:	1dbb      	adds	r3, r7, #6
    2402:	224f      	movs	r2, #79	; 0x4f
    2404:	701a      	strb	r2, [r3, #0]
	i2c_write_bytes(&data, 1, LIS3DH_ADDRESS, REG_CTRL_REG1);
    2406:	1db8      	adds	r0, r7, #6
    2408:	2320      	movs	r3, #32
    240a:	2219      	movs	r2, #25
    240c:	2101      	movs	r1, #1
    240e:	4c09      	ldr	r4, [pc, #36]	; (2434 <init_lis3dh+0x54>)
    2410:	47a0      	blx	r4

	data = (0x01 << 4); // +/-4g range
    2412:	1dbb      	adds	r3, r7, #6
    2414:	2210      	movs	r2, #16
    2416:	701a      	strb	r2, [r3, #0]
	i2c_write_bytes(&data, 1, LIS3DH_ADDRESS, REG_CTRL_REG4);
    2418:	1db8      	adds	r0, r7, #6
    241a:	2323      	movs	r3, #35	; 0x23
    241c:	2219      	movs	r2, #25
    241e:	2101      	movs	r1, #1
    2420:	4c04      	ldr	r4, [pc, #16]	; (2434 <init_lis3dh+0x54>)
    2422:	47a0      	blx	r4
    2424:	e000      	b.n	2428 <init_lis3dh+0x48>
		return;
    2426:	46c0      	nop			; (mov r8, r8)
 }
    2428:	46bd      	mov	sp, r7
    242a:	b003      	add	sp, #12
    242c:	bd90      	pop	{r4, r7, pc}
    242e:	46c0      	nop			; (mov r8, r8)
    2430:	00002325 	.word	0x00002325
    2434:	000021f5 	.word	0x000021f5

00002438 <sleep_lis3dh>:

 void sleep_lis3dh(void)
 {
    2438:	b590      	push	{r4, r7, lr}
    243a:	b083      	sub	sp, #12
    243c:	af00      	add	r7, sp, #0
	uint8_t data = 0;   // shut down mode, ODR all 0
    243e:	1dfb      	adds	r3, r7, #7
    2440:	2200      	movs	r2, #0
    2442:	701a      	strb	r2, [r3, #0]
	i2c_write_bytes(&data, 1, LIS3DH_ADDRESS, REG_CTRL_REG1);
    2444:	1df8      	adds	r0, r7, #7
    2446:	2320      	movs	r3, #32
    2448:	2219      	movs	r2, #25
    244a:	2101      	movs	r1, #1
    244c:	4c02      	ldr	r4, [pc, #8]	; (2458 <sleep_lis3dh+0x20>)
    244e:	47a0      	blx	r4
 }
    2450:	46c0      	nop			; (mov r8, r8)
    2452:	46bd      	mov	sp, r7
    2454:	b003      	add	sp, #12
    2456:	bd90      	pop	{r4, r7, pc}
    2458:	000021f5 	.word	0x000021f5

0000245c <read_lis3dh_raw>:

 void read_lis3dh_raw(lis3dh_data_raw_t * data)
 {
    245c:	b590      	push	{r4, r7, lr}
    245e:	b085      	sub	sp, #20
    2460:	af00      	add	r7, sp, #0
    2462:	6078      	str	r0, [r7, #4]
	uint8_t buffer[6];
	i2c_read_bytes(buffer, 6, LIS3DH_ADDRESS, REG_OUT_X_L | 0x80); // 0x80 enables auto increment
    2464:	2308      	movs	r3, #8
    2466:	18f8      	adds	r0, r7, r3
    2468:	23a8      	movs	r3, #168	; 0xa8
    246a:	2219      	movs	r2, #25
    246c:	2106      	movs	r1, #6
    246e:	4c1e      	ldr	r4, [pc, #120]	; (24e8 <read_lis3dh_raw+0x8c>)
    2470:	47a0      	blx	r4
	data->x = buffer[0];
    2472:	2308      	movs	r3, #8
    2474:	18fb      	adds	r3, r7, r3
    2476:	781b      	ldrb	r3, [r3, #0]
    2478:	b21a      	sxth	r2, r3
    247a:	687b      	ldr	r3, [r7, #4]
    247c:	801a      	strh	r2, [r3, #0]
	data->x |= ((uint16_t) buffer[1]) << 8;
    247e:	687b      	ldr	r3, [r7, #4]
    2480:	2200      	movs	r2, #0
    2482:	5e9a      	ldrsh	r2, [r3, r2]
    2484:	2308      	movs	r3, #8
    2486:	18fb      	adds	r3, r7, r3
    2488:	785b      	ldrb	r3, [r3, #1]
    248a:	021b      	lsls	r3, r3, #8
    248c:	b21b      	sxth	r3, r3
    248e:	4313      	orrs	r3, r2
    2490:	b21a      	sxth	r2, r3
    2492:	687b      	ldr	r3, [r7, #4]
    2494:	801a      	strh	r2, [r3, #0]
	data->y = buffer[2];
    2496:	2308      	movs	r3, #8
    2498:	18fb      	adds	r3, r7, r3
    249a:	789b      	ldrb	r3, [r3, #2]
    249c:	b21a      	sxth	r2, r3
    249e:	687b      	ldr	r3, [r7, #4]
    24a0:	805a      	strh	r2, [r3, #2]
	data->y |= ((uint16_t) buffer[3]) << 8;
    24a2:	687b      	ldr	r3, [r7, #4]
    24a4:	2202      	movs	r2, #2
    24a6:	5e9a      	ldrsh	r2, [r3, r2]
    24a8:	2308      	movs	r3, #8
    24aa:	18fb      	adds	r3, r7, r3
    24ac:	78db      	ldrb	r3, [r3, #3]
    24ae:	021b      	lsls	r3, r3, #8
    24b0:	b21b      	sxth	r3, r3
    24b2:	4313      	orrs	r3, r2
    24b4:	b21a      	sxth	r2, r3
    24b6:	687b      	ldr	r3, [r7, #4]
    24b8:	805a      	strh	r2, [r3, #2]
	data->z = buffer[4];
    24ba:	2308      	movs	r3, #8
    24bc:	18fb      	adds	r3, r7, r3
    24be:	791b      	ldrb	r3, [r3, #4]
    24c0:	b21a      	sxth	r2, r3
    24c2:	687b      	ldr	r3, [r7, #4]
    24c4:	809a      	strh	r2, [r3, #4]
	data->z |= ((uint16_t) buffer[5]) << 8;
    24c6:	687b      	ldr	r3, [r7, #4]
    24c8:	2204      	movs	r2, #4
    24ca:	5e9a      	ldrsh	r2, [r3, r2]
    24cc:	2308      	movs	r3, #8
    24ce:	18fb      	adds	r3, r7, r3
    24d0:	795b      	ldrb	r3, [r3, #5]
    24d2:	021b      	lsls	r3, r3, #8
    24d4:	b21b      	sxth	r3, r3
    24d6:	4313      	orrs	r3, r2
    24d8:	b21a      	sxth	r2, r3
    24da:	687b      	ldr	r3, [r7, #4]
    24dc:	809a      	strh	r2, [r3, #4]
 }
    24de:	46c0      	nop			; (mov r8, r8)
    24e0:	46bd      	mov	sp, r7
    24e2:	b005      	add	sp, #20
    24e4:	bd90      	pop	{r4, r7, pc}
    24e6:	46c0      	nop			; (mov r8, r8)
    24e8:	00002325 	.word	0x00002325

000024ec <read_lis3dh_g>:

 void read_lis3dh_g(lis3dh_data_g_t * data)
 {
    24ec:	b590      	push	{r4, r7, lr}
    24ee:	b085      	sub	sp, #20
    24f0:	af00      	add	r7, sp, #0
    24f2:	6078      	str	r0, [r7, #4]
	lis3dh_data_raw_t raw;
	read_lis3dh_raw(&raw);
    24f4:	2308      	movs	r3, #8
    24f6:	18fb      	adds	r3, r7, r3
    24f8:	0018      	movs	r0, r3
    24fa:	4b24      	ldr	r3, [pc, #144]	; (258c <read_lis3dh_g+0xa0>)
    24fc:	4798      	blx	r3
	// 8 bit mode, +/-4g range
	data->x = raw.x * 0.00012207;
    24fe:	2308      	movs	r3, #8
    2500:	18fb      	adds	r3, r7, r3
    2502:	2200      	movs	r2, #0
    2504:	5e9a      	ldrsh	r2, [r3, r2]
    2506:	4b22      	ldr	r3, [pc, #136]	; (2590 <read_lis3dh_g+0xa4>)
    2508:	0010      	movs	r0, r2
    250a:	4798      	blx	r3
    250c:	4c21      	ldr	r4, [pc, #132]	; (2594 <read_lis3dh_g+0xa8>)
    250e:	4a22      	ldr	r2, [pc, #136]	; (2598 <read_lis3dh_g+0xac>)
    2510:	4b22      	ldr	r3, [pc, #136]	; (259c <read_lis3dh_g+0xb0>)
    2512:	47a0      	blx	r4
    2514:	0003      	movs	r3, r0
    2516:	000c      	movs	r4, r1
    2518:	0019      	movs	r1, r3
    251a:	0022      	movs	r2, r4
    251c:	4b20      	ldr	r3, [pc, #128]	; (25a0 <read_lis3dh_g+0xb4>)
    251e:	0008      	movs	r0, r1
    2520:	0011      	movs	r1, r2
    2522:	4798      	blx	r3
    2524:	1c02      	adds	r2, r0, #0
    2526:	687b      	ldr	r3, [r7, #4]
    2528:	601a      	str	r2, [r3, #0]
	data->y = raw.y * 0.00012207;
    252a:	2308      	movs	r3, #8
    252c:	18fb      	adds	r3, r7, r3
    252e:	2202      	movs	r2, #2
    2530:	5e9a      	ldrsh	r2, [r3, r2]
    2532:	4b17      	ldr	r3, [pc, #92]	; (2590 <read_lis3dh_g+0xa4>)
    2534:	0010      	movs	r0, r2
    2536:	4798      	blx	r3
    2538:	4c16      	ldr	r4, [pc, #88]	; (2594 <read_lis3dh_g+0xa8>)
    253a:	4a17      	ldr	r2, [pc, #92]	; (2598 <read_lis3dh_g+0xac>)
    253c:	4b17      	ldr	r3, [pc, #92]	; (259c <read_lis3dh_g+0xb0>)
    253e:	47a0      	blx	r4
    2540:	0003      	movs	r3, r0
    2542:	000c      	movs	r4, r1
    2544:	0019      	movs	r1, r3
    2546:	0022      	movs	r2, r4
    2548:	4b15      	ldr	r3, [pc, #84]	; (25a0 <read_lis3dh_g+0xb4>)
    254a:	0008      	movs	r0, r1
    254c:	0011      	movs	r1, r2
    254e:	4798      	blx	r3
    2550:	1c02      	adds	r2, r0, #0
    2552:	687b      	ldr	r3, [r7, #4]
    2554:	605a      	str	r2, [r3, #4]
	data->z = raw.z * 0.00012207;
    2556:	2308      	movs	r3, #8
    2558:	18fb      	adds	r3, r7, r3
    255a:	2204      	movs	r2, #4
    255c:	5e9a      	ldrsh	r2, [r3, r2]
    255e:	4b0c      	ldr	r3, [pc, #48]	; (2590 <read_lis3dh_g+0xa4>)
    2560:	0010      	movs	r0, r2
    2562:	4798      	blx	r3
    2564:	4c0b      	ldr	r4, [pc, #44]	; (2594 <read_lis3dh_g+0xa8>)
    2566:	4a0c      	ldr	r2, [pc, #48]	; (2598 <read_lis3dh_g+0xac>)
    2568:	4b0c      	ldr	r3, [pc, #48]	; (259c <read_lis3dh_g+0xb0>)
    256a:	47a0      	blx	r4
    256c:	0003      	movs	r3, r0
    256e:	000c      	movs	r4, r1
    2570:	0019      	movs	r1, r3
    2572:	0022      	movs	r2, r4
    2574:	4b0a      	ldr	r3, [pc, #40]	; (25a0 <read_lis3dh_g+0xb4>)
    2576:	0008      	movs	r0, r1
    2578:	0011      	movs	r1, r2
    257a:	4798      	blx	r3
    257c:	1c02      	adds	r2, r0, #0
    257e:	687b      	ldr	r3, [r7, #4]
    2580:	609a      	str	r2, [r3, #8]
    2582:	46c0      	nop			; (mov r8, r8)
    2584:	46bd      	mov	sp, r7
    2586:	b005      	add	sp, #20
    2588:	bd90      	pop	{r4, r7, pc}
    258a:	46c0      	nop			; (mov r8, r8)
    258c:	0000245d 	.word	0x0000245d
    2590:	00005725 	.word	0x00005725
    2594:	00004b91 	.word	0x00004b91
    2598:	a19c4774 	.word	0xa19c4774
    259c:	3f1ffffa 	.word	0x3f1ffffa
    25a0:	00005819 	.word	0x00005819

000025a4 <wdt_clear_early_warning>:
 *
 *  Clears the Watchdog timer early warning period elapsed flag, so that a new
 *  early warning period can be detected.
 */
static inline void wdt_clear_early_warning(void)
{
    25a4:	b580      	push	{r7, lr}
    25a6:	b082      	sub	sp, #8
    25a8:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    25aa:	4b04      	ldr	r3, [pc, #16]	; (25bc <wdt_clear_early_warning+0x18>)
    25ac:	607b      	str	r3, [r7, #4]

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    25ae:	687b      	ldr	r3, [r7, #4]
    25b0:	2201      	movs	r2, #1
    25b2:	719a      	strb	r2, [r3, #6]
}
    25b4:	46c0      	nop			; (mov r8, r8)
    25b6:	46bd      	mov	sp, r7
    25b8:	b002      	add	sp, #8
    25ba:	bd80      	pop	{r7, pc}
    25bc:	40001c00 	.word	0x40001c00

000025c0 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    25c0:	b580      	push	{r7, lr}
    25c2:	af00      	add	r7, sp, #0
	wdt_clear_early_warning();
    25c4:	4b05      	ldr	r3, [pc, #20]	; (25dc <WDT_Handler+0x1c>)
    25c6:	4798      	blx	r3

	if (wdt_early_warning_callback) {
    25c8:	4b05      	ldr	r3, [pc, #20]	; (25e0 <WDT_Handler+0x20>)
    25ca:	681b      	ldr	r3, [r3, #0]
    25cc:	2b00      	cmp	r3, #0
    25ce:	d002      	beq.n	25d6 <WDT_Handler+0x16>
		wdt_early_warning_callback();
    25d0:	4b03      	ldr	r3, [pc, #12]	; (25e0 <WDT_Handler+0x20>)
    25d2:	681b      	ldr	r3, [r3, #0]
    25d4:	4798      	blx	r3
	}
}
    25d6:	46c0      	nop			; (mov r8, r8)
    25d8:	46bd      	mov	sp, r7
    25da:	bd80      	pop	{r7, pc}
    25dc:	000025a5 	.word	0x000025a5
    25e0:	200000ec 	.word	0x200000ec

000025e4 <system_gclk_chan_get_config_defaults>:
{
    25e4:	b580      	push	{r7, lr}
    25e6:	b082      	sub	sp, #8
    25e8:	af00      	add	r7, sp, #0
    25ea:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    25ec:	687b      	ldr	r3, [r7, #4]
    25ee:	2200      	movs	r2, #0
    25f0:	701a      	strb	r2, [r3, #0]
}
    25f2:	46c0      	nop			; (mov r8, r8)
    25f4:	46bd      	mov	sp, r7
    25f6:	b002      	add	sp, #8
    25f8:	bd80      	pop	{r7, pc}
	...

000025fc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    25fc:	b580      	push	{r7, lr}
    25fe:	b084      	sub	sp, #16
    2600:	af00      	add	r7, sp, #0
    2602:	0002      	movs	r2, r0
    2604:	1dfb      	adds	r3, r7, #7
    2606:	701a      	strb	r2, [r3, #0]
    2608:	1dbb      	adds	r3, r7, #6
    260a:	1c0a      	adds	r2, r1, #0
    260c:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    260e:	4b1a      	ldr	r3, [pc, #104]	; (2678 <sercom_set_gclk_generator+0x7c>)
    2610:	781b      	ldrb	r3, [r3, #0]
    2612:	2201      	movs	r2, #1
    2614:	4053      	eors	r3, r2
    2616:	b2db      	uxtb	r3, r3
    2618:	2b00      	cmp	r3, #0
    261a:	d103      	bne.n	2624 <sercom_set_gclk_generator+0x28>
    261c:	1dbb      	adds	r3, r7, #6
    261e:	781b      	ldrb	r3, [r3, #0]
    2620:	2b00      	cmp	r3, #0
    2622:	d01b      	beq.n	265c <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2624:	230c      	movs	r3, #12
    2626:	18fb      	adds	r3, r7, r3
    2628:	0018      	movs	r0, r3
    262a:	4b14      	ldr	r3, [pc, #80]	; (267c <sercom_set_gclk_generator+0x80>)
    262c:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    262e:	230c      	movs	r3, #12
    2630:	18fb      	adds	r3, r7, r3
    2632:	1dfa      	adds	r2, r7, #7
    2634:	7812      	ldrb	r2, [r2, #0]
    2636:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    2638:	230c      	movs	r3, #12
    263a:	18fb      	adds	r3, r7, r3
    263c:	0019      	movs	r1, r3
    263e:	2011      	movs	r0, #17
    2640:	4b0f      	ldr	r3, [pc, #60]	; (2680 <sercom_set_gclk_generator+0x84>)
    2642:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2644:	2011      	movs	r0, #17
    2646:	4b0f      	ldr	r3, [pc, #60]	; (2684 <sercom_set_gclk_generator+0x88>)
    2648:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    264a:	4b0b      	ldr	r3, [pc, #44]	; (2678 <sercom_set_gclk_generator+0x7c>)
    264c:	1dfa      	adds	r2, r7, #7
    264e:	7812      	ldrb	r2, [r2, #0]
    2650:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    2652:	4b09      	ldr	r3, [pc, #36]	; (2678 <sercom_set_gclk_generator+0x7c>)
    2654:	2201      	movs	r2, #1
    2656:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    2658:	2300      	movs	r3, #0
    265a:	e008      	b.n	266e <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    265c:	4b06      	ldr	r3, [pc, #24]	; (2678 <sercom_set_gclk_generator+0x7c>)
    265e:	785b      	ldrb	r3, [r3, #1]
    2660:	1dfa      	adds	r2, r7, #7
    2662:	7812      	ldrb	r2, [r2, #0]
    2664:	429a      	cmp	r2, r3
    2666:	d101      	bne.n	266c <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    2668:	2300      	movs	r3, #0
    266a:	e000      	b.n	266e <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    266c:	231d      	movs	r3, #29
}
    266e:	0018      	movs	r0, r3
    2670:	46bd      	mov	sp, r7
    2672:	b004      	add	sp, #16
    2674:	bd80      	pop	{r7, pc}
    2676:	46c0      	nop			; (mov r8, r8)
    2678:	200000c0 	.word	0x200000c0
    267c:	000025e5 	.word	0x000025e5
    2680:	00003175 	.word	0x00003175
    2684:	000031b5 	.word	0x000031b5

00002688 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    2688:	b580      	push	{r7, lr}
    268a:	b082      	sub	sp, #8
    268c:	af00      	add	r7, sp, #0
    268e:	6078      	str	r0, [r7, #4]
    2690:	000a      	movs	r2, r1
    2692:	1cfb      	adds	r3, r7, #3
    2694:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    2696:	687b      	ldr	r3, [r7, #4]
    2698:	4a4e      	ldr	r2, [pc, #312]	; (27d4 <_sercom_get_default_pad+0x14c>)
    269a:	4293      	cmp	r3, r2
    269c:	d040      	beq.n	2720 <_sercom_get_default_pad+0x98>
    269e:	4a4d      	ldr	r2, [pc, #308]	; (27d4 <_sercom_get_default_pad+0x14c>)
    26a0:	4293      	cmp	r3, r2
    26a2:	d807      	bhi.n	26b4 <_sercom_get_default_pad+0x2c>
    26a4:	2284      	movs	r2, #132	; 0x84
    26a6:	05d2      	lsls	r2, r2, #23
    26a8:	4293      	cmp	r3, r2
    26aa:	d00f      	beq.n	26cc <_sercom_get_default_pad+0x44>
    26ac:	4a4a      	ldr	r2, [pc, #296]	; (27d8 <_sercom_get_default_pad+0x150>)
    26ae:	4293      	cmp	r3, r2
    26b0:	d021      	beq.n	26f6 <_sercom_get_default_pad+0x6e>
    26b2:	e089      	b.n	27c8 <_sercom_get_default_pad+0x140>
    26b4:	4a49      	ldr	r2, [pc, #292]	; (27dc <_sercom_get_default_pad+0x154>)
    26b6:	4293      	cmp	r3, r2
    26b8:	d100      	bne.n	26bc <_sercom_get_default_pad+0x34>
    26ba:	e05b      	b.n	2774 <_sercom_get_default_pad+0xec>
    26bc:	4a48      	ldr	r2, [pc, #288]	; (27e0 <_sercom_get_default_pad+0x158>)
    26be:	4293      	cmp	r3, r2
    26c0:	d100      	bne.n	26c4 <_sercom_get_default_pad+0x3c>
    26c2:	e06c      	b.n	279e <_sercom_get_default_pad+0x116>
    26c4:	4a47      	ldr	r2, [pc, #284]	; (27e4 <_sercom_get_default_pad+0x15c>)
    26c6:	4293      	cmp	r3, r2
    26c8:	d03f      	beq.n	274a <_sercom_get_default_pad+0xc2>
    26ca:	e07d      	b.n	27c8 <_sercom_get_default_pad+0x140>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    26cc:	1cfb      	adds	r3, r7, #3
    26ce:	781b      	ldrb	r3, [r3, #0]
    26d0:	2b01      	cmp	r3, #1
    26d2:	d00a      	beq.n	26ea <_sercom_get_default_pad+0x62>
    26d4:	dc02      	bgt.n	26dc <_sercom_get_default_pad+0x54>
    26d6:	2b00      	cmp	r3, #0
    26d8:	d005      	beq.n	26e6 <_sercom_get_default_pad+0x5e>
    26da:	e075      	b.n	27c8 <_sercom_get_default_pad+0x140>
    26dc:	2b02      	cmp	r3, #2
    26de:	d006      	beq.n	26ee <_sercom_get_default_pad+0x66>
    26e0:	2b03      	cmp	r3, #3
    26e2:	d006      	beq.n	26f2 <_sercom_get_default_pad+0x6a>
    26e4:	e070      	b.n	27c8 <_sercom_get_default_pad+0x140>
    26e6:	4b40      	ldr	r3, [pc, #256]	; (27e8 <_sercom_get_default_pad+0x160>)
    26e8:	e06f      	b.n	27ca <_sercom_get_default_pad+0x142>
    26ea:	4b40      	ldr	r3, [pc, #256]	; (27ec <_sercom_get_default_pad+0x164>)
    26ec:	e06d      	b.n	27ca <_sercom_get_default_pad+0x142>
    26ee:	4b40      	ldr	r3, [pc, #256]	; (27f0 <_sercom_get_default_pad+0x168>)
    26f0:	e06b      	b.n	27ca <_sercom_get_default_pad+0x142>
    26f2:	4b40      	ldr	r3, [pc, #256]	; (27f4 <_sercom_get_default_pad+0x16c>)
    26f4:	e069      	b.n	27ca <_sercom_get_default_pad+0x142>
    26f6:	1cfb      	adds	r3, r7, #3
    26f8:	781b      	ldrb	r3, [r3, #0]
    26fa:	2b01      	cmp	r3, #1
    26fc:	d00a      	beq.n	2714 <_sercom_get_default_pad+0x8c>
    26fe:	dc02      	bgt.n	2706 <_sercom_get_default_pad+0x7e>
    2700:	2b00      	cmp	r3, #0
    2702:	d005      	beq.n	2710 <_sercom_get_default_pad+0x88>
    2704:	e060      	b.n	27c8 <_sercom_get_default_pad+0x140>
    2706:	2b02      	cmp	r3, #2
    2708:	d006      	beq.n	2718 <_sercom_get_default_pad+0x90>
    270a:	2b03      	cmp	r3, #3
    270c:	d006      	beq.n	271c <_sercom_get_default_pad+0x94>
    270e:	e05b      	b.n	27c8 <_sercom_get_default_pad+0x140>
    2710:	2303      	movs	r3, #3
    2712:	e05a      	b.n	27ca <_sercom_get_default_pad+0x142>
    2714:	4b38      	ldr	r3, [pc, #224]	; (27f8 <_sercom_get_default_pad+0x170>)
    2716:	e058      	b.n	27ca <_sercom_get_default_pad+0x142>
    2718:	4b38      	ldr	r3, [pc, #224]	; (27fc <_sercom_get_default_pad+0x174>)
    271a:	e056      	b.n	27ca <_sercom_get_default_pad+0x142>
    271c:	4b38      	ldr	r3, [pc, #224]	; (2800 <_sercom_get_default_pad+0x178>)
    271e:	e054      	b.n	27ca <_sercom_get_default_pad+0x142>
    2720:	1cfb      	adds	r3, r7, #3
    2722:	781b      	ldrb	r3, [r3, #0]
    2724:	2b01      	cmp	r3, #1
    2726:	d00a      	beq.n	273e <_sercom_get_default_pad+0xb6>
    2728:	dc02      	bgt.n	2730 <_sercom_get_default_pad+0xa8>
    272a:	2b00      	cmp	r3, #0
    272c:	d005      	beq.n	273a <_sercom_get_default_pad+0xb2>
    272e:	e04b      	b.n	27c8 <_sercom_get_default_pad+0x140>
    2730:	2b02      	cmp	r3, #2
    2732:	d006      	beq.n	2742 <_sercom_get_default_pad+0xba>
    2734:	2b03      	cmp	r3, #3
    2736:	d006      	beq.n	2746 <_sercom_get_default_pad+0xbe>
    2738:	e046      	b.n	27c8 <_sercom_get_default_pad+0x140>
    273a:	4b32      	ldr	r3, [pc, #200]	; (2804 <_sercom_get_default_pad+0x17c>)
    273c:	e045      	b.n	27ca <_sercom_get_default_pad+0x142>
    273e:	4b32      	ldr	r3, [pc, #200]	; (2808 <_sercom_get_default_pad+0x180>)
    2740:	e043      	b.n	27ca <_sercom_get_default_pad+0x142>
    2742:	4b32      	ldr	r3, [pc, #200]	; (280c <_sercom_get_default_pad+0x184>)
    2744:	e041      	b.n	27ca <_sercom_get_default_pad+0x142>
    2746:	4b32      	ldr	r3, [pc, #200]	; (2810 <_sercom_get_default_pad+0x188>)
    2748:	e03f      	b.n	27ca <_sercom_get_default_pad+0x142>
    274a:	1cfb      	adds	r3, r7, #3
    274c:	781b      	ldrb	r3, [r3, #0]
    274e:	2b01      	cmp	r3, #1
    2750:	d00a      	beq.n	2768 <_sercom_get_default_pad+0xe0>
    2752:	dc02      	bgt.n	275a <_sercom_get_default_pad+0xd2>
    2754:	2b00      	cmp	r3, #0
    2756:	d005      	beq.n	2764 <_sercom_get_default_pad+0xdc>
    2758:	e036      	b.n	27c8 <_sercom_get_default_pad+0x140>
    275a:	2b02      	cmp	r3, #2
    275c:	d006      	beq.n	276c <_sercom_get_default_pad+0xe4>
    275e:	2b03      	cmp	r3, #3
    2760:	d006      	beq.n	2770 <_sercom_get_default_pad+0xe8>
    2762:	e031      	b.n	27c8 <_sercom_get_default_pad+0x140>
    2764:	4b2b      	ldr	r3, [pc, #172]	; (2814 <_sercom_get_default_pad+0x18c>)
    2766:	e030      	b.n	27ca <_sercom_get_default_pad+0x142>
    2768:	4b2b      	ldr	r3, [pc, #172]	; (2818 <_sercom_get_default_pad+0x190>)
    276a:	e02e      	b.n	27ca <_sercom_get_default_pad+0x142>
    276c:	4b2b      	ldr	r3, [pc, #172]	; (281c <_sercom_get_default_pad+0x194>)
    276e:	e02c      	b.n	27ca <_sercom_get_default_pad+0x142>
    2770:	4b2b      	ldr	r3, [pc, #172]	; (2820 <_sercom_get_default_pad+0x198>)
    2772:	e02a      	b.n	27ca <_sercom_get_default_pad+0x142>
    2774:	1cfb      	adds	r3, r7, #3
    2776:	781b      	ldrb	r3, [r3, #0]
    2778:	2b01      	cmp	r3, #1
    277a:	d00a      	beq.n	2792 <_sercom_get_default_pad+0x10a>
    277c:	dc02      	bgt.n	2784 <_sercom_get_default_pad+0xfc>
    277e:	2b00      	cmp	r3, #0
    2780:	d005      	beq.n	278e <_sercom_get_default_pad+0x106>
    2782:	e021      	b.n	27c8 <_sercom_get_default_pad+0x140>
    2784:	2b02      	cmp	r3, #2
    2786:	d006      	beq.n	2796 <_sercom_get_default_pad+0x10e>
    2788:	2b03      	cmp	r3, #3
    278a:	d006      	beq.n	279a <_sercom_get_default_pad+0x112>
    278c:	e01c      	b.n	27c8 <_sercom_get_default_pad+0x140>
    278e:	4b25      	ldr	r3, [pc, #148]	; (2824 <_sercom_get_default_pad+0x19c>)
    2790:	e01b      	b.n	27ca <_sercom_get_default_pad+0x142>
    2792:	4b25      	ldr	r3, [pc, #148]	; (2828 <_sercom_get_default_pad+0x1a0>)
    2794:	e019      	b.n	27ca <_sercom_get_default_pad+0x142>
    2796:	4b25      	ldr	r3, [pc, #148]	; (282c <_sercom_get_default_pad+0x1a4>)
    2798:	e017      	b.n	27ca <_sercom_get_default_pad+0x142>
    279a:	4b25      	ldr	r3, [pc, #148]	; (2830 <_sercom_get_default_pad+0x1a8>)
    279c:	e015      	b.n	27ca <_sercom_get_default_pad+0x142>
    279e:	1cfb      	adds	r3, r7, #3
    27a0:	781b      	ldrb	r3, [r3, #0]
    27a2:	2b01      	cmp	r3, #1
    27a4:	d00a      	beq.n	27bc <_sercom_get_default_pad+0x134>
    27a6:	dc02      	bgt.n	27ae <_sercom_get_default_pad+0x126>
    27a8:	2b00      	cmp	r3, #0
    27aa:	d005      	beq.n	27b8 <_sercom_get_default_pad+0x130>
    27ac:	e00c      	b.n	27c8 <_sercom_get_default_pad+0x140>
    27ae:	2b02      	cmp	r3, #2
    27b0:	d006      	beq.n	27c0 <_sercom_get_default_pad+0x138>
    27b2:	2b03      	cmp	r3, #3
    27b4:	d006      	beq.n	27c4 <_sercom_get_default_pad+0x13c>
    27b6:	e007      	b.n	27c8 <_sercom_get_default_pad+0x140>
    27b8:	4b1e      	ldr	r3, [pc, #120]	; (2834 <_sercom_get_default_pad+0x1ac>)
    27ba:	e006      	b.n	27ca <_sercom_get_default_pad+0x142>
    27bc:	4b1e      	ldr	r3, [pc, #120]	; (2838 <_sercom_get_default_pad+0x1b0>)
    27be:	e004      	b.n	27ca <_sercom_get_default_pad+0x142>
    27c0:	4b1e      	ldr	r3, [pc, #120]	; (283c <_sercom_get_default_pad+0x1b4>)
    27c2:	e002      	b.n	27ca <_sercom_get_default_pad+0x142>
    27c4:	4b1e      	ldr	r3, [pc, #120]	; (2840 <_sercom_get_default_pad+0x1b8>)
    27c6:	e000      	b.n	27ca <_sercom_get_default_pad+0x142>
	}

	Assert(false);
	return 0;
    27c8:	2300      	movs	r3, #0
}
    27ca:	0018      	movs	r0, r3
    27cc:	46bd      	mov	sp, r7
    27ce:	b002      	add	sp, #8
    27d0:	bd80      	pop	{r7, pc}
    27d2:	46c0      	nop			; (mov r8, r8)
    27d4:	42000800 	.word	0x42000800
    27d8:	42000400 	.word	0x42000400
    27dc:	42001000 	.word	0x42001000
    27e0:	43000400 	.word	0x43000400
    27e4:	42000c00 	.word	0x42000c00
    27e8:	00040003 	.word	0x00040003
    27ec:	00050003 	.word	0x00050003
    27f0:	00060003 	.word	0x00060003
    27f4:	00070003 	.word	0x00070003
    27f8:	00010003 	.word	0x00010003
    27fc:	001e0003 	.word	0x001e0003
    2800:	001f0003 	.word	0x001f0003
    2804:	00080003 	.word	0x00080003
    2808:	00090003 	.word	0x00090003
    280c:	000a0003 	.word	0x000a0003
    2810:	000b0003 	.word	0x000b0003
    2814:	00100003 	.word	0x00100003
    2818:	00110003 	.word	0x00110003
    281c:	00120003 	.word	0x00120003
    2820:	00130003 	.word	0x00130003
    2824:	000c0003 	.word	0x000c0003
    2828:	000d0003 	.word	0x000d0003
    282c:	000e0003 	.word	0x000e0003
    2830:	000f0003 	.word	0x000f0003
    2834:	00160003 	.word	0x00160003
    2838:	00170003 	.word	0x00170003
    283c:	00180003 	.word	0x00180003
    2840:	00190003 	.word	0x00190003

00002844 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2844:	b590      	push	{r4, r7, lr}
    2846:	b08b      	sub	sp, #44	; 0x2c
    2848:	af00      	add	r7, sp, #0
    284a:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    284c:	230c      	movs	r3, #12
    284e:	18fb      	adds	r3, r7, r3
    2850:	4a0f      	ldr	r2, [pc, #60]	; (2890 <_sercom_get_sercom_inst_index+0x4c>)
    2852:	ca13      	ldmia	r2!, {r0, r1, r4}
    2854:	c313      	stmia	r3!, {r0, r1, r4}
    2856:	ca13      	ldmia	r2!, {r0, r1, r4}
    2858:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    285a:	2300      	movs	r3, #0
    285c:	627b      	str	r3, [r7, #36]	; 0x24
    285e:	e00e      	b.n	287e <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2860:	230c      	movs	r3, #12
    2862:	18fb      	adds	r3, r7, r3
    2864:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2866:	0092      	lsls	r2, r2, #2
    2868:	58d3      	ldr	r3, [r2, r3]
    286a:	001a      	movs	r2, r3
    286c:	687b      	ldr	r3, [r7, #4]
    286e:	429a      	cmp	r2, r3
    2870:	d102      	bne.n	2878 <_sercom_get_sercom_inst_index+0x34>
			return i;
    2872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2874:	b2db      	uxtb	r3, r3
    2876:	e006      	b.n	2886 <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    287a:	3301      	adds	r3, #1
    287c:	627b      	str	r3, [r7, #36]	; 0x24
    287e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2880:	2b05      	cmp	r3, #5
    2882:	d9ed      	bls.n	2860 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2884:	2300      	movs	r3, #0
}
    2886:	0018      	movs	r0, r3
    2888:	46bd      	mov	sp, r7
    288a:	b00b      	add	sp, #44	; 0x2c
    288c:	bd90      	pop	{r4, r7, pc}
    288e:	46c0      	nop			; (mov r8, r8)
    2890:	00005bd4 	.word	0x00005bd4

00002894 <delay_init>:
 * \brief Initialize the delay driver.
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
    2894:	b580      	push	{r7, lr}
    2896:	af00      	add	r7, sp, #0
}
    2898:	46c0      	nop			; (mov r8, r8)
    289a:	46bd      	mov	sp, r7
    289c:	bd80      	pop	{r7, pc}

0000289e <arch_ioport_pin_to_port_id>:
typedef uint32_t ioport_pin_t;
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
    289e:	b580      	push	{r7, lr}
    28a0:	b082      	sub	sp, #8
    28a2:	af00      	add	r7, sp, #0
    28a4:	6078      	str	r0, [r7, #4]
	return pin >> 5;
    28a6:	687b      	ldr	r3, [r7, #4]
    28a8:	095b      	lsrs	r3, r3, #5
}
    28aa:	0018      	movs	r0, r3
    28ac:	46bd      	mov	sp, r7
    28ae:	b002      	add	sp, #8
    28b0:	bd80      	pop	{r7, pc}
	...

000028b4 <arch_ioport_port_to_base>:

inline static PortGroup *arch_ioport_port_to_base(
		ioport_port_t port)
{
    28b4:	b580      	push	{r7, lr}
    28b6:	b082      	sub	sp, #8
    28b8:	af00      	add	r7, sp, #0
    28ba:	6078      	str	r0, [r7, #4]
	return &PORT->Group[port];
    28bc:	687b      	ldr	r3, [r7, #4]
    28be:	01db      	lsls	r3, r3, #7
    28c0:	4a03      	ldr	r2, [pc, #12]	; (28d0 <arch_ioport_port_to_base+0x1c>)
    28c2:	4694      	mov	ip, r2
    28c4:	4463      	add	r3, ip
}
    28c6:	0018      	movs	r0, r3
    28c8:	46bd      	mov	sp, r7
    28ca:	b002      	add	sp, #8
    28cc:	bd80      	pop	{r7, pc}
    28ce:	46c0      	nop			; (mov r8, r8)
    28d0:	40002800 	.word	0x40002800

000028d4 <arch_ioport_pin_to_mask>:
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
    28d4:	b580      	push	{r7, lr}
    28d6:	b082      	sub	sp, #8
    28d8:	af00      	add	r7, sp, #0
    28da:	6078      	str	r0, [r7, #4]
	return 1U << (pin & 0x1F);
    28dc:	687b      	ldr	r3, [r7, #4]
    28de:	221f      	movs	r2, #31
    28e0:	4013      	ands	r3, r2
    28e2:	2201      	movs	r2, #1
    28e4:	409a      	lsls	r2, r3
    28e6:	0013      	movs	r3, r2
}
    28e8:	0018      	movs	r0, r3
    28ea:	46bd      	mov	sp, r7
    28ec:	b002      	add	sp, #8
    28ee:	bd80      	pop	{r7, pc}

000028f0 <arch_ioport_set_port_mode>:
			arch_ioport_pin_to_mask(pin));
}

inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
    28f0:	b580      	push	{r7, lr}
    28f2:	b08a      	sub	sp, #40	; 0x28
    28f4:	af00      	add	r7, sp, #0
    28f6:	60f8      	str	r0, [r7, #12]
    28f8:	60b9      	str	r1, [r7, #8]
    28fa:	607a      	str	r2, [r7, #4]
	PortGroup *base = arch_ioport_port_to_base(port);
    28fc:	68fb      	ldr	r3, [r7, #12]
    28fe:	0018      	movs	r0, r3
    2900:	4b2b      	ldr	r3, [pc, #172]	; (29b0 <arch_ioport_set_port_mode+0xc0>)
    2902:	4798      	blx	r3
    2904:	0003      	movs	r3, r0
    2906:	623b      	str	r3, [r7, #32]

	uint32_t config_mask = 0;
    2908:	2300      	movs	r3, #0
    290a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t config_mux  = 0;
    290c:	2300      	movs	r3, #0
    290e:	61fb      	str	r3, [r7, #28]

	config_mask |= PORT_WRCONFIG_INEN;
    2910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2912:	2280      	movs	r2, #128	; 0x80
    2914:	0292      	lsls	r2, r2, #10
    2916:	4313      	orrs	r3, r2
    2918:	627b      	str	r3, [r7, #36]	; 0x24

	if ((mode & IOPORT_MODE_PULLDOWN) || (mode & IOPORT_MODE_PULLUP)) {
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	2220      	movs	r2, #32
    291e:	4013      	ands	r3, r2
    2920:	d103      	bne.n	292a <arch_ioport_set_port_mode+0x3a>
    2922:	687b      	ldr	r3, [r7, #4]
    2924:	2210      	movs	r2, #16
    2926:	4013      	ands	r3, r2
    2928:	d004      	beq.n	2934 <arch_ioport_set_port_mode+0x44>
		config_mask |= PORT_WRCONFIG_PULLEN;
    292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    292c:	2280      	movs	r2, #128	; 0x80
    292e:	02d2      	lsls	r2, r2, #11
    2930:	4313      	orrs	r3, r2
    2932:	627b      	str	r3, [r7, #36]	; 0x24
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		config_mask |= PORT_WRCONFIG_ODRAIN;
	}
#endif

	if (mode & IOPORT_MODE_DRIVE_STRENGTH) {
    2934:	687b      	ldr	r3, [r7, #4]
    2936:	2280      	movs	r2, #128	; 0x80
    2938:	4013      	ands	r3, r2
    293a:	d004      	beq.n	2946 <arch_ioport_set_port_mode+0x56>
		config_mask |= PORT_WRCONFIG_DRVSTR;
    293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    293e:	2280      	movs	r2, #128	; 0x80
    2940:	03d2      	lsls	r2, r2, #15
    2942:	4313      	orrs	r3, r2
    2944:	627b      	str	r3, [r7, #36]	; 0x24
	}

	config_mux = (mode & IOPORT_MODE_MUX_MASK) << PORT_WRCONFIG_PMUX_Pos;
    2946:	687b      	ldr	r3, [r7, #4]
    2948:	061a      	lsls	r2, r3, #24
    294a:	23f0      	movs	r3, #240	; 0xf0
    294c:	051b      	lsls	r3, r3, #20
    294e:	4013      	ands	r3, r2
    2950:	61fb      	str	r3, [r7, #28]

	uint32_t lower_pin_mask = (mask & 0xFFFF);
    2952:	68bb      	ldr	r3, [r7, #8]
    2954:	041b      	lsls	r3, r3, #16
    2956:	0c1b      	lsrs	r3, r3, #16
    2958:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (mask >> 16);
    295a:	68bb      	ldr	r3, [r7, #8]
    295c:	0c1b      	lsrs	r3, r3, #16
    295e:	617b      	str	r3, [r7, #20]

	base->WRCONFIG.reg =
			(lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2960:	69ba      	ldr	r2, [r7, #24]
    2962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2964:	431a      	orrs	r2, r3
			config_mask | config_mux |
    2966:	69fb      	ldr	r3, [r7, #28]
    2968:	4313      	orrs	r3, r2
			PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    296a:	22a0      	movs	r2, #160	; 0xa0
    296c:	05d2      	lsls	r2, r2, #23
    296e:	431a      	orrs	r2, r3
	base->WRCONFIG.reg =
    2970:	6a3b      	ldr	r3, [r7, #32]
    2972:	629a      	str	r2, [r3, #40]	; 0x28

	base->WRCONFIG.reg =
			(upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2974:	697a      	ldr	r2, [r7, #20]
    2976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2978:	431a      	orrs	r2, r3
			config_mask | config_mux |
    297a:	69fb      	ldr	r3, [r7, #28]
    297c:	4313      	orrs	r3, r2
			PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    297e:	22d0      	movs	r2, #208	; 0xd0
    2980:	0612      	lsls	r2, r2, #24
    2982:	431a      	orrs	r2, r3
	base->WRCONFIG.reg =
    2984:	6a3b      	ldr	r3, [r7, #32]
    2986:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if (mode & IOPORT_MODE_PULLDOWN) {
    2988:	687b      	ldr	r3, [r7, #4]
    298a:	2220      	movs	r2, #32
    298c:	4013      	ands	r3, r2
    298e:	d003      	beq.n	2998 <arch_ioport_set_port_mode+0xa8>
		base->OUTCLR.reg = mask;
    2990:	6a3b      	ldr	r3, [r7, #32]
    2992:	68ba      	ldr	r2, [r7, #8]
    2994:	615a      	str	r2, [r3, #20]
	}
	else if (mode & IOPORT_MODE_PULLUP) {
		base->OUTSET.reg = mask;
	}
}
    2996:	e006      	b.n	29a6 <arch_ioport_set_port_mode+0xb6>
	else if (mode & IOPORT_MODE_PULLUP) {
    2998:	687b      	ldr	r3, [r7, #4]
    299a:	2210      	movs	r2, #16
    299c:	4013      	ands	r3, r2
    299e:	d002      	beq.n	29a6 <arch_ioport_set_port_mode+0xb6>
		base->OUTSET.reg = mask;
    29a0:	6a3b      	ldr	r3, [r7, #32]
    29a2:	68ba      	ldr	r2, [r7, #8]
    29a4:	619a      	str	r2, [r3, #24]
}
    29a6:	46c0      	nop			; (mov r8, r8)
    29a8:	46bd      	mov	sp, r7
    29aa:	b00a      	add	sp, #40	; 0x28
    29ac:	bd80      	pop	{r7, pc}
    29ae:	46c0      	nop			; (mov r8, r8)
    29b0:	000028b5 	.word	0x000028b5

000029b4 <arch_ioport_set_pin_mode>:

inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
    29b4:	b590      	push	{r4, r7, lr}
    29b6:	b083      	sub	sp, #12
    29b8:	af00      	add	r7, sp, #0
    29ba:	6078      	str	r0, [r7, #4]
    29bc:	6039      	str	r1, [r7, #0]
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
    29be:	687b      	ldr	r3, [r7, #4]
    29c0:	0018      	movs	r0, r3
    29c2:	4b08      	ldr	r3, [pc, #32]	; (29e4 <arch_ioport_set_pin_mode+0x30>)
    29c4:	4798      	blx	r3
    29c6:	0004      	movs	r4, r0
    29c8:	687b      	ldr	r3, [r7, #4]
    29ca:	0018      	movs	r0, r3
    29cc:	4b06      	ldr	r3, [pc, #24]	; (29e8 <arch_ioport_set_pin_mode+0x34>)
    29ce:	4798      	blx	r3
    29d0:	0001      	movs	r1, r0
    29d2:	683b      	ldr	r3, [r7, #0]
    29d4:	001a      	movs	r2, r3
    29d6:	0020      	movs	r0, r4
    29d8:	4b04      	ldr	r3, [pc, #16]	; (29ec <arch_ioport_set_pin_mode+0x38>)
    29da:	4798      	blx	r3
			arch_ioport_pin_to_mask(pin), mode);
}
    29dc:	46c0      	nop			; (mov r8, r8)
    29de:	46bd      	mov	sp, r7
    29e0:	b003      	add	sp, #12
    29e2:	bd90      	pop	{r4, r7, pc}
    29e4:	0000289f 	.word	0x0000289f
    29e8:	000028d5 	.word	0x000028d5
    29ec:	000028f1 	.word	0x000028f1

000029f0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
    29f0:	b580      	push	{r7, lr}
    29f2:	b082      	sub	sp, #8
    29f4:	af00      	add	r7, sp, #0
    29f6:	6078      	str	r0, [r7, #4]
    29f8:	6039      	str	r1, [r7, #0]
	arch_ioport_set_pin_mode(pin, mode);
    29fa:	683a      	ldr	r2, [r7, #0]
    29fc:	687b      	ldr	r3, [r7, #4]
    29fe:	0011      	movs	r1, r2
    2a00:	0018      	movs	r0, r3
    2a02:	4b03      	ldr	r3, [pc, #12]	; (2a10 <ioport_set_pin_mode+0x20>)
    2a04:	4798      	blx	r3
}
    2a06:	46c0      	nop			; (mov r8, r8)
    2a08:	46bd      	mov	sp, r7
    2a0a:	b002      	add	sp, #8
    2a0c:	bd80      	pop	{r7, pc}
    2a0e:	46c0      	nop			; (mov r8, r8)
    2a10:	000029b5 	.word	0x000029b5

00002a14 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2a14:	b580      	push	{r7, lr}
    2a16:	af00      	add	r7, sp, #0
	ioport_set_pin_mode(SDA_PIN, SDA_PIN_MUX);
    2a18:	2102      	movs	r1, #2
    2a1a:	2016      	movs	r0, #22
    2a1c:	4b14      	ldr	r3, [pc, #80]	; (2a70 <system_board_init+0x5c>)
    2a1e:	4798      	blx	r3
	ioport_set_pin_mode(SCL_PIN, SCL_PIN_MUX);
    2a20:	2102      	movs	r1, #2
    2a22:	2017      	movs	r0, #23
    2a24:	4b12      	ldr	r3, [pc, #72]	; (2a70 <system_board_init+0x5c>)
    2a26:	4798      	blx	r3

	ioport_set_pin_mode(A0_PIN, A0_PIN_MUX);
    2a28:	2101      	movs	r1, #1
    2a2a:	2002      	movs	r0, #2
    2a2c:	4b10      	ldr	r3, [pc, #64]	; (2a70 <system_board_init+0x5c>)
    2a2e:	4798      	blx	r3
	ioport_set_pin_mode(A1_PIN, A1_PIN_MUX);
    2a30:	2101      	movs	r1, #1
    2a32:	2028      	movs	r0, #40	; 0x28
    2a34:	4b0e      	ldr	r3, [pc, #56]	; (2a70 <system_board_init+0x5c>)
    2a36:	4798      	blx	r3
	ioport_set_pin_mode(A2_PIN, A2_PIN_MUX);
    2a38:	2101      	movs	r1, #1
    2a3a:	2029      	movs	r0, #41	; 0x29
    2a3c:	4b0c      	ldr	r3, [pc, #48]	; (2a70 <system_board_init+0x5c>)
    2a3e:	4798      	blx	r3
	ioport_set_pin_mode(A3_PIN, A3_PIN_MUX);
    2a40:	2101      	movs	r1, #1
    2a42:	2004      	movs	r0, #4
    2a44:	4b0a      	ldr	r3, [pc, #40]	; (2a70 <system_board_init+0x5c>)
    2a46:	4798      	blx	r3
	ioport_set_pin_mode(A4_PIN, A4_PIN_MUX);
    2a48:	2101      	movs	r1, #1
    2a4a:	2005      	movs	r0, #5
    2a4c:	4b08      	ldr	r3, [pc, #32]	; (2a70 <system_board_init+0x5c>)
    2a4e:	4798      	blx	r3
	ioport_set_pin_mode(A5_PIN, A5_PIN_MUX);
    2a50:	2101      	movs	r1, #1
    2a52:	2022      	movs	r0, #34	; 0x22
    2a54:	4b06      	ldr	r3, [pc, #24]	; (2a70 <system_board_init+0x5c>)
    2a56:	4798      	blx	r3

	ioport_set_pin_mode(TX_PIN, TX_PIN_MUX);
    2a58:	2103      	movs	r1, #3
    2a5a:	2036      	movs	r0, #54	; 0x36
    2a5c:	4b04      	ldr	r3, [pc, #16]	; (2a70 <system_board_init+0x5c>)
    2a5e:	4798      	blx	r3
	ioport_set_pin_mode(RX_PIN, RX_PIN_MUX);
    2a60:	2103      	movs	r1, #3
    2a62:	2037      	movs	r0, #55	; 0x37
    2a64:	4b02      	ldr	r3, [pc, #8]	; (2a70 <system_board_init+0x5c>)
    2a66:	4798      	blx	r3
    2a68:	46c0      	nop			; (mov r8, r8)
    2a6a:	46bd      	mov	sp, r7
    2a6c:	bd80      	pop	{r7, pc}
    2a6e:	46c0      	nop			; (mov r8, r8)
    2a70:	000029f1 	.word	0x000029f1

00002a74 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    2a74:	b580      	push	{r7, lr}
    2a76:	b082      	sub	sp, #8
    2a78:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    2a7a:	4b10      	ldr	r3, [pc, #64]	; (2abc <cpu_irq_enter_critical+0x48>)
    2a7c:	681b      	ldr	r3, [r3, #0]
    2a7e:	2b00      	cmp	r3, #0
    2a80:	d112      	bne.n	2aa8 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2a82:	f3ef 8310 	mrs	r3, PRIMASK
    2a86:	607b      	str	r3, [r7, #4]
  return(result);
    2a88:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    2a8a:	2b00      	cmp	r3, #0
    2a8c:	d109      	bne.n	2aa2 <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    2a8e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2a90:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2a94:	4b0a      	ldr	r3, [pc, #40]	; (2ac0 <cpu_irq_enter_critical+0x4c>)
    2a96:	2200      	movs	r2, #0
    2a98:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2a9a:	4b0a      	ldr	r3, [pc, #40]	; (2ac4 <cpu_irq_enter_critical+0x50>)
    2a9c:	2201      	movs	r2, #1
    2a9e:	701a      	strb	r2, [r3, #0]
    2aa0:	e002      	b.n	2aa8 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2aa2:	4b08      	ldr	r3, [pc, #32]	; (2ac4 <cpu_irq_enter_critical+0x50>)
    2aa4:	2200      	movs	r2, #0
    2aa6:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2aa8:	4b04      	ldr	r3, [pc, #16]	; (2abc <cpu_irq_enter_critical+0x48>)
    2aaa:	681b      	ldr	r3, [r3, #0]
    2aac:	1c5a      	adds	r2, r3, #1
    2aae:	4b03      	ldr	r3, [pc, #12]	; (2abc <cpu_irq_enter_critical+0x48>)
    2ab0:	601a      	str	r2, [r3, #0]
}
    2ab2:	46c0      	nop			; (mov r8, r8)
    2ab4:	46bd      	mov	sp, r7
    2ab6:	b002      	add	sp, #8
    2ab8:	bd80      	pop	{r7, pc}
    2aba:	46c0      	nop			; (mov r8, r8)
    2abc:	200000c4 	.word	0x200000c4
    2ac0:	2000000c 	.word	0x2000000c
    2ac4:	200000c8 	.word	0x200000c8

00002ac8 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    2ac8:	b580      	push	{r7, lr}
    2aca:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2acc:	4b0b      	ldr	r3, [pc, #44]	; (2afc <cpu_irq_leave_critical+0x34>)
    2ace:	681b      	ldr	r3, [r3, #0]
    2ad0:	1e5a      	subs	r2, r3, #1
    2ad2:	4b0a      	ldr	r3, [pc, #40]	; (2afc <cpu_irq_leave_critical+0x34>)
    2ad4:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2ad6:	4b09      	ldr	r3, [pc, #36]	; (2afc <cpu_irq_leave_critical+0x34>)
    2ad8:	681b      	ldr	r3, [r3, #0]
    2ada:	2b00      	cmp	r3, #0
    2adc:	d10a      	bne.n	2af4 <cpu_irq_leave_critical+0x2c>
    2ade:	4b08      	ldr	r3, [pc, #32]	; (2b00 <cpu_irq_leave_critical+0x38>)
    2ae0:	781b      	ldrb	r3, [r3, #0]
    2ae2:	b2db      	uxtb	r3, r3
    2ae4:	2b00      	cmp	r3, #0
    2ae6:	d005      	beq.n	2af4 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    2ae8:	4b06      	ldr	r3, [pc, #24]	; (2b04 <cpu_irq_leave_critical+0x3c>)
    2aea:	2201      	movs	r2, #1
    2aec:	701a      	strb	r2, [r3, #0]
    2aee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2af2:	b662      	cpsie	i
	}
}
    2af4:	46c0      	nop			; (mov r8, r8)
    2af6:	46bd      	mov	sp, r7
    2af8:	bd80      	pop	{r7, pc}
    2afa:	46c0      	nop			; (mov r8, r8)
    2afc:	200000c4 	.word	0x200000c4
    2b00:	200000c8 	.word	0x200000c8
    2b04:	2000000c 	.word	0x2000000c

00002b08 <system_gclk_gen_get_config_defaults>:
{
    2b08:	b580      	push	{r7, lr}
    2b0a:	b082      	sub	sp, #8
    2b0c:	af00      	add	r7, sp, #0
    2b0e:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    2b10:	687b      	ldr	r3, [r7, #4]
    2b12:	2201      	movs	r2, #1
    2b14:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    2b16:	687b      	ldr	r3, [r7, #4]
    2b18:	2200      	movs	r2, #0
    2b1a:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2b1c:	687b      	ldr	r3, [r7, #4]
    2b1e:	2206      	movs	r2, #6
    2b20:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	2200      	movs	r2, #0
    2b26:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    2b28:	687b      	ldr	r3, [r7, #4]
    2b2a:	2200      	movs	r2, #0
    2b2c:	725a      	strb	r2, [r3, #9]
}
    2b2e:	46c0      	nop			; (mov r8, r8)
    2b30:	46bd      	mov	sp, r7
    2b32:	b002      	add	sp, #8
    2b34:	bd80      	pop	{r7, pc}

00002b36 <system_main_clock_set_failure_detect>:
{
    2b36:	b580      	push	{r7, lr}
    2b38:	b082      	sub	sp, #8
    2b3a:	af00      	add	r7, sp, #0
    2b3c:	0002      	movs	r2, r0
    2b3e:	1dfb      	adds	r3, r7, #7
    2b40:	701a      	strb	r2, [r3, #0]
}
    2b42:	46c0      	nop			; (mov r8, r8)
    2b44:	46bd      	mov	sp, r7
    2b46:	b002      	add	sp, #8
    2b48:	bd80      	pop	{r7, pc}
	...

00002b4c <system_cpu_clock_set_divider>:
{
    2b4c:	b580      	push	{r7, lr}
    2b4e:	b082      	sub	sp, #8
    2b50:	af00      	add	r7, sp, #0
    2b52:	0002      	movs	r2, r0
    2b54:	1dfb      	adds	r3, r7, #7
    2b56:	701a      	strb	r2, [r3, #0]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    2b58:	4a05      	ldr	r2, [pc, #20]	; (2b70 <system_cpu_clock_set_divider+0x24>)
    2b5a:	1dfb      	adds	r3, r7, #7
    2b5c:	781b      	ldrb	r3, [r3, #0]
    2b5e:	2101      	movs	r1, #1
    2b60:	4099      	lsls	r1, r3
    2b62:	000b      	movs	r3, r1
    2b64:	b2db      	uxtb	r3, r3
    2b66:	7113      	strb	r3, [r2, #4]
}
    2b68:	46c0      	nop			; (mov r8, r8)
    2b6a:	46bd      	mov	sp, r7
    2b6c:	b002      	add	sp, #8
    2b6e:	bd80      	pop	{r7, pc}
    2b70:	40000400 	.word	0x40000400

00002b74 <system_low_power_clock_set_divider>:
{
    2b74:	b580      	push	{r7, lr}
    2b76:	b082      	sub	sp, #8
    2b78:	af00      	add	r7, sp, #0
    2b7a:	0002      	movs	r2, r0
    2b7c:	1dfb      	adds	r3, r7, #7
    2b7e:	701a      	strb	r2, [r3, #0]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    2b80:	4a05      	ldr	r2, [pc, #20]	; (2b98 <system_low_power_clock_set_divider+0x24>)
    2b82:	1dfb      	adds	r3, r7, #7
    2b84:	781b      	ldrb	r3, [r3, #0]
    2b86:	2101      	movs	r1, #1
    2b88:	4099      	lsls	r1, r3
    2b8a:	000b      	movs	r3, r1
    2b8c:	b2db      	uxtb	r3, r3
    2b8e:	7153      	strb	r3, [r2, #5]
}
    2b90:	46c0      	nop			; (mov r8, r8)
    2b92:	46bd      	mov	sp, r7
    2b94:	b002      	add	sp, #8
    2b96:	bd80      	pop	{r7, pc}
    2b98:	40000400 	.word	0x40000400

00002b9c <system_backup_clock_set_divider>:
{
    2b9c:	b580      	push	{r7, lr}
    2b9e:	b082      	sub	sp, #8
    2ba0:	af00      	add	r7, sp, #0
    2ba2:	0002      	movs	r2, r0
    2ba4:	1dfb      	adds	r3, r7, #7
    2ba6:	701a      	strb	r2, [r3, #0]
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    2ba8:	4a05      	ldr	r2, [pc, #20]	; (2bc0 <system_backup_clock_set_divider+0x24>)
    2baa:	1dfb      	adds	r3, r7, #7
    2bac:	781b      	ldrb	r3, [r3, #0]
    2bae:	2101      	movs	r1, #1
    2bb0:	4099      	lsls	r1, r3
    2bb2:	000b      	movs	r3, r1
    2bb4:	b2db      	uxtb	r3, r3
    2bb6:	7193      	strb	r3, [r2, #6]
}
    2bb8:	46c0      	nop			; (mov r8, r8)
    2bba:	46bd      	mov	sp, r7
    2bbc:	b002      	add	sp, #8
    2bbe:	bd80      	pop	{r7, pc}
    2bc0:	40000400 	.word	0x40000400

00002bc4 <system_cpu_clock_get_hz>:
{
    2bc4:	b580      	push	{r7, lr}
    2bc6:	af00      	add	r7, sp, #0
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    2bc8:	2000      	movs	r0, #0
    2bca:	4b07      	ldr	r3, [pc, #28]	; (2be8 <system_cpu_clock_get_hz+0x24>)
    2bcc:	4798      	blx	r3
    2bce:	0002      	movs	r2, r0
    2bd0:	4b06      	ldr	r3, [pc, #24]	; (2bec <system_cpu_clock_get_hz+0x28>)
    2bd2:	791b      	ldrb	r3, [r3, #4]
    2bd4:	b2db      	uxtb	r3, r3
    2bd6:	0019      	movs	r1, r3
    2bd8:	4b05      	ldr	r3, [pc, #20]	; (2bf0 <system_cpu_clock_get_hz+0x2c>)
    2bda:	0010      	movs	r0, r2
    2bdc:	4798      	blx	r3
    2bde:	0003      	movs	r3, r0
}
    2be0:	0018      	movs	r0, r3
    2be2:	46bd      	mov	sp, r7
    2be4:	bd80      	pop	{r7, pc}
    2be6:	46c0      	nop			; (mov r8, r8)
    2be8:	000030b5 	.word	0x000030b5
    2bec:	40000400 	.word	0x40000400
    2bf0:	00003989 	.word	0x00003989

00002bf4 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    2bf4:	b580      	push	{r7, lr}
    2bf6:	b082      	sub	sp, #8
    2bf8:	af00      	add	r7, sp, #0
    2bfa:	0002      	movs	r2, r0
    2bfc:	1dfb      	adds	r3, r7, #7
    2bfe:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2c00:	4a08      	ldr	r2, [pc, #32]	; (2c24 <system_flash_set_waitstates+0x30>)
    2c02:	1dfb      	adds	r3, r7, #7
    2c04:	781b      	ldrb	r3, [r3, #0]
    2c06:	210f      	movs	r1, #15
    2c08:	400b      	ands	r3, r1
    2c0a:	b2d9      	uxtb	r1, r3
    2c0c:	6853      	ldr	r3, [r2, #4]
    2c0e:	200f      	movs	r0, #15
    2c10:	4001      	ands	r1, r0
    2c12:	0049      	lsls	r1, r1, #1
    2c14:	201e      	movs	r0, #30
    2c16:	4383      	bics	r3, r0
    2c18:	430b      	orrs	r3, r1
    2c1a:	6053      	str	r3, [r2, #4]
}
    2c1c:	46c0      	nop			; (mov r8, r8)
    2c1e:	46bd      	mov	sp, r7
    2c20:	b002      	add	sp, #8
    2c22:	bd80      	pop	{r7, pc}
    2c24:	41004000 	.word	0x41004000

00002c28 <system_switch_performance_level>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid parameter
 * \retval STATUS_OK               Successfully
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{
    2c28:	b580      	push	{r7, lr}
    2c2a:	b082      	sub	sp, #8
    2c2c:	af00      	add	r7, sp, #0
    2c2e:	0002      	movs	r2, r0
    2c30:	1dfb      	adds	r3, r7, #7
    2c32:	701a      	strb	r2, [r3, #0]

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2c34:	2380      	movs	r3, #128	; 0x80
    2c36:	05db      	lsls	r3, r3, #23
    2c38:	789b      	ldrb	r3, [r3, #2]
    2c3a:	b2db      	uxtb	r3, r3
    2c3c:	1dfa      	adds	r2, r7, #7
    2c3e:	7812      	ldrb	r2, [r2, #0]
    2c40:	429a      	cmp	r2, r3
    2c42:	d101      	bne.n	2c48 <system_switch_performance_level+0x20>
		return STATUS_OK;
    2c44:	2300      	movs	r3, #0
    2c46:	e019      	b.n	2c7c <system_switch_performance_level+0x54>
	}

#if SAML22 || SAML21XXXB
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2c48:	2380      	movs	r3, #128	; 0x80
    2c4a:	05db      	lsls	r3, r3, #23
    2c4c:	789b      	ldrb	r3, [r3, #2]
    2c4e:	b2db      	uxtb	r3, r3
    2c50:	b25b      	sxtb	r3, r3
    2c52:	2b00      	cmp	r3, #0
    2c54:	da01      	bge.n	2c5a <system_switch_performance_level+0x32>
		return STATUS_ERR_INVALID_ARG;
    2c56:	2317      	movs	r3, #23
    2c58:	e010      	b.n	2c7c <system_switch_performance_level+0x54>
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2c5a:	2380      	movs	r3, #128	; 0x80
    2c5c:	05db      	lsls	r3, r3, #23
    2c5e:	2201      	movs	r2, #1
    2c60:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    2c62:	2380      	movs	r3, #128	; 0x80
    2c64:	05db      	lsls	r3, r3, #23
    2c66:	1dfa      	adds	r2, r7, #7
    2c68:	7812      	ldrb	r2, [r2, #0]
    2c6a:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    2c6c:	46c0      	nop			; (mov r8, r8)
    2c6e:	2380      	movs	r3, #128	; 0x80
    2c70:	05db      	lsls	r3, r3, #23
    2c72:	799b      	ldrb	r3, [r3, #6]
    2c74:	b2db      	uxtb	r3, r3
    2c76:	2b00      	cmp	r3, #0
    2c78:	d0f9      	beq.n	2c6e <system_switch_performance_level+0x46>
		;
	}
	return STATUS_OK;
    2c7a:	2300      	movs	r3, #0
}
    2c7c:	0018      	movs	r0, r3
    2c7e:	46bd      	mov	sp, r7
    2c80:	b002      	add	sp, #8
    2c82:	bd80      	pop	{r7, pc}

00002c84 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    2c84:	b580      	push	{r7, lr}
    2c86:	af00      	add	r7, sp, #0
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2c88:	46c0      	nop			; (mov r8, r8)
    2c8a:	4b04      	ldr	r3, [pc, #16]	; (2c9c <_system_dfll_wait_for_sync+0x18>)
    2c8c:	68da      	ldr	r2, [r3, #12]
    2c8e:	2380      	movs	r3, #128	; 0x80
    2c90:	005b      	lsls	r3, r3, #1
    2c92:	4013      	ands	r3, r2
    2c94:	d0f9      	beq.n	2c8a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    2c96:	46c0      	nop			; (mov r8, r8)
    2c98:	46bd      	mov	sp, r7
    2c9a:	bd80      	pop	{r7, pc}
    2c9c:	40000c00 	.word	0x40000c00

00002ca0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2ca0:	b580      	push	{r7, lr}
    2ca2:	b082      	sub	sp, #8
    2ca4:	af00      	add	r7, sp, #0
    2ca6:	0002      	movs	r2, r0
    2ca8:	1dfb      	adds	r3, r7, #7
    2caa:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2cac:	1dfb      	adds	r3, r7, #7
    2cae:	781b      	ldrb	r3, [r3, #0]
    2cb0:	2b08      	cmp	r3, #8
    2cb2:	d842      	bhi.n	2d3a <system_clock_source_get_hz+0x9a>
    2cb4:	009a      	lsls	r2, r3, #2
    2cb6:	4b23      	ldr	r3, [pc, #140]	; (2d44 <system_clock_source_get_hz+0xa4>)
    2cb8:	18d3      	adds	r3, r2, r3
    2cba:	681b      	ldr	r3, [r3, #0]
    2cbc:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2cbe:	4b22      	ldr	r3, [pc, #136]	; (2d48 <system_clock_source_get_hz+0xa8>)
    2cc0:	691b      	ldr	r3, [r3, #16]
    2cc2:	e03b      	b.n	2d3c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_OSC16M:
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    2cc4:	4b21      	ldr	r3, [pc, #132]	; (2d4c <system_clock_source_get_hz+0xac>)
    2cc6:	7d1b      	ldrb	r3, [r3, #20]
    2cc8:	071b      	lsls	r3, r3, #28
    2cca:	0f9b      	lsrs	r3, r3, #30
    2ccc:	b2db      	uxtb	r3, r3
    2cce:	3301      	adds	r3, #1
    2cd0:	001a      	movs	r2, r3
    2cd2:	4b1f      	ldr	r3, [pc, #124]	; (2d50 <system_clock_source_get_hz+0xb0>)
    2cd4:	4353      	muls	r3, r2
    2cd6:	e031      	b.n	2d3c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2cd8:	2380      	movs	r3, #128	; 0x80
    2cda:	021b      	lsls	r3, r3, #8
    2cdc:	e02e      	b.n	2d3c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    2cde:	2380      	movs	r3, #128	; 0x80
    2ce0:	021b      	lsls	r3, r3, #8
    2ce2:	e02b      	b.n	2d3c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2ce4:	4b18      	ldr	r3, [pc, #96]	; (2d48 <system_clock_source_get_hz+0xa8>)
    2ce6:	695b      	ldr	r3, [r3, #20]
    2ce8:	e028      	b.n	2d3c <system_clock_source_get_hz+0x9c>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2cea:	4b17      	ldr	r3, [pc, #92]	; (2d48 <system_clock_source_get_hz+0xa8>)
    2cec:	681b      	ldr	r3, [r3, #0]
    2cee:	2202      	movs	r2, #2
    2cf0:	4013      	ands	r3, r2
    2cf2:	d101      	bne.n	2cf8 <system_clock_source_get_hz+0x58>
			return 0;
    2cf4:	2300      	movs	r3, #0
    2cf6:	e021      	b.n	2d3c <system_clock_source_get_hz+0x9c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    2cf8:	4b16      	ldr	r3, [pc, #88]	; (2d54 <system_clock_source_get_hz+0xb4>)
    2cfa:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    2cfc:	4b12      	ldr	r3, [pc, #72]	; (2d48 <system_clock_source_get_hz+0xa8>)
    2cfe:	681b      	ldr	r3, [r3, #0]
    2d00:	2224      	movs	r2, #36	; 0x24
    2d02:	4013      	ands	r3, r2
    2d04:	2b04      	cmp	r3, #4
    2d06:	d109      	bne.n	2d1c <system_clock_source_get_hz+0x7c>
				(OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_USBCRM)) {
		case OSCCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2d08:	2000      	movs	r0, #0
    2d0a:	4b13      	ldr	r3, [pc, #76]	; (2d58 <system_clock_source_get_hz+0xb8>)
    2d0c:	4798      	blx	r3
    2d0e:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    2d10:	4b0d      	ldr	r3, [pc, #52]	; (2d48 <system_clock_source_get_hz+0xa8>)
    2d12:	689b      	ldr	r3, [r3, #8]
    2d14:	041b      	lsls	r3, r3, #16
    2d16:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2d18:	4353      	muls	r3, r2
    2d1a:	e00f      	b.n	2d3c <system_clock_source_get_hz+0x9c>
		default:
			return 48000000UL;
    2d1c:	4b0f      	ldr	r3, [pc, #60]	; (2d5c <system_clock_source_get_hz+0xbc>)
    2d1e:	e00d      	b.n	2d3c <system_clock_source_get_hz+0x9c>
		}

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2d20:	4a0a      	ldr	r2, [pc, #40]	; (2d4c <system_clock_source_get_hz+0xac>)
    2d22:	2328      	movs	r3, #40	; 0x28
    2d24:	5cd3      	ldrb	r3, [r2, r3]
    2d26:	b2db      	uxtb	r3, r3
    2d28:	001a      	movs	r2, r3
    2d2a:	2302      	movs	r3, #2
    2d2c:	4013      	ands	r3, r2
    2d2e:	d101      	bne.n	2d34 <system_clock_source_get_hz+0x94>
			return 0;
    2d30:	2300      	movs	r3, #0
    2d32:	e003      	b.n	2d3c <system_clock_source_get_hz+0x9c>
		}

		return _system_clock_inst.dpll.frequency;
    2d34:	4b04      	ldr	r3, [pc, #16]	; (2d48 <system_clock_source_get_hz+0xa8>)
    2d36:	68db      	ldr	r3, [r3, #12]
    2d38:	e000      	b.n	2d3c <system_clock_source_get_hz+0x9c>

	default:
		return 0;
    2d3a:	2300      	movs	r3, #0
	}
}
    2d3c:	0018      	movs	r0, r3
    2d3e:	46bd      	mov	sp, r7
    2d40:	b002      	add	sp, #8
    2d42:	bd80      	pop	{r7, pc}
    2d44:	00005bec 	.word	0x00005bec
    2d48:	200000cc 	.word	0x200000cc
    2d4c:	40000c00 	.word	0x40000c00
    2d50:	003d0900 	.word	0x003d0900
    2d54:	00002c85 	.word	0x00002c85
    2d58:	00003265 	.word	0x00003265
    2d5c:	02dc6c00 	.word	0x02dc6c00

00002d60 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2d60:	b580      	push	{r7, lr}
    2d62:	b0a0      	sub	sp, #128	; 0x80
    2d64:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    2d66:	4b26      	ldr	r3, [pc, #152]	; (2e00 <system_clock_init+0xa0>)
    2d68:	2280      	movs	r2, #128	; 0x80
    2d6a:	0052      	lsls	r2, r2, #1
    2d6c:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    2d6e:	4b25      	ldr	r3, [pc, #148]	; (2e04 <system_clock_init+0xa4>)
    2d70:	2203      	movs	r2, #3
    2d72:	609a      	str	r2, [r3, #8]

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    2d74:	2000      	movs	r0, #0
    2d76:	4b24      	ldr	r3, [pc, #144]	; (2e08 <system_clock_init+0xa8>)
    2d78:	4798      	blx	r3

	/*  Switch to PL2 to be sure configuration of GCLK0 is safe */
	system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_2);
    2d7a:	2002      	movs	r0, #2
    2d7c:	4b23      	ldr	r3, [pc, #140]	; (2e0c <system_clock_init+0xac>)
    2d7e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC16M */
	if (CONF_CLOCK_OSC16M_FREQ_SEL == SYSTEM_OSC16M_4M){
		OSCCTRL->OSC16MCTRL.bit.ONDEMAND = CONF_CLOCK_OSC16M_ON_DEMAND ;
    2d80:	4a1f      	ldr	r2, [pc, #124]	; (2e00 <system_clock_init+0xa0>)
    2d82:	7d13      	ldrb	r3, [r2, #20]
    2d84:	2180      	movs	r1, #128	; 0x80
    2d86:	4249      	negs	r1, r1
    2d88:	430b      	orrs	r3, r1
    2d8a:	7513      	strb	r3, [r2, #20]
		OSCCTRL->OSC16MCTRL.bit.RUNSTDBY = CONF_CLOCK_OSC16M_RUN_IN_STANDBY;
    2d8c:	4a1c      	ldr	r2, [pc, #112]	; (2e00 <system_clock_init+0xa0>)
    2d8e:	7d13      	ldrb	r3, [r2, #20]
    2d90:	2140      	movs	r1, #64	; 0x40
    2d92:	438b      	bics	r3, r1
    2d94:	7513      	strb	r3, [r2, #20]
	system_clock_source_dfll_set_config(&dfll_conf);
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2d96:	4b1e      	ldr	r3, [pc, #120]	; (2e10 <system_clock_init+0xb0>)
    2d98:	4798      	blx	r3
	}

#  endif

	/* CPU and BUS clocks */
	system_backup_clock_set_divider(CONF_CLOCK_BACKUP_DIVIDER);
    2d9a:	2000      	movs	r0, #0
    2d9c:	4b1d      	ldr	r3, [pc, #116]	; (2e14 <system_clock_init+0xb4>)
    2d9e:	4798      	blx	r3
	system_low_power_clock_set_divider(CONF_CLOCK_LOW_POWER_DIVIDER);
    2da0:	2000      	movs	r0, #0
    2da2:	4b1d      	ldr	r3, [pc, #116]	; (2e18 <system_clock_init+0xb8>)
    2da4:	4798      	blx	r3
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    2da6:	2000      	movs	r0, #0
    2da8:	4b1c      	ldr	r3, [pc, #112]	; (2e1c <system_clock_init+0xbc>)
    2daa:	4798      	blx	r3
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);
    2dac:	2000      	movs	r0, #0
    2dae:	4b1c      	ldr	r3, [pc, #112]	; (2e20 <system_clock_init+0xc0>)
    2db0:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2db2:	1d3b      	adds	r3, r7, #4
    2db4:	0018      	movs	r0, r3
    2db6:	4b1b      	ldr	r3, [pc, #108]	; (2e24 <system_clock_init+0xc4>)
    2db8:	4798      	blx	r3
    2dba:	1d3b      	adds	r3, r7, #4
    2dbc:	2206      	movs	r2, #6
    2dbe:	701a      	strb	r2, [r3, #0]
    2dc0:	1d3b      	adds	r3, r7, #4
    2dc2:	2201      	movs	r2, #1
    2dc4:	605a      	str	r2, [r3, #4]
    2dc6:	1d3b      	adds	r3, r7, #4
    2dc8:	2200      	movs	r2, #0
    2dca:	721a      	strb	r2, [r3, #8]
    2dcc:	1d3b      	adds	r3, r7, #4
    2dce:	2200      	movs	r2, #0
    2dd0:	725a      	strb	r2, [r3, #9]
    2dd2:	1d3b      	adds	r3, r7, #4
    2dd4:	0019      	movs	r1, r3
    2dd6:	2000      	movs	r0, #0
    2dd8:	4b13      	ldr	r3, [pc, #76]	; (2e28 <system_clock_init+0xc8>)
    2dda:	4798      	blx	r3
    2ddc:	2000      	movs	r0, #0
    2dde:	4b13      	ldr	r3, [pc, #76]	; (2e2c <system_clock_init+0xcc>)
    2de0:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
    2de2:	4b13      	ldr	r3, [pc, #76]	; (2e30 <system_clock_init+0xd0>)
    2de4:	4798      	blx	r3
    2de6:	0003      	movs	r3, r0
    2de8:	67fb      	str	r3, [r7, #124]	; 0x7c
	if (cpu_freq <= 12000000) {
    2dea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    2dec:	4a11      	ldr	r2, [pc, #68]	; (2e34 <system_clock_init+0xd4>)
    2dee:	4293      	cmp	r3, r2
    2df0:	d802      	bhi.n	2df8 <system_clock_init+0x98>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
    2df2:	2000      	movs	r0, #0
    2df4:	4b05      	ldr	r3, [pc, #20]	; (2e0c <system_clock_init+0xac>)
    2df6:	4798      	blx	r3
	}
}
    2df8:	46c0      	nop			; (mov r8, r8)
    2dfa:	46bd      	mov	sp, r7
    2dfc:	b020      	add	sp, #128	; 0x80
    2dfe:	bd80      	pop	{r7, pc}
    2e00:	40000c00 	.word	0x40000c00
    2e04:	40001400 	.word	0x40001400
    2e08:	00002bf5 	.word	0x00002bf5
    2e0c:	00002c29 	.word	0x00002c29
    2e10:	00002f19 	.word	0x00002f19
    2e14:	00002b9d 	.word	0x00002b9d
    2e18:	00002b75 	.word	0x00002b75
    2e1c:	00002b4d 	.word	0x00002b4d
    2e20:	00002b37 	.word	0x00002b37
    2e24:	00002b09 	.word	0x00002b09
    2e28:	00002f49 	.word	0x00002f49
    2e2c:	00003059 	.word	0x00003059
    2e30:	00002bc5 	.word	0x00002bc5
    2e34:	00b71b00 	.word	0x00b71b00

00002e38 <system_apb_clock_set_mask>:
{
    2e38:	b580      	push	{r7, lr}
    2e3a:	b082      	sub	sp, #8
    2e3c:	af00      	add	r7, sp, #0
    2e3e:	0002      	movs	r2, r0
    2e40:	6039      	str	r1, [r7, #0]
    2e42:	1dfb      	adds	r3, r7, #7
    2e44:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2e46:	1dfb      	adds	r3, r7, #7
    2e48:	781b      	ldrb	r3, [r3, #0]
    2e4a:	2b04      	cmp	r3, #4
    2e4c:	d827      	bhi.n	2e9e <system_apb_clock_set_mask+0x66>
    2e4e:	009a      	lsls	r2, r3, #2
    2e50:	4b16      	ldr	r3, [pc, #88]	; (2eac <system_apb_clock_set_mask+0x74>)
    2e52:	18d3      	adds	r3, r2, r3
    2e54:	681b      	ldr	r3, [r3, #0]
    2e56:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    2e58:	4b15      	ldr	r3, [pc, #84]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e5a:	4a15      	ldr	r2, [pc, #84]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e5c:	6951      	ldr	r1, [r2, #20]
    2e5e:	683a      	ldr	r2, [r7, #0]
    2e60:	430a      	orrs	r2, r1
    2e62:	615a      	str	r2, [r3, #20]
			break;
    2e64:	e01d      	b.n	2ea2 <system_apb_clock_set_mask+0x6a>
			MCLK->APBBMASK.reg |= mask;
    2e66:	4b12      	ldr	r3, [pc, #72]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e68:	4a11      	ldr	r2, [pc, #68]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e6a:	6991      	ldr	r1, [r2, #24]
    2e6c:	683a      	ldr	r2, [r7, #0]
    2e6e:	430a      	orrs	r2, r1
    2e70:	619a      	str	r2, [r3, #24]
			break;
    2e72:	e016      	b.n	2ea2 <system_apb_clock_set_mask+0x6a>
			MCLK->APBCMASK.reg |= mask;
    2e74:	4b0e      	ldr	r3, [pc, #56]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e76:	4a0e      	ldr	r2, [pc, #56]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e78:	69d1      	ldr	r1, [r2, #28]
    2e7a:	683a      	ldr	r2, [r7, #0]
    2e7c:	430a      	orrs	r2, r1
    2e7e:	61da      	str	r2, [r3, #28]
			break;
    2e80:	e00f      	b.n	2ea2 <system_apb_clock_set_mask+0x6a>
			MCLK->APBDMASK.reg |= mask;
    2e82:	4b0b      	ldr	r3, [pc, #44]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e84:	4a0a      	ldr	r2, [pc, #40]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e86:	6a11      	ldr	r1, [r2, #32]
    2e88:	683a      	ldr	r2, [r7, #0]
    2e8a:	430a      	orrs	r2, r1
    2e8c:	621a      	str	r2, [r3, #32]
			break;
    2e8e:	e008      	b.n	2ea2 <system_apb_clock_set_mask+0x6a>
			MCLK->APBEMASK.reg |= mask;
    2e90:	4b07      	ldr	r3, [pc, #28]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e92:	4a07      	ldr	r2, [pc, #28]	; (2eb0 <system_apb_clock_set_mask+0x78>)
    2e94:	6a51      	ldr	r1, [r2, #36]	; 0x24
    2e96:	683a      	ldr	r2, [r7, #0]
    2e98:	430a      	orrs	r2, r1
    2e9a:	625a      	str	r2, [r3, #36]	; 0x24
			break;
    2e9c:	e001      	b.n	2ea2 <system_apb_clock_set_mask+0x6a>
			return STATUS_ERR_INVALID_ARG;
    2e9e:	2317      	movs	r3, #23
    2ea0:	e000      	b.n	2ea4 <system_apb_clock_set_mask+0x6c>
	return STATUS_OK;
    2ea2:	2300      	movs	r3, #0
}
    2ea4:	0018      	movs	r0, r3
    2ea6:	46bd      	mov	sp, r7
    2ea8:	b002      	add	sp, #8
    2eaa:	bd80      	pop	{r7, pc}
    2eac:	00005c10 	.word	0x00005c10
    2eb0:	40000400 	.word	0x40000400

00002eb4 <system_interrupt_enter_critical_section>:
{
    2eb4:	b580      	push	{r7, lr}
    2eb6:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    2eb8:	4b02      	ldr	r3, [pc, #8]	; (2ec4 <system_interrupt_enter_critical_section+0x10>)
    2eba:	4798      	blx	r3
}
    2ebc:	46c0      	nop			; (mov r8, r8)
    2ebe:	46bd      	mov	sp, r7
    2ec0:	bd80      	pop	{r7, pc}
    2ec2:	46c0      	nop			; (mov r8, r8)
    2ec4:	00002a75 	.word	0x00002a75

00002ec8 <system_interrupt_leave_critical_section>:
{
    2ec8:	b580      	push	{r7, lr}
    2eca:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    2ecc:	4b02      	ldr	r3, [pc, #8]	; (2ed8 <system_interrupt_leave_critical_section+0x10>)
    2ece:	4798      	blx	r3
}
    2ed0:	46c0      	nop			; (mov r8, r8)
    2ed2:	46bd      	mov	sp, r7
    2ed4:	bd80      	pop	{r7, pc}
    2ed6:	46c0      	nop			; (mov r8, r8)
    2ed8:	00002ac9 	.word	0x00002ac9

00002edc <system_gclk_is_syncing>:
  *
  * \retval false if the module has completed synchronization
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{
    2edc:	b580      	push	{r7, lr}
    2ede:	b082      	sub	sp, #8
    2ee0:	af00      	add	r7, sp, #0
    2ee2:	0002      	movs	r2, r0
    2ee4:	1dfb      	adds	r3, r7, #7
    2ee6:	701a      	strb	r2, [r3, #0]

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2ee8:	4b09      	ldr	r3, [pc, #36]	; (2f10 <system_gclk_is_syncing+0x34>)
    2eea:	685b      	ldr	r3, [r3, #4]
    2eec:	1dfa      	adds	r2, r7, #7
    2eee:	7812      	ldrb	r2, [r2, #0]
    2ef0:	2101      	movs	r1, #1
    2ef2:	4091      	lsls	r1, r2
    2ef4:	000a      	movs	r2, r1
    2ef6:	0092      	lsls	r2, r2, #2
    2ef8:	4013      	ands	r3, r2
    2efa:	4a06      	ldr	r2, [pc, #24]	; (2f14 <system_gclk_is_syncing+0x38>)
    2efc:	4013      	ands	r3, r2
    2efe:	d001      	beq.n	2f04 <system_gclk_is_syncing+0x28>
		 return true;
    2f00:	2301      	movs	r3, #1
    2f02:	e000      	b.n	2f06 <system_gclk_is_syncing+0x2a>
	}

	 return false;
    2f04:	2300      	movs	r3, #0
}
    2f06:	0018      	movs	r0, r3
    2f08:	46bd      	mov	sp, r7
    2f0a:	b002      	add	sp, #8
    2f0c:	bd80      	pop	{r7, pc}
    2f0e:	46c0      	nop			; (mov r8, r8)
    2f10:	40001800 	.word	0x40001800
    2f14:	000007fc 	.word	0x000007fc

00002f18 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    2f18:	b580      	push	{r7, lr}
    2f1a:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);
    2f1c:	2140      	movs	r1, #64	; 0x40
    2f1e:	2000      	movs	r0, #0
    2f20:	4b07      	ldr	r3, [pc, #28]	; (2f40 <system_gclk_init+0x28>)
    2f22:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    2f24:	4b07      	ldr	r3, [pc, #28]	; (2f44 <system_gclk_init+0x2c>)
    2f26:	2201      	movs	r2, #1
    2f28:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    2f2a:	46c0      	nop			; (mov r8, r8)
    2f2c:	4b05      	ldr	r3, [pc, #20]	; (2f44 <system_gclk_init+0x2c>)
    2f2e:	781b      	ldrb	r3, [r3, #0]
    2f30:	b2db      	uxtb	r3, r3
    2f32:	001a      	movs	r2, r3
    2f34:	2301      	movs	r3, #1
    2f36:	4013      	ands	r3, r2
    2f38:	d1f8      	bne.n	2f2c <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    2f3a:	46c0      	nop			; (mov r8, r8)
    2f3c:	46bd      	mov	sp, r7
    2f3e:	bd80      	pop	{r7, pc}
    2f40:	00002e39 	.word	0x00002e39
    2f44:	40001800 	.word	0x40001800

00002f48 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2f48:	b580      	push	{r7, lr}
    2f4a:	b086      	sub	sp, #24
    2f4c:	af00      	add	r7, sp, #0
    2f4e:	0002      	movs	r2, r0
    2f50:	6039      	str	r1, [r7, #0]
    2f52:	1dfb      	adds	r3, r7, #7
    2f54:	701a      	strb	r2, [r3, #0]
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2f56:	683b      	ldr	r3, [r7, #0]
    2f58:	781b      	ldrb	r3, [r3, #0]
    2f5a:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2f5c:	683b      	ldr	r3, [r7, #0]
    2f5e:	785b      	ldrb	r3, [r3, #1]
    2f60:	2b00      	cmp	r3, #0
    2f62:	d004      	beq.n	2f6e <system_gclk_gen_set_config+0x26>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2f64:	697b      	ldr	r3, [r7, #20]
    2f66:	2280      	movs	r2, #128	; 0x80
    2f68:	00d2      	lsls	r2, r2, #3
    2f6a:	4313      	orrs	r3, r2
    2f6c:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2f6e:	683b      	ldr	r3, [r7, #0]
    2f70:	7a5b      	ldrb	r3, [r3, #9]
    2f72:	2b00      	cmp	r3, #0
    2f74:	d004      	beq.n	2f80 <system_gclk_gen_set_config+0x38>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2f76:	697b      	ldr	r3, [r7, #20]
    2f78:	2280      	movs	r2, #128	; 0x80
    2f7a:	0112      	lsls	r2, r2, #4
    2f7c:	4313      	orrs	r3, r2
    2f7e:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2f80:	683b      	ldr	r3, [r7, #0]
    2f82:	685b      	ldr	r3, [r3, #4]
    2f84:	2b01      	cmp	r3, #1
    2f86:	d92c      	bls.n	2fe2 <system_gclk_gen_set_config+0x9a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2f88:	683b      	ldr	r3, [r7, #0]
    2f8a:	685a      	ldr	r2, [r3, #4]
    2f8c:	683b      	ldr	r3, [r7, #0]
    2f8e:	685b      	ldr	r3, [r3, #4]
    2f90:	3b01      	subs	r3, #1
    2f92:	4013      	ands	r3, r2
    2f94:	d11a      	bne.n	2fcc <system_gclk_gen_set_config+0x84>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    2f96:	2300      	movs	r3, #0
    2f98:	613b      	str	r3, [r7, #16]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f9a:	2302      	movs	r3, #2
    2f9c:	60fb      	str	r3, [r7, #12]
    2f9e:	e005      	b.n	2fac <system_gclk_gen_set_config+0x64>
						mask <<= 1) {
				div2_count++;
    2fa0:	693b      	ldr	r3, [r7, #16]
    2fa2:	3301      	adds	r3, #1
    2fa4:	613b      	str	r3, [r7, #16]
						mask <<= 1) {
    2fa6:	68fb      	ldr	r3, [r7, #12]
    2fa8:	005b      	lsls	r3, r3, #1
    2faa:	60fb      	str	r3, [r7, #12]
			for (mask = (1UL << 1); mask < config->division_factor;
    2fac:	683b      	ldr	r3, [r7, #0]
    2fae:	685a      	ldr	r2, [r3, #4]
    2fb0:	68fb      	ldr	r3, [r7, #12]
    2fb2:	429a      	cmp	r2, r3
    2fb4:	d8f4      	bhi.n	2fa0 <system_gclk_gen_set_config+0x58>
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    2fb6:	693b      	ldr	r3, [r7, #16]
    2fb8:	041b      	lsls	r3, r3, #16
    2fba:	697a      	ldr	r2, [r7, #20]
    2fbc:	4313      	orrs	r3, r2
    2fbe:	617b      	str	r3, [r7, #20]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2fc0:	697b      	ldr	r3, [r7, #20]
    2fc2:	2280      	movs	r2, #128	; 0x80
    2fc4:	0152      	lsls	r2, r2, #5
    2fc6:	4313      	orrs	r3, r2
    2fc8:	617b      	str	r3, [r7, #20]
    2fca:	e00a      	b.n	2fe2 <system_gclk_gen_set_config+0x9a>
		} else {
			/* Set integer division factor */

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    2fcc:	683b      	ldr	r3, [r7, #0]
    2fce:	685b      	ldr	r3, [r3, #4]
    2fd0:	041b      	lsls	r3, r3, #16
			new_genctrl_config  |=
    2fd2:	697a      	ldr	r2, [r7, #20]
    2fd4:	4313      	orrs	r3, r2
    2fd6:	617b      	str	r3, [r7, #20]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2fd8:	697b      	ldr	r3, [r7, #20]
    2fda:	2280      	movs	r2, #128	; 0x80
    2fdc:	0092      	lsls	r2, r2, #2
    2fde:	4313      	orrs	r3, r2
    2fe0:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2fe2:	683b      	ldr	r3, [r7, #0]
    2fe4:	7a1b      	ldrb	r3, [r3, #8]
    2fe6:	2b00      	cmp	r3, #0
    2fe8:	d004      	beq.n	2ff4 <system_gclk_gen_set_config+0xac>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2fea:	697b      	ldr	r3, [r7, #20]
    2fec:	2280      	movs	r2, #128	; 0x80
    2fee:	0192      	lsls	r2, r2, #6
    2ff0:	4313      	orrs	r3, r2
    2ff2:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing(generator)) {
    2ff4:	46c0      	nop			; (mov r8, r8)
    2ff6:	1dfb      	adds	r3, r7, #7
    2ff8:	781b      	ldrb	r3, [r3, #0]
    2ffa:	0018      	movs	r0, r3
    2ffc:	4b12      	ldr	r3, [pc, #72]	; (3048 <system_gclk_gen_set_config+0x100>)
    2ffe:	4798      	blx	r3
    3000:	1e03      	subs	r3, r0, #0
    3002:	d1f8      	bne.n	2ff6 <system_gclk_gen_set_config+0xae>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    3004:	4b11      	ldr	r3, [pc, #68]	; (304c <system_gclk_gen_set_config+0x104>)
    3006:	4798      	blx	r3

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    3008:	4811      	ldr	r0, [pc, #68]	; (3050 <system_gclk_gen_set_config+0x108>)
    300a:	1dfb      	adds	r3, r7, #7
    300c:	781b      	ldrb	r3, [r3, #0]
    300e:	4910      	ldr	r1, [pc, #64]	; (3050 <system_gclk_gen_set_config+0x108>)
    3010:	1dfa      	adds	r2, r7, #7
    3012:	7812      	ldrb	r2, [r2, #0]
    3014:	3208      	adds	r2, #8
    3016:	0092      	lsls	r2, r2, #2
    3018:	5851      	ldr	r1, [r2, r1]
    301a:	2280      	movs	r2, #128	; 0x80
    301c:	0052      	lsls	r2, r2, #1
    301e:	4011      	ands	r1, r2
    3020:	697a      	ldr	r2, [r7, #20]
    3022:	430a      	orrs	r2, r1
    3024:	3308      	adds	r3, #8
    3026:	009b      	lsls	r3, r3, #2
    3028:	501a      	str	r2, [r3, r0]

	while (system_gclk_is_syncing(generator)) {
    302a:	46c0      	nop			; (mov r8, r8)
    302c:	1dfb      	adds	r3, r7, #7
    302e:	781b      	ldrb	r3, [r3, #0]
    3030:	0018      	movs	r0, r3
    3032:	4b05      	ldr	r3, [pc, #20]	; (3048 <system_gclk_gen_set_config+0x100>)
    3034:	4798      	blx	r3
    3036:	1e03      	subs	r3, r0, #0
    3038:	d1f8      	bne.n	302c <system_gclk_gen_set_config+0xe4>
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
    303a:	4b06      	ldr	r3, [pc, #24]	; (3054 <system_gclk_gen_set_config+0x10c>)
    303c:	4798      	blx	r3
}
    303e:	46c0      	nop			; (mov r8, r8)
    3040:	46bd      	mov	sp, r7
    3042:	b006      	add	sp, #24
    3044:	bd80      	pop	{r7, pc}
    3046:	46c0      	nop			; (mov r8, r8)
    3048:	00002edd 	.word	0x00002edd
    304c:	00002eb5 	.word	0x00002eb5
    3050:	40001800 	.word	0x40001800
    3054:	00002ec9 	.word	0x00002ec9

00003058 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3058:	b580      	push	{r7, lr}
    305a:	b082      	sub	sp, #8
    305c:	af00      	add	r7, sp, #0
    305e:	0002      	movs	r2, r0
    3060:	1dfb      	adds	r3, r7, #7
    3062:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing(generator)) {
    3064:	46c0      	nop			; (mov r8, r8)
    3066:	1dfb      	adds	r3, r7, #7
    3068:	781b      	ldrb	r3, [r3, #0]
    306a:	0018      	movs	r0, r3
    306c:	4b0d      	ldr	r3, [pc, #52]	; (30a4 <system_gclk_gen_enable+0x4c>)
    306e:	4798      	blx	r3
    3070:	1e03      	subs	r3, r0, #0
    3072:	d1f8      	bne.n	3066 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    3074:	4b0c      	ldr	r3, [pc, #48]	; (30a8 <system_gclk_gen_enable+0x50>)
    3076:	4798      	blx	r3

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    3078:	480c      	ldr	r0, [pc, #48]	; (30ac <system_gclk_gen_enable+0x54>)
    307a:	1dfb      	adds	r3, r7, #7
    307c:	781b      	ldrb	r3, [r3, #0]
    307e:	490b      	ldr	r1, [pc, #44]	; (30ac <system_gclk_gen_enable+0x54>)
    3080:	1dfa      	adds	r2, r7, #7
    3082:	7812      	ldrb	r2, [r2, #0]
    3084:	3208      	adds	r2, #8
    3086:	0092      	lsls	r2, r2, #2
    3088:	5852      	ldr	r2, [r2, r1]
    308a:	2180      	movs	r1, #128	; 0x80
    308c:	0049      	lsls	r1, r1, #1
    308e:	430a      	orrs	r2, r1
    3090:	3308      	adds	r3, #8
    3092:	009b      	lsls	r3, r3, #2
    3094:	501a      	str	r2, [r3, r0]

	system_interrupt_leave_critical_section();
    3096:	4b06      	ldr	r3, [pc, #24]	; (30b0 <system_gclk_gen_enable+0x58>)
    3098:	4798      	blx	r3
}
    309a:	46c0      	nop			; (mov r8, r8)
    309c:	46bd      	mov	sp, r7
    309e:	b002      	add	sp, #8
    30a0:	bd80      	pop	{r7, pc}
    30a2:	46c0      	nop			; (mov r8, r8)
    30a4:	00002edd 	.word	0x00002edd
    30a8:	00002eb5 	.word	0x00002eb5
    30ac:	40001800 	.word	0x40001800
    30b0:	00002ec9 	.word	0x00002ec9

000030b4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    30b4:	b580      	push	{r7, lr}
    30b6:	b086      	sub	sp, #24
    30b8:	af00      	add	r7, sp, #0
    30ba:	0002      	movs	r2, r0
    30bc:	1dfb      	adds	r3, r7, #7
    30be:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing(generator)) {
    30c0:	46c0      	nop			; (mov r8, r8)
    30c2:	1dfb      	adds	r3, r7, #7
    30c4:	781b      	ldrb	r3, [r3, #0]
    30c6:	0018      	movs	r0, r3
    30c8:	4b24      	ldr	r3, [pc, #144]	; (315c <system_gclk_gen_get_hz+0xa8>)
    30ca:	4798      	blx	r3
    30cc:	1e03      	subs	r3, r0, #0
    30ce:	d1f8      	bne.n	30c2 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    30d0:	4b23      	ldr	r3, [pc, #140]	; (3160 <system_gclk_gen_get_hz+0xac>)
    30d2:	4798      	blx	r3

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    30d4:	4a23      	ldr	r2, [pc, #140]	; (3164 <system_gclk_gen_get_hz+0xb0>)
    30d6:	1dfb      	adds	r3, r7, #7
    30d8:	781b      	ldrb	r3, [r3, #0]
    30da:	3308      	adds	r3, #8
    30dc:	009b      	lsls	r3, r3, #2
    30de:	589b      	ldr	r3, [r3, r2]
    30e0:	071b      	lsls	r3, r3, #28
    30e2:	0f1b      	lsrs	r3, r3, #28
    30e4:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    30e6:	0018      	movs	r0, r3
    30e8:	4b1f      	ldr	r3, [pc, #124]	; (3168 <system_gclk_gen_get_hz+0xb4>)
    30ea:	4798      	blx	r3
    30ec:	0003      	movs	r3, r0
    30ee:	617b      	str	r3, [r7, #20]

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    30f0:	4a1c      	ldr	r2, [pc, #112]	; (3164 <system_gclk_gen_get_hz+0xb0>)
    30f2:	1dfb      	adds	r3, r7, #7
    30f4:	781b      	ldrb	r3, [r3, #0]
    30f6:	3308      	adds	r3, #8
    30f8:	009b      	lsls	r3, r3, #2
    30fa:	589b      	ldr	r3, [r3, r2]
    30fc:	04db      	lsls	r3, r3, #19
    30fe:	0fdb      	lsrs	r3, r3, #31
    3100:	b2da      	uxtb	r2, r3
    3102:	2313      	movs	r3, #19
    3104:	18fb      	adds	r3, r7, r3
    3106:	701a      	strb	r2, [r3, #0]
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    3108:	4a16      	ldr	r2, [pc, #88]	; (3164 <system_gclk_gen_get_hz+0xb0>)
    310a:	1dfb      	adds	r3, r7, #7
    310c:	781b      	ldrb	r3, [r3, #0]
    310e:	3308      	adds	r3, #8
    3110:	009b      	lsls	r3, r3, #2
    3112:	589b      	ldr	r3, [r3, r2]
    3114:	0c1b      	lsrs	r3, r3, #16
    3116:	b29b      	uxth	r3, r3
    3118:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    311a:	4b14      	ldr	r3, [pc, #80]	; (316c <system_gclk_gen_get_hz+0xb8>)
    311c:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    311e:	2313      	movs	r3, #19
    3120:	18fb      	adds	r3, r7, r3
    3122:	781b      	ldrb	r3, [r3, #0]
    3124:	2b00      	cmp	r3, #0
    3126:	d109      	bne.n	313c <system_gclk_gen_get_hz+0x88>
    3128:	68fb      	ldr	r3, [r7, #12]
    312a:	2b01      	cmp	r3, #1
    312c:	d906      	bls.n	313c <system_gclk_gen_get_hz+0x88>
		gen_input_hz /= divider;
    312e:	4b10      	ldr	r3, [pc, #64]	; (3170 <system_gclk_gen_get_hz+0xbc>)
    3130:	68f9      	ldr	r1, [r7, #12]
    3132:	6978      	ldr	r0, [r7, #20]
    3134:	4798      	blx	r3
    3136:	0003      	movs	r3, r0
    3138:	617b      	str	r3, [r7, #20]
    313a:	e00a      	b.n	3152 <system_gclk_gen_get_hz+0x9e>
	} else if (divsel) {
    313c:	2313      	movs	r3, #19
    313e:	18fb      	adds	r3, r7, r3
    3140:	781b      	ldrb	r3, [r3, #0]
    3142:	2b00      	cmp	r3, #0
    3144:	d005      	beq.n	3152 <system_gclk_gen_get_hz+0x9e>
		gen_input_hz >>= (divider+1);
    3146:	68fb      	ldr	r3, [r7, #12]
    3148:	3301      	adds	r3, #1
    314a:	697a      	ldr	r2, [r7, #20]
    314c:	40da      	lsrs	r2, r3
    314e:	0013      	movs	r3, r2
    3150:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    3152:	697b      	ldr	r3, [r7, #20]
}
    3154:	0018      	movs	r0, r3
    3156:	46bd      	mov	sp, r7
    3158:	b006      	add	sp, #24
    315a:	bd80      	pop	{r7, pc}
    315c:	00002edd 	.word	0x00002edd
    3160:	00002eb5 	.word	0x00002eb5
    3164:	40001800 	.word	0x40001800
    3168:	00002ca1 	.word	0x00002ca1
    316c:	00002ec9 	.word	0x00002ec9
    3170:	00003989 	.word	0x00003989

00003174 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3174:	b580      	push	{r7, lr}
    3176:	b082      	sub	sp, #8
    3178:	af00      	add	r7, sp, #0
    317a:	0002      	movs	r2, r0
    317c:	6039      	str	r1, [r7, #0]
    317e:	1dfb      	adds	r3, r7, #7
    3180:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3182:	1dfb      	adds	r3, r7, #7
    3184:	781b      	ldrb	r3, [r3, #0]
    3186:	0018      	movs	r0, r3
    3188:	4b08      	ldr	r3, [pc, #32]	; (31ac <system_gclk_chan_set_config+0x38>)
    318a:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    318c:	4908      	ldr	r1, [pc, #32]	; (31b0 <system_gclk_chan_set_config+0x3c>)
    318e:	1dfb      	adds	r3, r7, #7
    3190:	781b      	ldrb	r3, [r3, #0]
    3192:	683a      	ldr	r2, [r7, #0]
    3194:	7812      	ldrb	r2, [r2, #0]
    3196:	0010      	movs	r0, r2
    3198:	220f      	movs	r2, #15
    319a:	4002      	ands	r2, r0
    319c:	3320      	adds	r3, #32
    319e:	009b      	lsls	r3, r3, #2
    31a0:	505a      	str	r2, [r3, r1]


}
    31a2:	46c0      	nop			; (mov r8, r8)
    31a4:	46bd      	mov	sp, r7
    31a6:	b002      	add	sp, #8
    31a8:	bd80      	pop	{r7, pc}
    31aa:	46c0      	nop			; (mov r8, r8)
    31ac:	0000320d 	.word	0x0000320d
    31b0:	40001800 	.word	0x40001800

000031b4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    31b4:	b580      	push	{r7, lr}
    31b6:	b082      	sub	sp, #8
    31b8:	af00      	add	r7, sp, #0
    31ba:	0002      	movs	r2, r0
    31bc:	1dfb      	adds	r3, r7, #7
    31be:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    31c0:	4b0f      	ldr	r3, [pc, #60]	; (3200 <system_gclk_chan_enable+0x4c>)
    31c2:	4798      	blx	r3

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    31c4:	490f      	ldr	r1, [pc, #60]	; (3204 <system_gclk_chan_enable+0x50>)
    31c6:	1dfb      	adds	r3, r7, #7
    31c8:	781b      	ldrb	r3, [r3, #0]
    31ca:	480e      	ldr	r0, [pc, #56]	; (3204 <system_gclk_chan_enable+0x50>)
    31cc:	1dfa      	adds	r2, r7, #7
    31ce:	7812      	ldrb	r2, [r2, #0]
    31d0:	3220      	adds	r2, #32
    31d2:	0092      	lsls	r2, r2, #2
    31d4:	5812      	ldr	r2, [r2, r0]
    31d6:	2040      	movs	r0, #64	; 0x40
    31d8:	4302      	orrs	r2, r0
    31da:	3320      	adds	r3, #32
    31dc:	009b      	lsls	r3, r3, #2
    31de:	505a      	str	r2, [r3, r1]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    31e0:	46c0      	nop			; (mov r8, r8)
    31e2:	4a08      	ldr	r2, [pc, #32]	; (3204 <system_gclk_chan_enable+0x50>)
    31e4:	1dfb      	adds	r3, r7, #7
    31e6:	781b      	ldrb	r3, [r3, #0]
    31e8:	3320      	adds	r3, #32
    31ea:	009b      	lsls	r3, r3, #2
    31ec:	589b      	ldr	r3, [r3, r2]
    31ee:	2240      	movs	r2, #64	; 0x40
    31f0:	4013      	ands	r3, r2
    31f2:	d0f6      	beq.n	31e2 <system_gclk_chan_enable+0x2e>
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
    31f4:	4b04      	ldr	r3, [pc, #16]	; (3208 <system_gclk_chan_enable+0x54>)
    31f6:	4798      	blx	r3
}
    31f8:	46c0      	nop			; (mov r8, r8)
    31fa:	46bd      	mov	sp, r7
    31fc:	b002      	add	sp, #8
    31fe:	bd80      	pop	{r7, pc}
    3200:	00002eb5 	.word	0x00002eb5
    3204:	40001800 	.word	0x40001800
    3208:	00002ec9 	.word	0x00002ec9

0000320c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    320c:	b580      	push	{r7, lr}
    320e:	b082      	sub	sp, #8
    3210:	af00      	add	r7, sp, #0
    3212:	0002      	movs	r2, r0
    3214:	1dfb      	adds	r3, r7, #7
    3216:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    3218:	4b0f      	ldr	r3, [pc, #60]	; (3258 <system_gclk_chan_disable+0x4c>)
    321a:	4798      	blx	r3

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    321c:	490f      	ldr	r1, [pc, #60]	; (325c <system_gclk_chan_disable+0x50>)
    321e:	1dfb      	adds	r3, r7, #7
    3220:	781b      	ldrb	r3, [r3, #0]
    3222:	480e      	ldr	r0, [pc, #56]	; (325c <system_gclk_chan_disable+0x50>)
    3224:	1dfa      	adds	r2, r7, #7
    3226:	7812      	ldrb	r2, [r2, #0]
    3228:	3220      	adds	r2, #32
    322a:	0092      	lsls	r2, r2, #2
    322c:	5812      	ldr	r2, [r2, r0]
    322e:	2040      	movs	r0, #64	; 0x40
    3230:	4382      	bics	r2, r0
    3232:	3320      	adds	r3, #32
    3234:	009b      	lsls	r3, r3, #2
    3236:	505a      	str	r2, [r3, r1]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    3238:	46c0      	nop			; (mov r8, r8)
    323a:	4a08      	ldr	r2, [pc, #32]	; (325c <system_gclk_chan_disable+0x50>)
    323c:	1dfb      	adds	r3, r7, #7
    323e:	781b      	ldrb	r3, [r3, #0]
    3240:	3320      	adds	r3, #32
    3242:	009b      	lsls	r3, r3, #2
    3244:	589b      	ldr	r3, [r3, r2]
    3246:	2240      	movs	r2, #64	; 0x40
    3248:	4013      	ands	r3, r2
    324a:	d1f6      	bne.n	323a <system_gclk_chan_disable+0x2e>
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
    324c:	4b04      	ldr	r3, [pc, #16]	; (3260 <system_gclk_chan_disable+0x54>)
    324e:	4798      	blx	r3
}
    3250:	46c0      	nop			; (mov r8, r8)
    3252:	46bd      	mov	sp, r7
    3254:	b002      	add	sp, #8
    3256:	bd80      	pop	{r7, pc}
    3258:	00002eb5 	.word	0x00002eb5
    325c:	40001800 	.word	0x40001800
    3260:	00002ec9 	.word	0x00002ec9

00003264 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3264:	b580      	push	{r7, lr}
    3266:	b084      	sub	sp, #16
    3268:	af00      	add	r7, sp, #0
    326a:	0002      	movs	r2, r0
    326c:	1dfb      	adds	r3, r7, #7
    326e:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    3270:	4b0d      	ldr	r3, [pc, #52]	; (32a8 <system_gclk_chan_get_hz+0x44>)
    3272:	4798      	blx	r3
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    3274:	4a0d      	ldr	r2, [pc, #52]	; (32ac <system_gclk_chan_get_hz+0x48>)
    3276:	1dfb      	adds	r3, r7, #7
    3278:	781b      	ldrb	r3, [r3, #0]
    327a:	3320      	adds	r3, #32
    327c:	009b      	lsls	r3, r3, #2
    327e:	589b      	ldr	r3, [r3, r2]
    3280:	071b      	lsls	r3, r3, #28
    3282:	0f1b      	lsrs	r3, r3, #28
    3284:	b2da      	uxtb	r2, r3
    3286:	230f      	movs	r3, #15
    3288:	18fb      	adds	r3, r7, r3
    328a:	701a      	strb	r2, [r3, #0]
	system_interrupt_leave_critical_section();
    328c:	4b08      	ldr	r3, [pc, #32]	; (32b0 <system_gclk_chan_get_hz+0x4c>)
    328e:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3290:	230f      	movs	r3, #15
    3292:	18fb      	adds	r3, r7, r3
    3294:	781b      	ldrb	r3, [r3, #0]
    3296:	0018      	movs	r0, r3
    3298:	4b06      	ldr	r3, [pc, #24]	; (32b4 <system_gclk_chan_get_hz+0x50>)
    329a:	4798      	blx	r3
    329c:	0003      	movs	r3, r0
}
    329e:	0018      	movs	r0, r3
    32a0:	46bd      	mov	sp, r7
    32a2:	b004      	add	sp, #16
    32a4:	bd80      	pop	{r7, pc}
    32a6:	46c0      	nop			; (mov r8, r8)
    32a8:	00002eb5 	.word	0x00002eb5
    32ac:	40001800 	.word	0x40001800
    32b0:	00002ec9 	.word	0x00002ec9
    32b4:	000030b5 	.word	0x000030b5

000032b8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    32b8:	b580      	push	{r7, lr}
    32ba:	b084      	sub	sp, #16
    32bc:	af00      	add	r7, sp, #0
    32be:	0002      	movs	r2, r0
    32c0:	1dfb      	adds	r3, r7, #7
    32c2:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    32c4:	230f      	movs	r3, #15
    32c6:	18fb      	adds	r3, r7, r3
    32c8:	1dfa      	adds	r2, r7, #7
    32ca:	7812      	ldrb	r2, [r2, #0]
    32cc:	09d2      	lsrs	r2, r2, #7
    32ce:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    32d0:	230e      	movs	r3, #14
    32d2:	18fb      	adds	r3, r7, r3
    32d4:	1dfa      	adds	r2, r7, #7
    32d6:	7812      	ldrb	r2, [r2, #0]
    32d8:	0952      	lsrs	r2, r2, #5
    32da:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    32dc:	4b0d      	ldr	r3, [pc, #52]	; (3314 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    32de:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    32e0:	230f      	movs	r3, #15
    32e2:	18fb      	adds	r3, r7, r3
    32e4:	781b      	ldrb	r3, [r3, #0]
    32e6:	2b00      	cmp	r3, #0
    32e8:	d10f      	bne.n	330a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    32ea:	230f      	movs	r3, #15
    32ec:	18fb      	adds	r3, r7, r3
    32ee:	781b      	ldrb	r3, [r3, #0]
    32f0:	009b      	lsls	r3, r3, #2
    32f2:	2210      	movs	r2, #16
    32f4:	4694      	mov	ip, r2
    32f6:	44bc      	add	ip, r7
    32f8:	4463      	add	r3, ip
    32fa:	3b08      	subs	r3, #8
    32fc:	681a      	ldr	r2, [r3, #0]
    32fe:	230e      	movs	r3, #14
    3300:	18fb      	adds	r3, r7, r3
    3302:	781b      	ldrb	r3, [r3, #0]
    3304:	01db      	lsls	r3, r3, #7
    3306:	18d3      	adds	r3, r2, r3
    3308:	e000      	b.n	330c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    330a:	2300      	movs	r3, #0
	}
}
    330c:	0018      	movs	r0, r3
    330e:	46bd      	mov	sp, r7
    3310:	b004      	add	sp, #16
    3312:	bd80      	pop	{r7, pc}
    3314:	40002800 	.word	0x40002800

00003318 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3318:	b580      	push	{r7, lr}
    331a:	b088      	sub	sp, #32
    331c:	af00      	add	r7, sp, #0
    331e:	60f8      	str	r0, [r7, #12]
    3320:	60b9      	str	r1, [r7, #8]
    3322:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3324:	2300      	movs	r3, #0
    3326:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3328:	687b      	ldr	r3, [r7, #4]
    332a:	78db      	ldrb	r3, [r3, #3]
    332c:	2201      	movs	r2, #1
    332e:	4053      	eors	r3, r2
    3330:	b2db      	uxtb	r3, r3
    3332:	2b00      	cmp	r3, #0
    3334:	d035      	beq.n	33a2 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3336:	687b      	ldr	r3, [r7, #4]
    3338:	781b      	ldrb	r3, [r3, #0]
    333a:	2b80      	cmp	r3, #128	; 0x80
    333c:	d00b      	beq.n	3356 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    333e:	69fb      	ldr	r3, [r7, #28]
    3340:	2280      	movs	r2, #128	; 0x80
    3342:	0252      	lsls	r2, r2, #9
    3344:	4313      	orrs	r3, r2
    3346:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3348:	687b      	ldr	r3, [r7, #4]
    334a:	781b      	ldrb	r3, [r3, #0]
    334c:	061b      	lsls	r3, r3, #24
    334e:	001a      	movs	r2, r3
    3350:	69fb      	ldr	r3, [r7, #28]
    3352:	4313      	orrs	r3, r2
    3354:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3356:	687b      	ldr	r3, [r7, #4]
    3358:	785b      	ldrb	r3, [r3, #1]
    335a:	2b00      	cmp	r3, #0
    335c:	d003      	beq.n	3366 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    335e:	687b      	ldr	r3, [r7, #4]
    3360:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3362:	2b02      	cmp	r3, #2
    3364:	d110      	bne.n	3388 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3366:	69fb      	ldr	r3, [r7, #28]
    3368:	2280      	movs	r2, #128	; 0x80
    336a:	0292      	lsls	r2, r2, #10
    336c:	4313      	orrs	r3, r2
    336e:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3370:	687b      	ldr	r3, [r7, #4]
    3372:	789b      	ldrb	r3, [r3, #2]
    3374:	2b00      	cmp	r3, #0
    3376:	d004      	beq.n	3382 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3378:	69fb      	ldr	r3, [r7, #28]
    337a:	2280      	movs	r2, #128	; 0x80
    337c:	02d2      	lsls	r2, r2, #11
    337e:	4313      	orrs	r3, r2
    3380:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3382:	68fb      	ldr	r3, [r7, #12]
    3384:	68ba      	ldr	r2, [r7, #8]
    3386:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3388:	687b      	ldr	r3, [r7, #4]
    338a:	785b      	ldrb	r3, [r3, #1]
    338c:	2b01      	cmp	r3, #1
    338e:	d003      	beq.n	3398 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    3390:	687b      	ldr	r3, [r7, #4]
    3392:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3394:	2b02      	cmp	r3, #2
    3396:	d107      	bne.n	33a8 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3398:	69fb      	ldr	r3, [r7, #28]
    339a:	4a22      	ldr	r2, [pc, #136]	; (3424 <_system_pinmux_config+0x10c>)
    339c:	4013      	ands	r3, r2
    339e:	61fb      	str	r3, [r7, #28]
    33a0:	e002      	b.n	33a8 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    33a2:	68fb      	ldr	r3, [r7, #12]
    33a4:	68ba      	ldr	r2, [r7, #8]
    33a6:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    33a8:	68bb      	ldr	r3, [r7, #8]
    33aa:	041b      	lsls	r3, r3, #16
    33ac:	0c1b      	lsrs	r3, r3, #16
    33ae:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    33b0:	68bb      	ldr	r3, [r7, #8]
    33b2:	0c1b      	lsrs	r3, r3, #16
    33b4:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    33b6:	69ba      	ldr	r2, [r7, #24]
    33b8:	69fb      	ldr	r3, [r7, #28]
    33ba:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    33bc:	22a0      	movs	r2, #160	; 0xa0
    33be:	05d2      	lsls	r2, r2, #23
    33c0:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    33c2:	68fb      	ldr	r3, [r7, #12]
    33c4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    33c6:	697a      	ldr	r2, [r7, #20]
    33c8:	69fb      	ldr	r3, [r7, #28]
    33ca:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    33cc:	22d0      	movs	r2, #208	; 0xd0
    33ce:	0612      	lsls	r2, r2, #24
    33d0:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    33d2:	68fb      	ldr	r3, [r7, #12]
    33d4:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    33d6:	687b      	ldr	r3, [r7, #4]
    33d8:	78db      	ldrb	r3, [r3, #3]
    33da:	2201      	movs	r2, #1
    33dc:	4053      	eors	r3, r2
    33de:	b2db      	uxtb	r3, r3
    33e0:	2b00      	cmp	r3, #0
    33e2:	d01a      	beq.n	341a <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    33e4:	69fa      	ldr	r2, [r7, #28]
    33e6:	2380      	movs	r3, #128	; 0x80
    33e8:	02db      	lsls	r3, r3, #11
    33ea:	4013      	ands	r3, r2
    33ec:	d00a      	beq.n	3404 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    33ee:	687b      	ldr	r3, [r7, #4]
    33f0:	789b      	ldrb	r3, [r3, #2]
    33f2:	2b01      	cmp	r3, #1
    33f4:	d103      	bne.n	33fe <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    33f6:	68fb      	ldr	r3, [r7, #12]
    33f8:	68ba      	ldr	r2, [r7, #8]
    33fa:	619a      	str	r2, [r3, #24]
    33fc:	e002      	b.n	3404 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    33fe:	68fb      	ldr	r3, [r7, #12]
    3400:	68ba      	ldr	r2, [r7, #8]
    3402:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3404:	687b      	ldr	r3, [r7, #4]
    3406:	785b      	ldrb	r3, [r3, #1]
    3408:	2b01      	cmp	r3, #1
    340a:	d003      	beq.n	3414 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    340c:	687b      	ldr	r3, [r7, #4]
    340e:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3410:	2b02      	cmp	r3, #2
    3412:	d102      	bne.n	341a <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3414:	68fb      	ldr	r3, [r7, #12]
    3416:	68ba      	ldr	r2, [r7, #8]
    3418:	609a      	str	r2, [r3, #8]
		}
	}
}
    341a:	46c0      	nop			; (mov r8, r8)
    341c:	46bd      	mov	sp, r7
    341e:	b008      	add	sp, #32
    3420:	bd80      	pop	{r7, pc}
    3422:	46c0      	nop			; (mov r8, r8)
    3424:	fffbffff 	.word	0xfffbffff

00003428 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3428:	b580      	push	{r7, lr}
    342a:	b084      	sub	sp, #16
    342c:	af00      	add	r7, sp, #0
    342e:	0002      	movs	r2, r0
    3430:	6039      	str	r1, [r7, #0]
    3432:	1dfb      	adds	r3, r7, #7
    3434:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3436:	1dfb      	adds	r3, r7, #7
    3438:	781b      	ldrb	r3, [r3, #0]
    343a:	0018      	movs	r0, r3
    343c:	4b0a      	ldr	r3, [pc, #40]	; (3468 <system_pinmux_pin_set_config+0x40>)
    343e:	4798      	blx	r3
    3440:	0003      	movs	r3, r0
    3442:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3444:	1dfb      	adds	r3, r7, #7
    3446:	781b      	ldrb	r3, [r3, #0]
    3448:	221f      	movs	r2, #31
    344a:	4013      	ands	r3, r2
    344c:	2201      	movs	r2, #1
    344e:	409a      	lsls	r2, r3
    3450:	0013      	movs	r3, r2
    3452:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    3454:	683a      	ldr	r2, [r7, #0]
    3456:	68b9      	ldr	r1, [r7, #8]
    3458:	68fb      	ldr	r3, [r7, #12]
    345a:	0018      	movs	r0, r3
    345c:	4b03      	ldr	r3, [pc, #12]	; (346c <system_pinmux_pin_set_config+0x44>)
    345e:	4798      	blx	r3
}
    3460:	46c0      	nop			; (mov r8, r8)
    3462:	46bd      	mov	sp, r7
    3464:	b004      	add	sp, #16
    3466:	bd80      	pop	{r7, pc}
    3468:	000032b9 	.word	0x000032b9
    346c:	00003319 	.word	0x00003319

00003470 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    3470:	b580      	push	{r7, lr}
    3472:	af00      	add	r7, sp, #0
	return;
    3474:	46c0      	nop			; (mov r8, r8)
}
    3476:	46bd      	mov	sp, r7
    3478:	bd80      	pop	{r7, pc}
	...

0000347c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    347c:	b580      	push	{r7, lr}
    347e:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3480:	4b06      	ldr	r3, [pc, #24]	; (349c <system_init+0x20>)
    3482:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3484:	4b06      	ldr	r3, [pc, #24]	; (34a0 <system_init+0x24>)
    3486:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3488:	4b06      	ldr	r3, [pc, #24]	; (34a4 <system_init+0x28>)
    348a:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    348c:	4b06      	ldr	r3, [pc, #24]	; (34a8 <system_init+0x2c>)
    348e:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3490:	4b06      	ldr	r3, [pc, #24]	; (34ac <system_init+0x30>)
    3492:	4798      	blx	r3
}
    3494:	46c0      	nop			; (mov r8, r8)
    3496:	46bd      	mov	sp, r7
    3498:	bd80      	pop	{r7, pc}
    349a:	46c0      	nop			; (mov r8, r8)
    349c:	00002d61 	.word	0x00002d61
    34a0:	00002a15 	.word	0x00002a15
    34a4:	00003471 	.word	0x00003471
    34a8:	00003471 	.word	0x00003471
    34ac:	00003471 	.word	0x00003471

000034b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    34b0:	b580      	push	{r7, lr}
    34b2:	b082      	sub	sp, #8
    34b4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    34b6:	4b19      	ldr	r3, [pc, #100]	; (351c <Reset_Handler+0x6c>)
    34b8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    34ba:	4b19      	ldr	r3, [pc, #100]	; (3520 <Reset_Handler+0x70>)
    34bc:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    34be:	687a      	ldr	r2, [r7, #4]
    34c0:	683b      	ldr	r3, [r7, #0]
    34c2:	429a      	cmp	r2, r3
    34c4:	d00c      	beq.n	34e0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    34c6:	e007      	b.n	34d8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    34c8:	683b      	ldr	r3, [r7, #0]
    34ca:	1d1a      	adds	r2, r3, #4
    34cc:	603a      	str	r2, [r7, #0]
    34ce:	687a      	ldr	r2, [r7, #4]
    34d0:	1d11      	adds	r1, r2, #4
    34d2:	6079      	str	r1, [r7, #4]
    34d4:	6812      	ldr	r2, [r2, #0]
    34d6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    34d8:	683a      	ldr	r2, [r7, #0]
    34da:	4b12      	ldr	r3, [pc, #72]	; (3524 <Reset_Handler+0x74>)
    34dc:	429a      	cmp	r2, r3
    34de:	d3f3      	bcc.n	34c8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    34e0:	4b11      	ldr	r3, [pc, #68]	; (3528 <Reset_Handler+0x78>)
    34e2:	603b      	str	r3, [r7, #0]
    34e4:	e004      	b.n	34f0 <Reset_Handler+0x40>
                *pDest++ = 0;
    34e6:	683b      	ldr	r3, [r7, #0]
    34e8:	1d1a      	adds	r2, r3, #4
    34ea:	603a      	str	r2, [r7, #0]
    34ec:	2200      	movs	r2, #0
    34ee:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    34f0:	683a      	ldr	r2, [r7, #0]
    34f2:	4b0e      	ldr	r3, [pc, #56]	; (352c <Reset_Handler+0x7c>)
    34f4:	429a      	cmp	r2, r3
    34f6:	d3f6      	bcc.n	34e6 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    34f8:	4b0d      	ldr	r3, [pc, #52]	; (3530 <Reset_Handler+0x80>)
    34fa:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    34fc:	4b0d      	ldr	r3, [pc, #52]	; (3534 <Reset_Handler+0x84>)
    34fe:	687a      	ldr	r2, [r7, #4]
    3500:	21ff      	movs	r1, #255	; 0xff
    3502:	438a      	bics	r2, r1
    3504:	609a      	str	r2, [r3, #8]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3506:	4a0c      	ldr	r2, [pc, #48]	; (3538 <Reset_Handler+0x88>)
    3508:	6853      	ldr	r3, [r2, #4]
    350a:	2180      	movs	r1, #128	; 0x80
    350c:	430b      	orrs	r3, r1
    350e:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    3510:	4b0a      	ldr	r3, [pc, #40]	; (353c <Reset_Handler+0x8c>)
    3512:	4798      	blx	r3

        /* Branch to main function */
        main();
    3514:	4b0a      	ldr	r3, [pc, #40]	; (3540 <Reset_Handler+0x90>)
    3516:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    3518:	e7fe      	b.n	3518 <Reset_Handler+0x68>
    351a:	46c0      	nop			; (mov r8, r8)
    351c:	00005ccc 	.word	0x00005ccc
    3520:	20000000 	.word	0x20000000
    3524:	20000010 	.word	0x20000010
    3528:	20000010 	.word	0x20000010
    352c:	200000f0 	.word	0x200000f0
    3530:	00000000 	.word	0x00000000
    3534:	e000ed00 	.word	0xe000ed00
    3538:	41004000 	.word	0x41004000
    353c:	00005b39 	.word	0x00005b39
    3540:	0000372d 	.word	0x0000372d

00003544 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3544:	b580      	push	{r7, lr}
    3546:	af00      	add	r7, sp, #0
        while (1) {
    3548:	e7fe      	b.n	3548 <Dummy_Handler+0x4>

0000354a <system_voltage_regulator_get_config_defaults>:
{
    354a:	b580      	push	{r7, lr}
    354c:	b082      	sub	sp, #8
    354e:	af00      	add	r7, sp, #0
    3550:	6078      	str	r0, [r7, #4]
	config->voltage_scale_period = 0;
    3552:	687b      	ldr	r3, [r7, #4]
    3554:	2200      	movs	r2, #0
    3556:	701a      	strb	r2, [r3, #0]
	config->voltage_scale_step   = 0;
    3558:	687b      	ldr	r3, [r7, #4]
    355a:	2200      	movs	r2, #0
    355c:	705a      	strb	r2, [r3, #1]
	config->run_in_standby       = false;
    355e:	687b      	ldr	r3, [r7, #4]
    3560:	2200      	movs	r2, #0
    3562:	709a      	strb	r2, [r3, #2]
	config->regulator_sel        = SYSTEM_VOLTAGE_REGULATOR_LDO;
    3564:	687b      	ldr	r3, [r7, #4]
    3566:	2200      	movs	r2, #0
    3568:	70da      	strb	r2, [r3, #3]
	config->low_power_efficiency = SYSTEM_VOLTAGE_REGULATOR_LOW_POWER_EFFICIENCY_DEFAULT;
    356a:	687b      	ldr	r3, [r7, #4]
    356c:	2200      	movs	r2, #0
    356e:	711a      	strb	r2, [r3, #4]
	config->run_in_standby_pl0   = false;
    3570:	687b      	ldr	r3, [r7, #4]
    3572:	2200      	movs	r2, #0
    3574:	715a      	strb	r2, [r3, #5]
}
    3576:	46c0      	nop			; (mov r8, r8)
    3578:	46bd      	mov	sp, r7
    357a:	b002      	add	sp, #8
    357c:	bd80      	pop	{r7, pc}
	...

00003580 <system_voltage_regulator_set_config>:
{
    3580:	b580      	push	{r7, lr}
    3582:	b082      	sub	sp, #8
    3584:	af00      	add	r7, sp, #0
    3586:	6078      	str	r0, [r7, #4]
	SUPC->VREG.bit.VSPER    = config->voltage_scale_period;
    3588:	4a2b      	ldr	r2, [pc, #172]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    358a:	687b      	ldr	r3, [r7, #4]
    358c:	7819      	ldrb	r1, [r3, #0]
    358e:	6993      	ldr	r3, [r2, #24]
    3590:	0609      	lsls	r1, r1, #24
    3592:	021b      	lsls	r3, r3, #8
    3594:	0a1b      	lsrs	r3, r3, #8
    3596:	430b      	orrs	r3, r1
    3598:	6193      	str	r3, [r2, #24]
	SUPC->VREG.bit.VSVSTEP  = config->voltage_scale_step;
    359a:	4a27      	ldr	r2, [pc, #156]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    359c:	687b      	ldr	r3, [r7, #4]
    359e:	785b      	ldrb	r3, [r3, #1]
    35a0:	1c19      	adds	r1, r3, #0
    35a2:	230f      	movs	r3, #15
    35a4:	400b      	ands	r3, r1
    35a6:	b2d9      	uxtb	r1, r3
    35a8:	6993      	ldr	r3, [r2, #24]
    35aa:	200f      	movs	r0, #15
    35ac:	4001      	ands	r1, r0
    35ae:	0409      	lsls	r1, r1, #16
    35b0:	4822      	ldr	r0, [pc, #136]	; (363c <system_voltage_regulator_set_config+0xbc>)
    35b2:	4003      	ands	r3, r0
    35b4:	430b      	orrs	r3, r1
    35b6:	6193      	str	r3, [r2, #24]
	SUPC->VREG.bit.RUNSTDBY = config->run_in_standby;
    35b8:	4a1f      	ldr	r2, [pc, #124]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    35ba:	687b      	ldr	r3, [r7, #4]
    35bc:	7899      	ldrb	r1, [r3, #2]
    35be:	6993      	ldr	r3, [r2, #24]
    35c0:	2001      	movs	r0, #1
    35c2:	4001      	ands	r1, r0
    35c4:	0189      	lsls	r1, r1, #6
    35c6:	2040      	movs	r0, #64	; 0x40
    35c8:	4383      	bics	r3, r0
    35ca:	430b      	orrs	r3, r1
    35cc:	6193      	str	r3, [r2, #24]
	SUPC->VREG.bit.SEL      = config->regulator_sel;
    35ce:	4a1a      	ldr	r2, [pc, #104]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    35d0:	687b      	ldr	r3, [r7, #4]
    35d2:	78db      	ldrb	r3, [r3, #3]
    35d4:	1c19      	adds	r1, r3, #0
    35d6:	2303      	movs	r3, #3
    35d8:	400b      	ands	r3, r1
    35da:	b2d9      	uxtb	r1, r3
    35dc:	6993      	ldr	r3, [r2, #24]
    35de:	2003      	movs	r0, #3
    35e0:	4001      	ands	r1, r0
    35e2:	0089      	lsls	r1, r1, #2
    35e4:	200c      	movs	r0, #12
    35e6:	4383      	bics	r3, r0
    35e8:	430b      	orrs	r3, r1
    35ea:	6193      	str	r3, [r2, #24]
	SUPC->VREG.bit.LPEFF    = config->low_power_efficiency;
    35ec:	4a12      	ldr	r2, [pc, #72]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    35ee:	687b      	ldr	r3, [r7, #4]
    35f0:	791b      	ldrb	r3, [r3, #4]
    35f2:	1c19      	adds	r1, r3, #0
    35f4:	2301      	movs	r3, #1
    35f6:	400b      	ands	r3, r1
    35f8:	b2d9      	uxtb	r1, r3
    35fa:	6993      	ldr	r3, [r2, #24]
    35fc:	2001      	movs	r0, #1
    35fe:	4001      	ands	r1, r0
    3600:	0209      	lsls	r1, r1, #8
    3602:	480f      	ldr	r0, [pc, #60]	; (3640 <system_voltage_regulator_set_config+0xc0>)
    3604:	4003      	ands	r3, r0
    3606:	430b      	orrs	r3, r1
    3608:	6193      	str	r3, [r2, #24]
	SUPC->VREG.bit.STDBYPL0 = config->run_in_standby_pl0;
    360a:	4a0b      	ldr	r2, [pc, #44]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    360c:	687b      	ldr	r3, [r7, #4]
    360e:	7959      	ldrb	r1, [r3, #5]
    3610:	6993      	ldr	r3, [r2, #24]
    3612:	2001      	movs	r0, #1
    3614:	4001      	ands	r1, r0
    3616:	0149      	lsls	r1, r1, #5
    3618:	2020      	movs	r0, #32
    361a:	4383      	bics	r3, r0
    361c:	430b      	orrs	r3, r1
    361e:	6193      	str	r3, [r2, #24]
	while(!(SUPC->STATUS.reg & SUPC_STATUS_VREGRDY)) {
    3620:	46c0      	nop			; (mov r8, r8)
    3622:	4b05      	ldr	r3, [pc, #20]	; (3638 <system_voltage_regulator_set_config+0xb8>)
    3624:	68da      	ldr	r2, [r3, #12]
    3626:	2380      	movs	r3, #128	; 0x80
    3628:	005b      	lsls	r3, r3, #1
    362a:	4013      	ands	r3, r2
    362c:	d0f9      	beq.n	3622 <system_voltage_regulator_set_config+0xa2>
}
    362e:	46c0      	nop			; (mov r8, r8)
    3630:	46bd      	mov	sp, r7
    3632:	b002      	add	sp, #8
    3634:	bd80      	pop	{r7, pc}
    3636:	46c0      	nop			; (mov r8, r8)
    3638:	40001400 	.word	0x40001400
    363c:	fff0ffff 	.word	0xfff0ffff
    3640:	fffffeff 	.word	0xfffffeff

00003644 <system_switch_performance_level>:
{
    3644:	b580      	push	{r7, lr}
    3646:	b082      	sub	sp, #8
    3648:	af00      	add	r7, sp, #0
    364a:	0002      	movs	r2, r0
    364c:	1dfb      	adds	r3, r7, #7
    364e:	701a      	strb	r2, [r3, #0]
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    3650:	2380      	movs	r3, #128	; 0x80
    3652:	05db      	lsls	r3, r3, #23
    3654:	789b      	ldrb	r3, [r3, #2]
    3656:	b2db      	uxtb	r3, r3
    3658:	1dfa      	adds	r2, r7, #7
    365a:	7812      	ldrb	r2, [r2, #0]
    365c:	429a      	cmp	r2, r3
    365e:	d101      	bne.n	3664 <system_switch_performance_level+0x20>
		return STATUS_OK;
    3660:	2300      	movs	r3, #0
    3662:	e019      	b.n	3698 <system_switch_performance_level+0x54>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    3664:	2380      	movs	r3, #128	; 0x80
    3666:	05db      	lsls	r3, r3, #23
    3668:	789b      	ldrb	r3, [r3, #2]
    366a:	b2db      	uxtb	r3, r3
    366c:	b25b      	sxtb	r3, r3
    366e:	2b00      	cmp	r3, #0
    3670:	da01      	bge.n	3676 <system_switch_performance_level+0x32>
		return STATUS_ERR_INVALID_ARG;
    3672:	2317      	movs	r3, #23
    3674:	e010      	b.n	3698 <system_switch_performance_level+0x54>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    3676:	2380      	movs	r3, #128	; 0x80
    3678:	05db      	lsls	r3, r3, #23
    367a:	2201      	movs	r2, #1
    367c:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    367e:	2380      	movs	r3, #128	; 0x80
    3680:	05db      	lsls	r3, r3, #23
    3682:	1dfa      	adds	r2, r7, #7
    3684:	7812      	ldrb	r2, [r2, #0]
    3686:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    3688:	46c0      	nop			; (mov r8, r8)
    368a:	2380      	movs	r3, #128	; 0x80
    368c:	05db      	lsls	r3, r3, #23
    368e:	799b      	ldrb	r3, [r3, #6]
    3690:	b2db      	uxtb	r3, r3
    3692:	2b00      	cmp	r3, #0
    3694:	d0f9      	beq.n	368a <system_switch_performance_level+0x46>
	return STATUS_OK;
    3696:	2300      	movs	r3, #0
}
    3698:	0018      	movs	r0, r3
    369a:	46bd      	mov	sp, r7
    369c:	b002      	add	sp, #8
    369e:	bd80      	pop	{r7, pc}

000036a0 <system_performance_level_disable>:
 * \brief Disable performance level switch.
 *
 * Disable performance level switch.
 */
static inline void system_performance_level_disable(void)
{
    36a0:	b580      	push	{r7, lr}
    36a2:	af00      	add	r7, sp, #0
	PM->PLCFG.reg |= PM_PLCFG_PLDIS;
    36a4:	2380      	movs	r3, #128	; 0x80
    36a6:	05db      	lsls	r3, r3, #23
    36a8:	2280      	movs	r2, #128	; 0x80
    36aa:	05d2      	lsls	r2, r2, #23
    36ac:	7892      	ldrb	r2, [r2, #2]
    36ae:	b2d2      	uxtb	r2, r2
    36b0:	2180      	movs	r1, #128	; 0x80
    36b2:	4249      	negs	r1, r1
    36b4:	430a      	orrs	r2, r1
    36b6:	b2d2      	uxtb	r2, r2
    36b8:	709a      	strb	r2, [r3, #2]
}
    36ba:	46c0      	nop			; (mov r8, r8)
    36bc:	46bd      	mov	sp, r7
    36be:	bd80      	pop	{r7, pc}

000036c0 <system_interrupt_enable_global>:
{
    36c0:	b580      	push	{r7, lr}
    36c2:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    36c4:	4b04      	ldr	r3, [pc, #16]	; (36d8 <system_interrupt_enable_global+0x18>)
    36c6:	2201      	movs	r2, #1
    36c8:	701a      	strb	r2, [r3, #0]
    36ca:	f3bf 8f5f 	dmb	sy
    36ce:	b662      	cpsie	i
}
    36d0:	46c0      	nop			; (mov r8, r8)
    36d2:	46bd      	mov	sp, r7
    36d4:	bd80      	pop	{r7, pc}
    36d6:	46c0      	nop			; (mov r8, r8)
    36d8:	2000000c 	.word	0x2000000c

000036dc <bod33_disable>:
 * \return Error code indicating the status of the disable operation.
 *
 * \retval STATUS_OK               If the BOD33 was successfully disabled
 */
static inline enum status_code bod33_disable(void)
{
    36dc:	b580      	push	{r7, lr}
    36de:	af00      	add	r7, sp, #0
	SUPC->INTENCLR.reg = SUPC_INTENCLR_BOD33RDY | SUPC_INTENCLR_BOD33DET | SUPC_INTENCLR_B33SRDY;
    36e0:	4b07      	ldr	r3, [pc, #28]	; (3700 <bod33_disable+0x24>)
    36e2:	2207      	movs	r2, #7
    36e4:	601a      	str	r2, [r3, #0]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET | SUPC_INTFLAG_B33SRDY;
    36e6:	4b06      	ldr	r3, [pc, #24]	; (3700 <bod33_disable+0x24>)
    36e8:	2207      	movs	r2, #7
    36ea:	609a      	str	r2, [r3, #8]
	SUPC->BOD33.reg &= ~SUPC_BOD33_ENABLE;
    36ec:	4b04      	ldr	r3, [pc, #16]	; (3700 <bod33_disable+0x24>)
    36ee:	4a04      	ldr	r2, [pc, #16]	; (3700 <bod33_disable+0x24>)
    36f0:	6912      	ldr	r2, [r2, #16]
    36f2:	2102      	movs	r1, #2
    36f4:	438a      	bics	r2, r1
    36f6:	611a      	str	r2, [r3, #16]
	return STATUS_OK;
    36f8:	2300      	movs	r3, #0
}
    36fa:	0018      	movs	r0, r3
    36fc:	46bd      	mov	sp, r7
    36fe:	bd80      	pop	{r7, pc}
    3700:	40001400 	.word	0x40001400

00003704 <bod12_disable>:
 * \return Error code indicating the status of the disable operation.
 *
 * \retval STATUS_OK               If the BOD12 was successfully disabled
 */
static inline enum status_code bod12_disable(void)
{
    3704:	b580      	push	{r7, lr}
    3706:	af00      	add	r7, sp, #0
	SUPC->INTENCLR.reg = SUPC_INTENCLR_BOD12RDY | SUPC_INTENCLR_BOD12DET | SUPC_INTENCLR_B12SRDY;
    3708:	4b07      	ldr	r3, [pc, #28]	; (3728 <bod12_disable+0x24>)
    370a:	2238      	movs	r2, #56	; 0x38
    370c:	601a      	str	r2, [r3, #0]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD12RDY | SUPC_INTFLAG_BOD12DET | SUPC_INTFLAG_B12SRDY;
    370e:	4b06      	ldr	r3, [pc, #24]	; (3728 <bod12_disable+0x24>)
    3710:	2238      	movs	r2, #56	; 0x38
    3712:	609a      	str	r2, [r3, #8]
	SUPC->BOD12.reg &= ~SUPC_BOD12_ENABLE;
    3714:	4b04      	ldr	r3, [pc, #16]	; (3728 <bod12_disable+0x24>)
    3716:	4a04      	ldr	r2, [pc, #16]	; (3728 <bod12_disable+0x24>)
    3718:	6952      	ldr	r2, [r2, #20]
    371a:	2102      	movs	r1, #2
    371c:	438a      	bics	r2, r1
    371e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3720:	2300      	movs	r3, #0
}
    3722:	0018      	movs	r0, r3
    3724:	46bd      	mov	sp, r7
    3726:	bd80      	pop	{r7, pc}
    3728:	40001400 	.word	0x40001400

0000372c <main>:
#include "sensor/lis3dh.h"
#include "sensor/bmp280.h"
#include "lib/rtc_interface.h"

int main (void)
{
    372c:	b5f0      	push	{r4, r5, r6, r7, lr}
    372e:	b095      	sub	sp, #84	; 0x54
    3730:	af00      	add	r7, sp, #0
	system_init();
    3732:	4b78      	ldr	r3, [pc, #480]	; (3914 <main+0x1e8>)
    3734:	4798      	blx	r3
	delay_init();
    3736:	4b78      	ldr	r3, [pc, #480]	; (3918 <main+0x1ec>)
    3738:	4798      	blx	r3
	system_interrupt_enable_global();
    373a:	4b78      	ldr	r3, [pc, #480]	; (391c <main+0x1f0>)
    373c:	4798      	blx	r3

	delay_ms(50);
    373e:	2000      	movs	r0, #0
    3740:	4b77      	ldr	r3, [pc, #476]	; (3920 <main+0x1f4>)
    3742:	4798      	blx	r3
    3744:	0003      	movs	r3, r0
    3746:	623b      	str	r3, [r7, #32]
    3748:	2300      	movs	r3, #0
    374a:	627b      	str	r3, [r7, #36]	; 0x24
    374c:	4c75      	ldr	r4, [pc, #468]	; (3924 <main+0x1f8>)
    374e:	2232      	movs	r2, #50	; 0x32
    3750:	2300      	movs	r3, #0
    3752:	6a38      	ldr	r0, [r7, #32]
    3754:	6a79      	ldr	r1, [r7, #36]	; 0x24
    3756:	47a0      	blx	r4
    3758:	0003      	movs	r3, r0
    375a:	000c      	movs	r4, r1
    375c:	0019      	movs	r1, r3
    375e:	0022      	movs	r2, r4
    3760:	4b71      	ldr	r3, [pc, #452]	; (3928 <main+0x1fc>)
    3762:	2400      	movs	r4, #0
    3764:	18c9      	adds	r1, r1, r3
    3766:	4162      	adcs	r2, r4
    3768:	0008      	movs	r0, r1
    376a:	0011      	movs	r1, r2
    376c:	4c6f      	ldr	r4, [pc, #444]	; (392c <main+0x200>)
    376e:	4a70      	ldr	r2, [pc, #448]	; (3930 <main+0x204>)
    3770:	2300      	movs	r3, #0
    3772:	47a0      	blx	r4
    3774:	0003      	movs	r3, r0
    3776:	000c      	movs	r4, r1
    3778:	0018      	movs	r0, r3
    377a:	4b6e      	ldr	r3, [pc, #440]	; (3934 <main+0x208>)
    377c:	4798      	blx	r3

	// Set up to performance level 0, buck converter
	// Clock must be <12MHz, other clocks must meet specs in datasheet
	system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
    377e:	2000      	movs	r0, #0
    3780:	4b6d      	ldr	r3, [pc, #436]	; (3938 <main+0x20c>)
    3782:	4798      	blx	r3
	system_performance_level_disable(); // Lock into PL0
    3784:	4b6d      	ldr	r3, [pc, #436]	; (393c <main+0x210>)
    3786:	4798      	blx	r3

	struct system_voltage_regulator_config vreg_config;
	system_voltage_regulator_get_config_defaults(&vreg_config);
    3788:	2318      	movs	r3, #24
    378a:	2228      	movs	r2, #40	; 0x28
    378c:	4694      	mov	ip, r2
    378e:	44bc      	add	ip, r7
    3790:	4463      	add	r3, ip
    3792:	0018      	movs	r0, r3
    3794:	4b6a      	ldr	r3, [pc, #424]	; (3940 <main+0x214>)
    3796:	4798      	blx	r3
	vreg_config.regulator_sel = SYSTEM_VOLTAGE_REGULATOR_BUCK;
    3798:	2318      	movs	r3, #24
    379a:	2228      	movs	r2, #40	; 0x28
    379c:	4694      	mov	ip, r2
    379e:	44bc      	add	ip, r7
    37a0:	4463      	add	r3, ip
    37a2:	2201      	movs	r2, #1
    37a4:	70da      	strb	r2, [r3, #3]
	vreg_config.low_power_efficiency = SYSTEM_VOLTAGE_REGULATOR_LOW_POWER_EFFICIENCY_HIGHTEST; // Higher efficiency, runs 2.5-3.6V only
    37a6:	2318      	movs	r3, #24
    37a8:	2228      	movs	r2, #40	; 0x28
    37aa:	4694      	mov	ip, r2
    37ac:	44bc      	add	ip, r7
    37ae:	4463      	add	r3, ip
    37b0:	2201      	movs	r2, #1
    37b2:	711a      	strb	r2, [r3, #4]
	vreg_config.run_in_standby_pl0 = true;
    37b4:	2318      	movs	r3, #24
    37b6:	2228      	movs	r2, #40	; 0x28
    37b8:	4694      	mov	ip, r2
    37ba:	44bc      	add	ip, r7
    37bc:	4463      	add	r3, ip
    37be:	2201      	movs	r2, #1
    37c0:	715a      	strb	r2, [r3, #5]
	system_voltage_regulator_set_config(&vreg_config);
    37c2:	2318      	movs	r3, #24
    37c4:	2228      	movs	r2, #40	; 0x28
    37c6:	4694      	mov	ip, r2
    37c8:	44bc      	add	ip, r7
    37ca:	4463      	add	r3, ip
    37cc:	0018      	movs	r0, r3
    37ce:	4b5d      	ldr	r3, [pc, #372]	; (3944 <main+0x218>)
    37d0:	4798      	blx	r3

	bod33_disable();
    37d2:	4b5d      	ldr	r3, [pc, #372]	; (3948 <main+0x21c>)
    37d4:	4798      	blx	r3
	bod12_disable();
    37d6:	4b5d      	ldr	r3, [pc, #372]	; (394c <main+0x220>)
    37d8:	4798      	blx	r3
	rtc_init();
    37da:	4b5d      	ldr	r3, [pc, #372]	; (3950 <main+0x224>)
    37dc:	4798      	blx	r3

	i2c_interface_init();
    37de:	4b5d      	ldr	r3, [pc, #372]	; (3954 <main+0x228>)
    37e0:	4798      	blx	r3
	init_lis3dh();
    37e2:	4b5d      	ldr	r3, [pc, #372]	; (3958 <main+0x22c>)
    37e4:	4798      	blx	r3
	init_bmp280();
    37e6:	4b5d      	ldr	r3, [pc, #372]	; (395c <main+0x230>)
    37e8:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
	int32_t i;
	for(;;)
	{	
		uint32_t delay_time = 5000;
    37ea:	4b5d      	ldr	r3, [pc, #372]	; (3960 <main+0x234>)
    37ec:	64bb      	str	r3, [r7, #72]	; 0x48
		if((i+1) % 3 == 0)
    37ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    37f0:	3301      	adds	r3, #1
    37f2:	4a5c      	ldr	r2, [pc, #368]	; (3964 <main+0x238>)
    37f4:	2103      	movs	r1, #3
    37f6:	0018      	movs	r0, r3
    37f8:	4790      	blx	r2
    37fa:	1e0b      	subs	r3, r1, #0
    37fc:	d12e      	bne.n	385c <main+0x130>
		{
			sleep_bmp280();
    37fe:	4b5a      	ldr	r3, [pc, #360]	; (3968 <main+0x23c>)
    3800:	4798      	blx	r3
			sleep_lis3dh();
    3802:	4b5a      	ldr	r3, [pc, #360]	; (396c <main+0x240>)
    3804:	4798      	blx	r3
			rtc_standby_delay(delay_time);
    3806:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    3808:	0018      	movs	r0, r3
    380a:	4b59      	ldr	r3, [pc, #356]	; (3970 <main+0x244>)
    380c:	4798      	blx	r3
			init_bmp280();
    380e:	4b53      	ldr	r3, [pc, #332]	; (395c <main+0x230>)
    3810:	4798      	blx	r3
			init_lis3dh();
    3812:	4b51      	ldr	r3, [pc, #324]	; (3958 <main+0x22c>)
    3814:	4798      	blx	r3
			delay_ms(5);
    3816:	2000      	movs	r0, #0
    3818:	4b41      	ldr	r3, [pc, #260]	; (3920 <main+0x1f4>)
    381a:	4798      	blx	r3
    381c:	0003      	movs	r3, r0
    381e:	61bb      	str	r3, [r7, #24]
    3820:	2300      	movs	r3, #0
    3822:	61fb      	str	r3, [r7, #28]
    3824:	69b8      	ldr	r0, [r7, #24]
    3826:	69f9      	ldr	r1, [r7, #28]
    3828:	0003      	movs	r3, r0
    382a:	000c      	movs	r4, r1
    382c:	0f9a      	lsrs	r2, r3, #30
    382e:	00a6      	lsls	r6, r4, #2
    3830:	4316      	orrs	r6, r2
    3832:	009d      	lsls	r5, r3, #2
    3834:	0003      	movs	r3, r0
    3836:	000c      	movs	r4, r1
    3838:	195b      	adds	r3, r3, r5
    383a:	4174      	adcs	r4, r6
    383c:	493a      	ldr	r1, [pc, #232]	; (3928 <main+0x1fc>)
    383e:	2200      	movs	r2, #0
    3840:	185b      	adds	r3, r3, r1
    3842:	4154      	adcs	r4, r2
    3844:	0018      	movs	r0, r3
    3846:	0021      	movs	r1, r4
    3848:	4c38      	ldr	r4, [pc, #224]	; (392c <main+0x200>)
    384a:	4a39      	ldr	r2, [pc, #228]	; (3930 <main+0x204>)
    384c:	2300      	movs	r3, #0
    384e:	47a0      	blx	r4
    3850:	0003      	movs	r3, r0
    3852:	000c      	movs	r4, r1
    3854:	0018      	movs	r0, r3
    3856:	4b37      	ldr	r3, [pc, #220]	; (3934 <main+0x208>)
    3858:	4798      	blx	r3
    385a:	e04a      	b.n	38f2 <main+0x1c6>
		}
		else if((i+2) % 3 == 0)
    385c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    385e:	3302      	adds	r3, #2
    3860:	4a40      	ldr	r2, [pc, #256]	; (3964 <main+0x238>)
    3862:	2103      	movs	r1, #3
    3864:	0018      	movs	r0, r3
    3866:	4790      	blx	r2
    3868:	1e0b      	subs	r3, r1, #0
    386a:	d104      	bne.n	3876 <main+0x14a>
		{
			rtc_idle_delay(delay_time);
    386c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    386e:	0018      	movs	r0, r3
    3870:	4b40      	ldr	r3, [pc, #256]	; (3974 <main+0x248>)
    3872:	4798      	blx	r3
    3874:	e03d      	b.n	38f2 <main+0x1c6>
		}
		else
		{
			delay_ms(delay_time);
    3876:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    3878:	2b00      	cmp	r3, #0
    387a:	d024      	beq.n	38c6 <main+0x19a>
    387c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    387e:	613b      	str	r3, [r7, #16]
    3880:	2300      	movs	r3, #0
    3882:	617b      	str	r3, [r7, #20]
    3884:	2000      	movs	r0, #0
    3886:	4b26      	ldr	r3, [pc, #152]	; (3920 <main+0x1f4>)
    3888:	4798      	blx	r3
    388a:	0003      	movs	r3, r0
    388c:	60bb      	str	r3, [r7, #8]
    388e:	2300      	movs	r3, #0
    3890:	60fb      	str	r3, [r7, #12]
    3892:	4c24      	ldr	r4, [pc, #144]	; (3924 <main+0x1f8>)
    3894:	68ba      	ldr	r2, [r7, #8]
    3896:	68fb      	ldr	r3, [r7, #12]
    3898:	6938      	ldr	r0, [r7, #16]
    389a:	6979      	ldr	r1, [r7, #20]
    389c:	47a0      	blx	r4
    389e:	0003      	movs	r3, r0
    38a0:	000c      	movs	r4, r1
    38a2:	0019      	movs	r1, r3
    38a4:	0022      	movs	r2, r4
    38a6:	4b20      	ldr	r3, [pc, #128]	; (3928 <main+0x1fc>)
    38a8:	2400      	movs	r4, #0
    38aa:	18c9      	adds	r1, r1, r3
    38ac:	4162      	adcs	r2, r4
    38ae:	0008      	movs	r0, r1
    38b0:	0011      	movs	r1, r2
    38b2:	4c1e      	ldr	r4, [pc, #120]	; (392c <main+0x200>)
    38b4:	4a1e      	ldr	r2, [pc, #120]	; (3930 <main+0x204>)
    38b6:	2300      	movs	r3, #0
    38b8:	47a0      	blx	r4
    38ba:	0003      	movs	r3, r0
    38bc:	000c      	movs	r4, r1
    38be:	0018      	movs	r0, r3
    38c0:	4b1c      	ldr	r3, [pc, #112]	; (3934 <main+0x208>)
    38c2:	4798      	blx	r3
    38c4:	e015      	b.n	38f2 <main+0x1c6>
    38c6:	2000      	movs	r0, #0
    38c8:	4b15      	ldr	r3, [pc, #84]	; (3920 <main+0x1f4>)
    38ca:	4798      	blx	r3
    38cc:	0003      	movs	r3, r0
    38ce:	603b      	str	r3, [r7, #0]
    38d0:	2300      	movs	r3, #0
    38d2:	607b      	str	r3, [r7, #4]
    38d4:	4b28      	ldr	r3, [pc, #160]	; (3978 <main+0x24c>)
    38d6:	2400      	movs	r4, #0
    38d8:	6838      	ldr	r0, [r7, #0]
    38da:	6879      	ldr	r1, [r7, #4]
    38dc:	18c0      	adds	r0, r0, r3
    38de:	4161      	adcs	r1, r4
    38e0:	4c12      	ldr	r4, [pc, #72]	; (392c <main+0x200>)
    38e2:	4a26      	ldr	r2, [pc, #152]	; (397c <main+0x250>)
    38e4:	2300      	movs	r3, #0
    38e6:	47a0      	blx	r4
    38e8:	0003      	movs	r3, r0
    38ea:	000c      	movs	r4, r1
    38ec:	0018      	movs	r0, r3
    38ee:	4b11      	ldr	r3, [pc, #68]	; (3934 <main+0x208>)
    38f0:	4798      	blx	r3
		}
		lis3dh_data_g_t accel_data;
		read_lis3dh_g(&accel_data);
    38f2:	230c      	movs	r3, #12
    38f4:	2228      	movs	r2, #40	; 0x28
    38f6:	4694      	mov	ip, r2
    38f8:	44bc      	add	ip, r7
    38fa:	4463      	add	r3, ip
    38fc:	0018      	movs	r0, r3
    38fe:	4b20      	ldr	r3, [pc, #128]	; (3980 <main+0x254>)
    3900:	4798      	blx	r3

		bmp280_meas_t baro_data;
		read_bmp280(&baro_data);
    3902:	232c      	movs	r3, #44	; 0x2c
    3904:	18fb      	adds	r3, r7, r3
    3906:	0018      	movs	r0, r3
    3908:	4b1e      	ldr	r3, [pc, #120]	; (3984 <main+0x258>)
    390a:	4798      	blx	r3

		i++;
    390c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    390e:	3301      	adds	r3, #1
    3910:	64fb      	str	r3, [r7, #76]	; 0x4c
	{	
    3912:	e76a      	b.n	37ea <main+0xbe>
    3914:	0000347d 	.word	0x0000347d
    3918:	00002895 	.word	0x00002895
    391c:	000036c1 	.word	0x000036c1
    3920:	000030b5 	.word	0x000030b5
    3924:	00003cfd 	.word	0x00003cfd
    3928:	00001b57 	.word	0x00001b57
    392c:	00003cbd 	.word	0x00003cbd
    3930:	00001b58 	.word	0x00001b58
    3934:	20000001 	.word	0x20000001
    3938:	00003645 	.word	0x00003645
    393c:	000036a1 	.word	0x000036a1
    3940:	0000354b 	.word	0x0000354b
    3944:	00003581 	.word	0x00003581
    3948:	000036dd 	.word	0x000036dd
    394c:	00003705 	.word	0x00003705
    3950:	00001759 	.word	0x00001759
    3954:	00002189 	.word	0x00002189
    3958:	000023e1 	.word	0x000023e1
    395c:	000019b9 	.word	0x000019b9
    3960:	00001388 	.word	0x00001388
    3964:	00003c69 	.word	0x00003c69
    3968:	00001b15 	.word	0x00001b15
    396c:	00002439 	.word	0x00002439
    3970:	0000181d 	.word	0x0000181d
    3974:	000017c1 	.word	0x000017c1
    3978:	006acfbf 	.word	0x006acfbf
    397c:	006acfc0 	.word	0x006acfc0
    3980:	000024ed 	.word	0x000024ed
    3984:	00001f15 	.word	0x00001f15

00003988 <__udivsi3>:
    3988:	2200      	movs	r2, #0
    398a:	0843      	lsrs	r3, r0, #1
    398c:	428b      	cmp	r3, r1
    398e:	d374      	bcc.n	3a7a <__udivsi3+0xf2>
    3990:	0903      	lsrs	r3, r0, #4
    3992:	428b      	cmp	r3, r1
    3994:	d35f      	bcc.n	3a56 <__udivsi3+0xce>
    3996:	0a03      	lsrs	r3, r0, #8
    3998:	428b      	cmp	r3, r1
    399a:	d344      	bcc.n	3a26 <__udivsi3+0x9e>
    399c:	0b03      	lsrs	r3, r0, #12
    399e:	428b      	cmp	r3, r1
    39a0:	d328      	bcc.n	39f4 <__udivsi3+0x6c>
    39a2:	0c03      	lsrs	r3, r0, #16
    39a4:	428b      	cmp	r3, r1
    39a6:	d30d      	bcc.n	39c4 <__udivsi3+0x3c>
    39a8:	22ff      	movs	r2, #255	; 0xff
    39aa:	0209      	lsls	r1, r1, #8
    39ac:	ba12      	rev	r2, r2
    39ae:	0c03      	lsrs	r3, r0, #16
    39b0:	428b      	cmp	r3, r1
    39b2:	d302      	bcc.n	39ba <__udivsi3+0x32>
    39b4:	1212      	asrs	r2, r2, #8
    39b6:	0209      	lsls	r1, r1, #8
    39b8:	d065      	beq.n	3a86 <__udivsi3+0xfe>
    39ba:	0b03      	lsrs	r3, r0, #12
    39bc:	428b      	cmp	r3, r1
    39be:	d319      	bcc.n	39f4 <__udivsi3+0x6c>
    39c0:	e000      	b.n	39c4 <__udivsi3+0x3c>
    39c2:	0a09      	lsrs	r1, r1, #8
    39c4:	0bc3      	lsrs	r3, r0, #15
    39c6:	428b      	cmp	r3, r1
    39c8:	d301      	bcc.n	39ce <__udivsi3+0x46>
    39ca:	03cb      	lsls	r3, r1, #15
    39cc:	1ac0      	subs	r0, r0, r3
    39ce:	4152      	adcs	r2, r2
    39d0:	0b83      	lsrs	r3, r0, #14
    39d2:	428b      	cmp	r3, r1
    39d4:	d301      	bcc.n	39da <__udivsi3+0x52>
    39d6:	038b      	lsls	r3, r1, #14
    39d8:	1ac0      	subs	r0, r0, r3
    39da:	4152      	adcs	r2, r2
    39dc:	0b43      	lsrs	r3, r0, #13
    39de:	428b      	cmp	r3, r1
    39e0:	d301      	bcc.n	39e6 <__udivsi3+0x5e>
    39e2:	034b      	lsls	r3, r1, #13
    39e4:	1ac0      	subs	r0, r0, r3
    39e6:	4152      	adcs	r2, r2
    39e8:	0b03      	lsrs	r3, r0, #12
    39ea:	428b      	cmp	r3, r1
    39ec:	d301      	bcc.n	39f2 <__udivsi3+0x6a>
    39ee:	030b      	lsls	r3, r1, #12
    39f0:	1ac0      	subs	r0, r0, r3
    39f2:	4152      	adcs	r2, r2
    39f4:	0ac3      	lsrs	r3, r0, #11
    39f6:	428b      	cmp	r3, r1
    39f8:	d301      	bcc.n	39fe <__udivsi3+0x76>
    39fa:	02cb      	lsls	r3, r1, #11
    39fc:	1ac0      	subs	r0, r0, r3
    39fe:	4152      	adcs	r2, r2
    3a00:	0a83      	lsrs	r3, r0, #10
    3a02:	428b      	cmp	r3, r1
    3a04:	d301      	bcc.n	3a0a <__udivsi3+0x82>
    3a06:	028b      	lsls	r3, r1, #10
    3a08:	1ac0      	subs	r0, r0, r3
    3a0a:	4152      	adcs	r2, r2
    3a0c:	0a43      	lsrs	r3, r0, #9
    3a0e:	428b      	cmp	r3, r1
    3a10:	d301      	bcc.n	3a16 <__udivsi3+0x8e>
    3a12:	024b      	lsls	r3, r1, #9
    3a14:	1ac0      	subs	r0, r0, r3
    3a16:	4152      	adcs	r2, r2
    3a18:	0a03      	lsrs	r3, r0, #8
    3a1a:	428b      	cmp	r3, r1
    3a1c:	d301      	bcc.n	3a22 <__udivsi3+0x9a>
    3a1e:	020b      	lsls	r3, r1, #8
    3a20:	1ac0      	subs	r0, r0, r3
    3a22:	4152      	adcs	r2, r2
    3a24:	d2cd      	bcs.n	39c2 <__udivsi3+0x3a>
    3a26:	09c3      	lsrs	r3, r0, #7
    3a28:	428b      	cmp	r3, r1
    3a2a:	d301      	bcc.n	3a30 <__udivsi3+0xa8>
    3a2c:	01cb      	lsls	r3, r1, #7
    3a2e:	1ac0      	subs	r0, r0, r3
    3a30:	4152      	adcs	r2, r2
    3a32:	0983      	lsrs	r3, r0, #6
    3a34:	428b      	cmp	r3, r1
    3a36:	d301      	bcc.n	3a3c <__udivsi3+0xb4>
    3a38:	018b      	lsls	r3, r1, #6
    3a3a:	1ac0      	subs	r0, r0, r3
    3a3c:	4152      	adcs	r2, r2
    3a3e:	0943      	lsrs	r3, r0, #5
    3a40:	428b      	cmp	r3, r1
    3a42:	d301      	bcc.n	3a48 <__udivsi3+0xc0>
    3a44:	014b      	lsls	r3, r1, #5
    3a46:	1ac0      	subs	r0, r0, r3
    3a48:	4152      	adcs	r2, r2
    3a4a:	0903      	lsrs	r3, r0, #4
    3a4c:	428b      	cmp	r3, r1
    3a4e:	d301      	bcc.n	3a54 <__udivsi3+0xcc>
    3a50:	010b      	lsls	r3, r1, #4
    3a52:	1ac0      	subs	r0, r0, r3
    3a54:	4152      	adcs	r2, r2
    3a56:	08c3      	lsrs	r3, r0, #3
    3a58:	428b      	cmp	r3, r1
    3a5a:	d301      	bcc.n	3a60 <__udivsi3+0xd8>
    3a5c:	00cb      	lsls	r3, r1, #3
    3a5e:	1ac0      	subs	r0, r0, r3
    3a60:	4152      	adcs	r2, r2
    3a62:	0883      	lsrs	r3, r0, #2
    3a64:	428b      	cmp	r3, r1
    3a66:	d301      	bcc.n	3a6c <__udivsi3+0xe4>
    3a68:	008b      	lsls	r3, r1, #2
    3a6a:	1ac0      	subs	r0, r0, r3
    3a6c:	4152      	adcs	r2, r2
    3a6e:	0843      	lsrs	r3, r0, #1
    3a70:	428b      	cmp	r3, r1
    3a72:	d301      	bcc.n	3a78 <__udivsi3+0xf0>
    3a74:	004b      	lsls	r3, r1, #1
    3a76:	1ac0      	subs	r0, r0, r3
    3a78:	4152      	adcs	r2, r2
    3a7a:	1a41      	subs	r1, r0, r1
    3a7c:	d200      	bcs.n	3a80 <__udivsi3+0xf8>
    3a7e:	4601      	mov	r1, r0
    3a80:	4152      	adcs	r2, r2
    3a82:	4610      	mov	r0, r2
    3a84:	4770      	bx	lr
    3a86:	e7ff      	b.n	3a88 <__udivsi3+0x100>
    3a88:	b501      	push	{r0, lr}
    3a8a:	2000      	movs	r0, #0
    3a8c:	f000 f8f0 	bl	3c70 <__aeabi_idiv0>
    3a90:	bd02      	pop	{r1, pc}
    3a92:	46c0      	nop			; (mov r8, r8)

00003a94 <__aeabi_uidivmod>:
    3a94:	2900      	cmp	r1, #0
    3a96:	d0f7      	beq.n	3a88 <__udivsi3+0x100>
    3a98:	e776      	b.n	3988 <__udivsi3>
    3a9a:	4770      	bx	lr

00003a9c <__divsi3>:
    3a9c:	4603      	mov	r3, r0
    3a9e:	430b      	orrs	r3, r1
    3aa0:	d47f      	bmi.n	3ba2 <__divsi3+0x106>
    3aa2:	2200      	movs	r2, #0
    3aa4:	0843      	lsrs	r3, r0, #1
    3aa6:	428b      	cmp	r3, r1
    3aa8:	d374      	bcc.n	3b94 <__divsi3+0xf8>
    3aaa:	0903      	lsrs	r3, r0, #4
    3aac:	428b      	cmp	r3, r1
    3aae:	d35f      	bcc.n	3b70 <__divsi3+0xd4>
    3ab0:	0a03      	lsrs	r3, r0, #8
    3ab2:	428b      	cmp	r3, r1
    3ab4:	d344      	bcc.n	3b40 <__divsi3+0xa4>
    3ab6:	0b03      	lsrs	r3, r0, #12
    3ab8:	428b      	cmp	r3, r1
    3aba:	d328      	bcc.n	3b0e <__divsi3+0x72>
    3abc:	0c03      	lsrs	r3, r0, #16
    3abe:	428b      	cmp	r3, r1
    3ac0:	d30d      	bcc.n	3ade <__divsi3+0x42>
    3ac2:	22ff      	movs	r2, #255	; 0xff
    3ac4:	0209      	lsls	r1, r1, #8
    3ac6:	ba12      	rev	r2, r2
    3ac8:	0c03      	lsrs	r3, r0, #16
    3aca:	428b      	cmp	r3, r1
    3acc:	d302      	bcc.n	3ad4 <__divsi3+0x38>
    3ace:	1212      	asrs	r2, r2, #8
    3ad0:	0209      	lsls	r1, r1, #8
    3ad2:	d065      	beq.n	3ba0 <__divsi3+0x104>
    3ad4:	0b03      	lsrs	r3, r0, #12
    3ad6:	428b      	cmp	r3, r1
    3ad8:	d319      	bcc.n	3b0e <__divsi3+0x72>
    3ada:	e000      	b.n	3ade <__divsi3+0x42>
    3adc:	0a09      	lsrs	r1, r1, #8
    3ade:	0bc3      	lsrs	r3, r0, #15
    3ae0:	428b      	cmp	r3, r1
    3ae2:	d301      	bcc.n	3ae8 <__divsi3+0x4c>
    3ae4:	03cb      	lsls	r3, r1, #15
    3ae6:	1ac0      	subs	r0, r0, r3
    3ae8:	4152      	adcs	r2, r2
    3aea:	0b83      	lsrs	r3, r0, #14
    3aec:	428b      	cmp	r3, r1
    3aee:	d301      	bcc.n	3af4 <__divsi3+0x58>
    3af0:	038b      	lsls	r3, r1, #14
    3af2:	1ac0      	subs	r0, r0, r3
    3af4:	4152      	adcs	r2, r2
    3af6:	0b43      	lsrs	r3, r0, #13
    3af8:	428b      	cmp	r3, r1
    3afa:	d301      	bcc.n	3b00 <__divsi3+0x64>
    3afc:	034b      	lsls	r3, r1, #13
    3afe:	1ac0      	subs	r0, r0, r3
    3b00:	4152      	adcs	r2, r2
    3b02:	0b03      	lsrs	r3, r0, #12
    3b04:	428b      	cmp	r3, r1
    3b06:	d301      	bcc.n	3b0c <__divsi3+0x70>
    3b08:	030b      	lsls	r3, r1, #12
    3b0a:	1ac0      	subs	r0, r0, r3
    3b0c:	4152      	adcs	r2, r2
    3b0e:	0ac3      	lsrs	r3, r0, #11
    3b10:	428b      	cmp	r3, r1
    3b12:	d301      	bcc.n	3b18 <__divsi3+0x7c>
    3b14:	02cb      	lsls	r3, r1, #11
    3b16:	1ac0      	subs	r0, r0, r3
    3b18:	4152      	adcs	r2, r2
    3b1a:	0a83      	lsrs	r3, r0, #10
    3b1c:	428b      	cmp	r3, r1
    3b1e:	d301      	bcc.n	3b24 <__divsi3+0x88>
    3b20:	028b      	lsls	r3, r1, #10
    3b22:	1ac0      	subs	r0, r0, r3
    3b24:	4152      	adcs	r2, r2
    3b26:	0a43      	lsrs	r3, r0, #9
    3b28:	428b      	cmp	r3, r1
    3b2a:	d301      	bcc.n	3b30 <__divsi3+0x94>
    3b2c:	024b      	lsls	r3, r1, #9
    3b2e:	1ac0      	subs	r0, r0, r3
    3b30:	4152      	adcs	r2, r2
    3b32:	0a03      	lsrs	r3, r0, #8
    3b34:	428b      	cmp	r3, r1
    3b36:	d301      	bcc.n	3b3c <__divsi3+0xa0>
    3b38:	020b      	lsls	r3, r1, #8
    3b3a:	1ac0      	subs	r0, r0, r3
    3b3c:	4152      	adcs	r2, r2
    3b3e:	d2cd      	bcs.n	3adc <__divsi3+0x40>
    3b40:	09c3      	lsrs	r3, r0, #7
    3b42:	428b      	cmp	r3, r1
    3b44:	d301      	bcc.n	3b4a <__divsi3+0xae>
    3b46:	01cb      	lsls	r3, r1, #7
    3b48:	1ac0      	subs	r0, r0, r3
    3b4a:	4152      	adcs	r2, r2
    3b4c:	0983      	lsrs	r3, r0, #6
    3b4e:	428b      	cmp	r3, r1
    3b50:	d301      	bcc.n	3b56 <__divsi3+0xba>
    3b52:	018b      	lsls	r3, r1, #6
    3b54:	1ac0      	subs	r0, r0, r3
    3b56:	4152      	adcs	r2, r2
    3b58:	0943      	lsrs	r3, r0, #5
    3b5a:	428b      	cmp	r3, r1
    3b5c:	d301      	bcc.n	3b62 <__divsi3+0xc6>
    3b5e:	014b      	lsls	r3, r1, #5
    3b60:	1ac0      	subs	r0, r0, r3
    3b62:	4152      	adcs	r2, r2
    3b64:	0903      	lsrs	r3, r0, #4
    3b66:	428b      	cmp	r3, r1
    3b68:	d301      	bcc.n	3b6e <__divsi3+0xd2>
    3b6a:	010b      	lsls	r3, r1, #4
    3b6c:	1ac0      	subs	r0, r0, r3
    3b6e:	4152      	adcs	r2, r2
    3b70:	08c3      	lsrs	r3, r0, #3
    3b72:	428b      	cmp	r3, r1
    3b74:	d301      	bcc.n	3b7a <__divsi3+0xde>
    3b76:	00cb      	lsls	r3, r1, #3
    3b78:	1ac0      	subs	r0, r0, r3
    3b7a:	4152      	adcs	r2, r2
    3b7c:	0883      	lsrs	r3, r0, #2
    3b7e:	428b      	cmp	r3, r1
    3b80:	d301      	bcc.n	3b86 <__divsi3+0xea>
    3b82:	008b      	lsls	r3, r1, #2
    3b84:	1ac0      	subs	r0, r0, r3
    3b86:	4152      	adcs	r2, r2
    3b88:	0843      	lsrs	r3, r0, #1
    3b8a:	428b      	cmp	r3, r1
    3b8c:	d301      	bcc.n	3b92 <__divsi3+0xf6>
    3b8e:	004b      	lsls	r3, r1, #1
    3b90:	1ac0      	subs	r0, r0, r3
    3b92:	4152      	adcs	r2, r2
    3b94:	1a41      	subs	r1, r0, r1
    3b96:	d200      	bcs.n	3b9a <__divsi3+0xfe>
    3b98:	4601      	mov	r1, r0
    3b9a:	4152      	adcs	r2, r2
    3b9c:	4610      	mov	r0, r2
    3b9e:	4770      	bx	lr
    3ba0:	e05d      	b.n	3c5e <__divsi3+0x1c2>
    3ba2:	0fca      	lsrs	r2, r1, #31
    3ba4:	d000      	beq.n	3ba8 <__divsi3+0x10c>
    3ba6:	4249      	negs	r1, r1
    3ba8:	1003      	asrs	r3, r0, #32
    3baa:	d300      	bcc.n	3bae <__divsi3+0x112>
    3bac:	4240      	negs	r0, r0
    3bae:	4053      	eors	r3, r2
    3bb0:	2200      	movs	r2, #0
    3bb2:	469c      	mov	ip, r3
    3bb4:	0903      	lsrs	r3, r0, #4
    3bb6:	428b      	cmp	r3, r1
    3bb8:	d32d      	bcc.n	3c16 <__divsi3+0x17a>
    3bba:	0a03      	lsrs	r3, r0, #8
    3bbc:	428b      	cmp	r3, r1
    3bbe:	d312      	bcc.n	3be6 <__divsi3+0x14a>
    3bc0:	22fc      	movs	r2, #252	; 0xfc
    3bc2:	0189      	lsls	r1, r1, #6
    3bc4:	ba12      	rev	r2, r2
    3bc6:	0a03      	lsrs	r3, r0, #8
    3bc8:	428b      	cmp	r3, r1
    3bca:	d30c      	bcc.n	3be6 <__divsi3+0x14a>
    3bcc:	0189      	lsls	r1, r1, #6
    3bce:	1192      	asrs	r2, r2, #6
    3bd0:	428b      	cmp	r3, r1
    3bd2:	d308      	bcc.n	3be6 <__divsi3+0x14a>
    3bd4:	0189      	lsls	r1, r1, #6
    3bd6:	1192      	asrs	r2, r2, #6
    3bd8:	428b      	cmp	r3, r1
    3bda:	d304      	bcc.n	3be6 <__divsi3+0x14a>
    3bdc:	0189      	lsls	r1, r1, #6
    3bde:	d03a      	beq.n	3c56 <__divsi3+0x1ba>
    3be0:	1192      	asrs	r2, r2, #6
    3be2:	e000      	b.n	3be6 <__divsi3+0x14a>
    3be4:	0989      	lsrs	r1, r1, #6
    3be6:	09c3      	lsrs	r3, r0, #7
    3be8:	428b      	cmp	r3, r1
    3bea:	d301      	bcc.n	3bf0 <__divsi3+0x154>
    3bec:	01cb      	lsls	r3, r1, #7
    3bee:	1ac0      	subs	r0, r0, r3
    3bf0:	4152      	adcs	r2, r2
    3bf2:	0983      	lsrs	r3, r0, #6
    3bf4:	428b      	cmp	r3, r1
    3bf6:	d301      	bcc.n	3bfc <__divsi3+0x160>
    3bf8:	018b      	lsls	r3, r1, #6
    3bfa:	1ac0      	subs	r0, r0, r3
    3bfc:	4152      	adcs	r2, r2
    3bfe:	0943      	lsrs	r3, r0, #5
    3c00:	428b      	cmp	r3, r1
    3c02:	d301      	bcc.n	3c08 <__divsi3+0x16c>
    3c04:	014b      	lsls	r3, r1, #5
    3c06:	1ac0      	subs	r0, r0, r3
    3c08:	4152      	adcs	r2, r2
    3c0a:	0903      	lsrs	r3, r0, #4
    3c0c:	428b      	cmp	r3, r1
    3c0e:	d301      	bcc.n	3c14 <__divsi3+0x178>
    3c10:	010b      	lsls	r3, r1, #4
    3c12:	1ac0      	subs	r0, r0, r3
    3c14:	4152      	adcs	r2, r2
    3c16:	08c3      	lsrs	r3, r0, #3
    3c18:	428b      	cmp	r3, r1
    3c1a:	d301      	bcc.n	3c20 <__divsi3+0x184>
    3c1c:	00cb      	lsls	r3, r1, #3
    3c1e:	1ac0      	subs	r0, r0, r3
    3c20:	4152      	adcs	r2, r2
    3c22:	0883      	lsrs	r3, r0, #2
    3c24:	428b      	cmp	r3, r1
    3c26:	d301      	bcc.n	3c2c <__divsi3+0x190>
    3c28:	008b      	lsls	r3, r1, #2
    3c2a:	1ac0      	subs	r0, r0, r3
    3c2c:	4152      	adcs	r2, r2
    3c2e:	d2d9      	bcs.n	3be4 <__divsi3+0x148>
    3c30:	0843      	lsrs	r3, r0, #1
    3c32:	428b      	cmp	r3, r1
    3c34:	d301      	bcc.n	3c3a <__divsi3+0x19e>
    3c36:	004b      	lsls	r3, r1, #1
    3c38:	1ac0      	subs	r0, r0, r3
    3c3a:	4152      	adcs	r2, r2
    3c3c:	1a41      	subs	r1, r0, r1
    3c3e:	d200      	bcs.n	3c42 <__divsi3+0x1a6>
    3c40:	4601      	mov	r1, r0
    3c42:	4663      	mov	r3, ip
    3c44:	4152      	adcs	r2, r2
    3c46:	105b      	asrs	r3, r3, #1
    3c48:	4610      	mov	r0, r2
    3c4a:	d301      	bcc.n	3c50 <__divsi3+0x1b4>
    3c4c:	4240      	negs	r0, r0
    3c4e:	2b00      	cmp	r3, #0
    3c50:	d500      	bpl.n	3c54 <__divsi3+0x1b8>
    3c52:	4249      	negs	r1, r1
    3c54:	4770      	bx	lr
    3c56:	4663      	mov	r3, ip
    3c58:	105b      	asrs	r3, r3, #1
    3c5a:	d300      	bcc.n	3c5e <__divsi3+0x1c2>
    3c5c:	4240      	negs	r0, r0
    3c5e:	b501      	push	{r0, lr}
    3c60:	2000      	movs	r0, #0
    3c62:	f000 f805 	bl	3c70 <__aeabi_idiv0>
    3c66:	bd02      	pop	{r1, pc}

00003c68 <__aeabi_idivmod>:
    3c68:	2900      	cmp	r1, #0
    3c6a:	d0f8      	beq.n	3c5e <__divsi3+0x1c2>
    3c6c:	e716      	b.n	3a9c <__divsi3>
    3c6e:	4770      	bx	lr

00003c70 <__aeabi_idiv0>:
    3c70:	4770      	bx	lr
    3c72:	46c0      	nop			; (mov r8, r8)

00003c74 <__aeabi_ldivmod>:
    3c74:	2b00      	cmp	r3, #0
    3c76:	d115      	bne.n	3ca4 <__aeabi_ldivmod+0x30>
    3c78:	2a00      	cmp	r2, #0
    3c7a:	d113      	bne.n	3ca4 <__aeabi_ldivmod+0x30>
    3c7c:	2900      	cmp	r1, #0
    3c7e:	db06      	blt.n	3c8e <__aeabi_ldivmod+0x1a>
    3c80:	dc01      	bgt.n	3c86 <__aeabi_ldivmod+0x12>
    3c82:	2800      	cmp	r0, #0
    3c84:	d006      	beq.n	3c94 <__aeabi_ldivmod+0x20>
    3c86:	2000      	movs	r0, #0
    3c88:	43c0      	mvns	r0, r0
    3c8a:	0841      	lsrs	r1, r0, #1
    3c8c:	e002      	b.n	3c94 <__aeabi_ldivmod+0x20>
    3c8e:	2180      	movs	r1, #128	; 0x80
    3c90:	0609      	lsls	r1, r1, #24
    3c92:	2000      	movs	r0, #0
    3c94:	b407      	push	{r0, r1, r2}
    3c96:	4802      	ldr	r0, [pc, #8]	; (3ca0 <__aeabi_ldivmod+0x2c>)
    3c98:	a101      	add	r1, pc, #4	; (adr r1, 3ca0 <__aeabi_ldivmod+0x2c>)
    3c9a:	1840      	adds	r0, r0, r1
    3c9c:	9002      	str	r0, [sp, #8]
    3c9e:	bd03      	pop	{r0, r1, pc}
    3ca0:	ffffffd1 	.word	0xffffffd1
    3ca4:	b403      	push	{r0, r1}
    3ca6:	4668      	mov	r0, sp
    3ca8:	b501      	push	{r0, lr}
    3caa:	9802      	ldr	r0, [sp, #8]
    3cac:	f000 f910 	bl	3ed0 <__gnu_ldivmod_helper>
    3cb0:	9b01      	ldr	r3, [sp, #4]
    3cb2:	469e      	mov	lr, r3
    3cb4:	b002      	add	sp, #8
    3cb6:	bc0c      	pop	{r2, r3}
    3cb8:	4770      	bx	lr
    3cba:	46c0      	nop			; (mov r8, r8)

00003cbc <__aeabi_uldivmod>:
    3cbc:	2b00      	cmp	r3, #0
    3cbe:	d111      	bne.n	3ce4 <__aeabi_uldivmod+0x28>
    3cc0:	2a00      	cmp	r2, #0
    3cc2:	d10f      	bne.n	3ce4 <__aeabi_uldivmod+0x28>
    3cc4:	2900      	cmp	r1, #0
    3cc6:	d100      	bne.n	3cca <__aeabi_uldivmod+0xe>
    3cc8:	2800      	cmp	r0, #0
    3cca:	d002      	beq.n	3cd2 <__aeabi_uldivmod+0x16>
    3ccc:	2100      	movs	r1, #0
    3cce:	43c9      	mvns	r1, r1
    3cd0:	1c08      	adds	r0, r1, #0
    3cd2:	b407      	push	{r0, r1, r2}
    3cd4:	4802      	ldr	r0, [pc, #8]	; (3ce0 <__aeabi_uldivmod+0x24>)
    3cd6:	a102      	add	r1, pc, #8	; (adr r1, 3ce0 <__aeabi_uldivmod+0x24>)
    3cd8:	1840      	adds	r0, r0, r1
    3cda:	9002      	str	r0, [sp, #8]
    3cdc:	bd03      	pop	{r0, r1, pc}
    3cde:	46c0      	nop			; (mov r8, r8)
    3ce0:	ffffff91 	.word	0xffffff91
    3ce4:	b403      	push	{r0, r1}
    3ce6:	4668      	mov	r0, sp
    3ce8:	b501      	push	{r0, lr}
    3cea:	9802      	ldr	r0, [sp, #8]
    3cec:	f000 f830 	bl	3d50 <__udivmoddi4>
    3cf0:	9b01      	ldr	r3, [sp, #4]
    3cf2:	469e      	mov	lr, r3
    3cf4:	b002      	add	sp, #8
    3cf6:	bc0c      	pop	{r2, r3}
    3cf8:	4770      	bx	lr
    3cfa:	46c0      	nop			; (mov r8, r8)

00003cfc <__aeabi_lmul>:
    3cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cfe:	46ce      	mov	lr, r9
    3d00:	4647      	mov	r7, r8
    3d02:	0415      	lsls	r5, r2, #16
    3d04:	0c2d      	lsrs	r5, r5, #16
    3d06:	002e      	movs	r6, r5
    3d08:	b580      	push	{r7, lr}
    3d0a:	0407      	lsls	r7, r0, #16
    3d0c:	0c14      	lsrs	r4, r2, #16
    3d0e:	0c3f      	lsrs	r7, r7, #16
    3d10:	4699      	mov	r9, r3
    3d12:	0c03      	lsrs	r3, r0, #16
    3d14:	437e      	muls	r6, r7
    3d16:	435d      	muls	r5, r3
    3d18:	4367      	muls	r7, r4
    3d1a:	4363      	muls	r3, r4
    3d1c:	197f      	adds	r7, r7, r5
    3d1e:	0c34      	lsrs	r4, r6, #16
    3d20:	19e4      	adds	r4, r4, r7
    3d22:	469c      	mov	ip, r3
    3d24:	42a5      	cmp	r5, r4
    3d26:	d903      	bls.n	3d30 <__aeabi_lmul+0x34>
    3d28:	2380      	movs	r3, #128	; 0x80
    3d2a:	025b      	lsls	r3, r3, #9
    3d2c:	4698      	mov	r8, r3
    3d2e:	44c4      	add	ip, r8
    3d30:	464b      	mov	r3, r9
    3d32:	4351      	muls	r1, r2
    3d34:	4343      	muls	r3, r0
    3d36:	0436      	lsls	r6, r6, #16
    3d38:	0c36      	lsrs	r6, r6, #16
    3d3a:	0c25      	lsrs	r5, r4, #16
    3d3c:	0424      	lsls	r4, r4, #16
    3d3e:	4465      	add	r5, ip
    3d40:	19a4      	adds	r4, r4, r6
    3d42:	1859      	adds	r1, r3, r1
    3d44:	1949      	adds	r1, r1, r5
    3d46:	0020      	movs	r0, r4
    3d48:	bc0c      	pop	{r2, r3}
    3d4a:	4690      	mov	r8, r2
    3d4c:	4699      	mov	r9, r3
    3d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003d50 <__udivmoddi4>:
    3d50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d52:	4657      	mov	r7, sl
    3d54:	464e      	mov	r6, r9
    3d56:	4645      	mov	r5, r8
    3d58:	46de      	mov	lr, fp
    3d5a:	b5e0      	push	{r5, r6, r7, lr}
    3d5c:	0004      	movs	r4, r0
    3d5e:	b083      	sub	sp, #12
    3d60:	000d      	movs	r5, r1
    3d62:	4692      	mov	sl, r2
    3d64:	4699      	mov	r9, r3
    3d66:	428b      	cmp	r3, r1
    3d68:	d82f      	bhi.n	3dca <__udivmoddi4+0x7a>
    3d6a:	d02c      	beq.n	3dc6 <__udivmoddi4+0x76>
    3d6c:	4649      	mov	r1, r9
    3d6e:	4650      	mov	r0, sl
    3d70:	f001 fdfa 	bl	5968 <__clzdi2>
    3d74:	0029      	movs	r1, r5
    3d76:	0006      	movs	r6, r0
    3d78:	0020      	movs	r0, r4
    3d7a:	f001 fdf5 	bl	5968 <__clzdi2>
    3d7e:	1a33      	subs	r3, r6, r0
    3d80:	4698      	mov	r8, r3
    3d82:	3b20      	subs	r3, #32
    3d84:	469b      	mov	fp, r3
    3d86:	d500      	bpl.n	3d8a <__udivmoddi4+0x3a>
    3d88:	e074      	b.n	3e74 <__udivmoddi4+0x124>
    3d8a:	4653      	mov	r3, sl
    3d8c:	465a      	mov	r2, fp
    3d8e:	4093      	lsls	r3, r2
    3d90:	001f      	movs	r7, r3
    3d92:	4653      	mov	r3, sl
    3d94:	4642      	mov	r2, r8
    3d96:	4093      	lsls	r3, r2
    3d98:	001e      	movs	r6, r3
    3d9a:	42af      	cmp	r7, r5
    3d9c:	d829      	bhi.n	3df2 <__udivmoddi4+0xa2>
    3d9e:	d026      	beq.n	3dee <__udivmoddi4+0x9e>
    3da0:	465b      	mov	r3, fp
    3da2:	1ba4      	subs	r4, r4, r6
    3da4:	41bd      	sbcs	r5, r7
    3da6:	2b00      	cmp	r3, #0
    3da8:	da00      	bge.n	3dac <__udivmoddi4+0x5c>
    3daa:	e079      	b.n	3ea0 <__udivmoddi4+0x150>
    3dac:	2200      	movs	r2, #0
    3dae:	2300      	movs	r3, #0
    3db0:	9200      	str	r2, [sp, #0]
    3db2:	9301      	str	r3, [sp, #4]
    3db4:	2301      	movs	r3, #1
    3db6:	465a      	mov	r2, fp
    3db8:	4093      	lsls	r3, r2
    3dba:	9301      	str	r3, [sp, #4]
    3dbc:	2301      	movs	r3, #1
    3dbe:	4642      	mov	r2, r8
    3dc0:	4093      	lsls	r3, r2
    3dc2:	9300      	str	r3, [sp, #0]
    3dc4:	e019      	b.n	3dfa <__udivmoddi4+0xaa>
    3dc6:	4282      	cmp	r2, r0
    3dc8:	d9d0      	bls.n	3d6c <__udivmoddi4+0x1c>
    3dca:	2200      	movs	r2, #0
    3dcc:	2300      	movs	r3, #0
    3dce:	9200      	str	r2, [sp, #0]
    3dd0:	9301      	str	r3, [sp, #4]
    3dd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3dd4:	2b00      	cmp	r3, #0
    3dd6:	d001      	beq.n	3ddc <__udivmoddi4+0x8c>
    3dd8:	601c      	str	r4, [r3, #0]
    3dda:	605d      	str	r5, [r3, #4]
    3ddc:	9800      	ldr	r0, [sp, #0]
    3dde:	9901      	ldr	r1, [sp, #4]
    3de0:	b003      	add	sp, #12
    3de2:	bc3c      	pop	{r2, r3, r4, r5}
    3de4:	4690      	mov	r8, r2
    3de6:	4699      	mov	r9, r3
    3de8:	46a2      	mov	sl, r4
    3dea:	46ab      	mov	fp, r5
    3dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3dee:	42a3      	cmp	r3, r4
    3df0:	d9d6      	bls.n	3da0 <__udivmoddi4+0x50>
    3df2:	2200      	movs	r2, #0
    3df4:	2300      	movs	r3, #0
    3df6:	9200      	str	r2, [sp, #0]
    3df8:	9301      	str	r3, [sp, #4]
    3dfa:	4643      	mov	r3, r8
    3dfc:	2b00      	cmp	r3, #0
    3dfe:	d0e8      	beq.n	3dd2 <__udivmoddi4+0x82>
    3e00:	07fb      	lsls	r3, r7, #31
    3e02:	0872      	lsrs	r2, r6, #1
    3e04:	431a      	orrs	r2, r3
    3e06:	4646      	mov	r6, r8
    3e08:	087b      	lsrs	r3, r7, #1
    3e0a:	e00e      	b.n	3e2a <__udivmoddi4+0xda>
    3e0c:	42ab      	cmp	r3, r5
    3e0e:	d101      	bne.n	3e14 <__udivmoddi4+0xc4>
    3e10:	42a2      	cmp	r2, r4
    3e12:	d80c      	bhi.n	3e2e <__udivmoddi4+0xde>
    3e14:	1aa4      	subs	r4, r4, r2
    3e16:	419d      	sbcs	r5, r3
    3e18:	2001      	movs	r0, #1
    3e1a:	1924      	adds	r4, r4, r4
    3e1c:	416d      	adcs	r5, r5
    3e1e:	2100      	movs	r1, #0
    3e20:	3e01      	subs	r6, #1
    3e22:	1824      	adds	r4, r4, r0
    3e24:	414d      	adcs	r5, r1
    3e26:	2e00      	cmp	r6, #0
    3e28:	d006      	beq.n	3e38 <__udivmoddi4+0xe8>
    3e2a:	42ab      	cmp	r3, r5
    3e2c:	d9ee      	bls.n	3e0c <__udivmoddi4+0xbc>
    3e2e:	3e01      	subs	r6, #1
    3e30:	1924      	adds	r4, r4, r4
    3e32:	416d      	adcs	r5, r5
    3e34:	2e00      	cmp	r6, #0
    3e36:	d1f8      	bne.n	3e2a <__udivmoddi4+0xda>
    3e38:	465b      	mov	r3, fp
    3e3a:	9800      	ldr	r0, [sp, #0]
    3e3c:	9901      	ldr	r1, [sp, #4]
    3e3e:	1900      	adds	r0, r0, r4
    3e40:	4169      	adcs	r1, r5
    3e42:	2b00      	cmp	r3, #0
    3e44:	db22      	blt.n	3e8c <__udivmoddi4+0x13c>
    3e46:	002b      	movs	r3, r5
    3e48:	465a      	mov	r2, fp
    3e4a:	40d3      	lsrs	r3, r2
    3e4c:	002a      	movs	r2, r5
    3e4e:	4644      	mov	r4, r8
    3e50:	40e2      	lsrs	r2, r4
    3e52:	001c      	movs	r4, r3
    3e54:	465b      	mov	r3, fp
    3e56:	0015      	movs	r5, r2
    3e58:	2b00      	cmp	r3, #0
    3e5a:	db2c      	blt.n	3eb6 <__udivmoddi4+0x166>
    3e5c:	0026      	movs	r6, r4
    3e5e:	409e      	lsls	r6, r3
    3e60:	0033      	movs	r3, r6
    3e62:	0026      	movs	r6, r4
    3e64:	4647      	mov	r7, r8
    3e66:	40be      	lsls	r6, r7
    3e68:	0032      	movs	r2, r6
    3e6a:	1a80      	subs	r0, r0, r2
    3e6c:	4199      	sbcs	r1, r3
    3e6e:	9000      	str	r0, [sp, #0]
    3e70:	9101      	str	r1, [sp, #4]
    3e72:	e7ae      	b.n	3dd2 <__udivmoddi4+0x82>
    3e74:	4642      	mov	r2, r8
    3e76:	2320      	movs	r3, #32
    3e78:	1a9b      	subs	r3, r3, r2
    3e7a:	4652      	mov	r2, sl
    3e7c:	40da      	lsrs	r2, r3
    3e7e:	4641      	mov	r1, r8
    3e80:	0013      	movs	r3, r2
    3e82:	464a      	mov	r2, r9
    3e84:	408a      	lsls	r2, r1
    3e86:	0017      	movs	r7, r2
    3e88:	431f      	orrs	r7, r3
    3e8a:	e782      	b.n	3d92 <__udivmoddi4+0x42>
    3e8c:	4642      	mov	r2, r8
    3e8e:	2320      	movs	r3, #32
    3e90:	1a9b      	subs	r3, r3, r2
    3e92:	002a      	movs	r2, r5
    3e94:	4646      	mov	r6, r8
    3e96:	409a      	lsls	r2, r3
    3e98:	0023      	movs	r3, r4
    3e9a:	40f3      	lsrs	r3, r6
    3e9c:	4313      	orrs	r3, r2
    3e9e:	e7d5      	b.n	3e4c <__udivmoddi4+0xfc>
    3ea0:	4642      	mov	r2, r8
    3ea2:	2320      	movs	r3, #32
    3ea4:	2100      	movs	r1, #0
    3ea6:	1a9b      	subs	r3, r3, r2
    3ea8:	2200      	movs	r2, #0
    3eaa:	9100      	str	r1, [sp, #0]
    3eac:	9201      	str	r2, [sp, #4]
    3eae:	2201      	movs	r2, #1
    3eb0:	40da      	lsrs	r2, r3
    3eb2:	9201      	str	r2, [sp, #4]
    3eb4:	e782      	b.n	3dbc <__udivmoddi4+0x6c>
    3eb6:	4642      	mov	r2, r8
    3eb8:	2320      	movs	r3, #32
    3eba:	0026      	movs	r6, r4
    3ebc:	1a9b      	subs	r3, r3, r2
    3ebe:	40de      	lsrs	r6, r3
    3ec0:	002f      	movs	r7, r5
    3ec2:	46b4      	mov	ip, r6
    3ec4:	4097      	lsls	r7, r2
    3ec6:	4666      	mov	r6, ip
    3ec8:	003b      	movs	r3, r7
    3eca:	4333      	orrs	r3, r6
    3ecc:	e7c9      	b.n	3e62 <__udivmoddi4+0x112>
    3ece:	46c0      	nop			; (mov r8, r8)

00003ed0 <__gnu_ldivmod_helper>:
    3ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ed2:	b083      	sub	sp, #12
    3ed4:	0016      	movs	r6, r2
    3ed6:	001f      	movs	r7, r3
    3ed8:	9000      	str	r0, [sp, #0]
    3eda:	9101      	str	r1, [sp, #4]
    3edc:	f001 fd50 	bl	5980 <__divdi3>
    3ee0:	0004      	movs	r4, r0
    3ee2:	000d      	movs	r5, r1
    3ee4:	0002      	movs	r2, r0
    3ee6:	000b      	movs	r3, r1
    3ee8:	0030      	movs	r0, r6
    3eea:	0039      	movs	r1, r7
    3eec:	f7ff ff06 	bl	3cfc <__aeabi_lmul>
    3ef0:	9a00      	ldr	r2, [sp, #0]
    3ef2:	9b01      	ldr	r3, [sp, #4]
    3ef4:	1a12      	subs	r2, r2, r0
    3ef6:	418b      	sbcs	r3, r1
    3ef8:	9908      	ldr	r1, [sp, #32]
    3efa:	0020      	movs	r0, r4
    3efc:	600a      	str	r2, [r1, #0]
    3efe:	604b      	str	r3, [r1, #4]
    3f00:	0029      	movs	r1, r5
    3f02:	b003      	add	sp, #12
    3f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f06:	46c0      	nop			; (mov r8, r8)

00003f08 <__aeabi_dadd>:
    3f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3f0a:	4645      	mov	r5, r8
    3f0c:	46de      	mov	lr, fp
    3f0e:	4657      	mov	r7, sl
    3f10:	464e      	mov	r6, r9
    3f12:	030c      	lsls	r4, r1, #12
    3f14:	b5e0      	push	{r5, r6, r7, lr}
    3f16:	004e      	lsls	r6, r1, #1
    3f18:	0fc9      	lsrs	r1, r1, #31
    3f1a:	4688      	mov	r8, r1
    3f1c:	000d      	movs	r5, r1
    3f1e:	0a61      	lsrs	r1, r4, #9
    3f20:	0f44      	lsrs	r4, r0, #29
    3f22:	430c      	orrs	r4, r1
    3f24:	00c7      	lsls	r7, r0, #3
    3f26:	0319      	lsls	r1, r3, #12
    3f28:	0058      	lsls	r0, r3, #1
    3f2a:	0fdb      	lsrs	r3, r3, #31
    3f2c:	469b      	mov	fp, r3
    3f2e:	0a4b      	lsrs	r3, r1, #9
    3f30:	0f51      	lsrs	r1, r2, #29
    3f32:	430b      	orrs	r3, r1
    3f34:	0d76      	lsrs	r6, r6, #21
    3f36:	0d40      	lsrs	r0, r0, #21
    3f38:	0019      	movs	r1, r3
    3f3a:	00d2      	lsls	r2, r2, #3
    3f3c:	45d8      	cmp	r8, fp
    3f3e:	d100      	bne.n	3f42 <__aeabi_dadd+0x3a>
    3f40:	e0ae      	b.n	40a0 <__aeabi_dadd+0x198>
    3f42:	1a35      	subs	r5, r6, r0
    3f44:	2d00      	cmp	r5, #0
    3f46:	dc00      	bgt.n	3f4a <__aeabi_dadd+0x42>
    3f48:	e0f6      	b.n	4138 <__aeabi_dadd+0x230>
    3f4a:	2800      	cmp	r0, #0
    3f4c:	d10f      	bne.n	3f6e <__aeabi_dadd+0x66>
    3f4e:	4313      	orrs	r3, r2
    3f50:	d100      	bne.n	3f54 <__aeabi_dadd+0x4c>
    3f52:	e0db      	b.n	410c <__aeabi_dadd+0x204>
    3f54:	1e6b      	subs	r3, r5, #1
    3f56:	2b00      	cmp	r3, #0
    3f58:	d000      	beq.n	3f5c <__aeabi_dadd+0x54>
    3f5a:	e137      	b.n	41cc <__aeabi_dadd+0x2c4>
    3f5c:	1aba      	subs	r2, r7, r2
    3f5e:	4297      	cmp	r7, r2
    3f60:	41bf      	sbcs	r7, r7
    3f62:	1a64      	subs	r4, r4, r1
    3f64:	427f      	negs	r7, r7
    3f66:	1be4      	subs	r4, r4, r7
    3f68:	2601      	movs	r6, #1
    3f6a:	0017      	movs	r7, r2
    3f6c:	e024      	b.n	3fb8 <__aeabi_dadd+0xb0>
    3f6e:	4bc6      	ldr	r3, [pc, #792]	; (4288 <__aeabi_dadd+0x380>)
    3f70:	429e      	cmp	r6, r3
    3f72:	d04d      	beq.n	4010 <__aeabi_dadd+0x108>
    3f74:	2380      	movs	r3, #128	; 0x80
    3f76:	041b      	lsls	r3, r3, #16
    3f78:	4319      	orrs	r1, r3
    3f7a:	2d38      	cmp	r5, #56	; 0x38
    3f7c:	dd00      	ble.n	3f80 <__aeabi_dadd+0x78>
    3f7e:	e107      	b.n	4190 <__aeabi_dadd+0x288>
    3f80:	2d1f      	cmp	r5, #31
    3f82:	dd00      	ble.n	3f86 <__aeabi_dadd+0x7e>
    3f84:	e138      	b.n	41f8 <__aeabi_dadd+0x2f0>
    3f86:	2020      	movs	r0, #32
    3f88:	1b43      	subs	r3, r0, r5
    3f8a:	469a      	mov	sl, r3
    3f8c:	000b      	movs	r3, r1
    3f8e:	4650      	mov	r0, sl
    3f90:	4083      	lsls	r3, r0
    3f92:	4699      	mov	r9, r3
    3f94:	0013      	movs	r3, r2
    3f96:	4648      	mov	r0, r9
    3f98:	40eb      	lsrs	r3, r5
    3f9a:	4318      	orrs	r0, r3
    3f9c:	0003      	movs	r3, r0
    3f9e:	4650      	mov	r0, sl
    3fa0:	4082      	lsls	r2, r0
    3fa2:	1e50      	subs	r0, r2, #1
    3fa4:	4182      	sbcs	r2, r0
    3fa6:	40e9      	lsrs	r1, r5
    3fa8:	431a      	orrs	r2, r3
    3faa:	1aba      	subs	r2, r7, r2
    3fac:	1a61      	subs	r1, r4, r1
    3fae:	4297      	cmp	r7, r2
    3fb0:	41a4      	sbcs	r4, r4
    3fb2:	0017      	movs	r7, r2
    3fb4:	4264      	negs	r4, r4
    3fb6:	1b0c      	subs	r4, r1, r4
    3fb8:	0223      	lsls	r3, r4, #8
    3fba:	d562      	bpl.n	4082 <__aeabi_dadd+0x17a>
    3fbc:	0264      	lsls	r4, r4, #9
    3fbe:	0a65      	lsrs	r5, r4, #9
    3fc0:	2d00      	cmp	r5, #0
    3fc2:	d100      	bne.n	3fc6 <__aeabi_dadd+0xbe>
    3fc4:	e0df      	b.n	4186 <__aeabi_dadd+0x27e>
    3fc6:	0028      	movs	r0, r5
    3fc8:	f001 fcb0 	bl	592c <__clzsi2>
    3fcc:	0003      	movs	r3, r0
    3fce:	3b08      	subs	r3, #8
    3fd0:	2b1f      	cmp	r3, #31
    3fd2:	dd00      	ble.n	3fd6 <__aeabi_dadd+0xce>
    3fd4:	e0d2      	b.n	417c <__aeabi_dadd+0x274>
    3fd6:	2220      	movs	r2, #32
    3fd8:	003c      	movs	r4, r7
    3fda:	1ad2      	subs	r2, r2, r3
    3fdc:	409d      	lsls	r5, r3
    3fde:	40d4      	lsrs	r4, r2
    3fe0:	409f      	lsls	r7, r3
    3fe2:	4325      	orrs	r5, r4
    3fe4:	429e      	cmp	r6, r3
    3fe6:	dd00      	ble.n	3fea <__aeabi_dadd+0xe2>
    3fe8:	e0c4      	b.n	4174 <__aeabi_dadd+0x26c>
    3fea:	1b9e      	subs	r6, r3, r6
    3fec:	1c73      	adds	r3, r6, #1
    3fee:	2b1f      	cmp	r3, #31
    3ff0:	dd00      	ble.n	3ff4 <__aeabi_dadd+0xec>
    3ff2:	e0f1      	b.n	41d8 <__aeabi_dadd+0x2d0>
    3ff4:	2220      	movs	r2, #32
    3ff6:	0038      	movs	r0, r7
    3ff8:	0029      	movs	r1, r5
    3ffa:	1ad2      	subs	r2, r2, r3
    3ffc:	40d8      	lsrs	r0, r3
    3ffe:	4091      	lsls	r1, r2
    4000:	4097      	lsls	r7, r2
    4002:	002c      	movs	r4, r5
    4004:	4301      	orrs	r1, r0
    4006:	1e78      	subs	r0, r7, #1
    4008:	4187      	sbcs	r7, r0
    400a:	40dc      	lsrs	r4, r3
    400c:	2600      	movs	r6, #0
    400e:	430f      	orrs	r7, r1
    4010:	077b      	lsls	r3, r7, #29
    4012:	d009      	beq.n	4028 <__aeabi_dadd+0x120>
    4014:	230f      	movs	r3, #15
    4016:	403b      	ands	r3, r7
    4018:	2b04      	cmp	r3, #4
    401a:	d005      	beq.n	4028 <__aeabi_dadd+0x120>
    401c:	1d3b      	adds	r3, r7, #4
    401e:	42bb      	cmp	r3, r7
    4020:	41bf      	sbcs	r7, r7
    4022:	427f      	negs	r7, r7
    4024:	19e4      	adds	r4, r4, r7
    4026:	001f      	movs	r7, r3
    4028:	0223      	lsls	r3, r4, #8
    402a:	d52c      	bpl.n	4086 <__aeabi_dadd+0x17e>
    402c:	4b96      	ldr	r3, [pc, #600]	; (4288 <__aeabi_dadd+0x380>)
    402e:	3601      	adds	r6, #1
    4030:	429e      	cmp	r6, r3
    4032:	d100      	bne.n	4036 <__aeabi_dadd+0x12e>
    4034:	e09a      	b.n	416c <__aeabi_dadd+0x264>
    4036:	4645      	mov	r5, r8
    4038:	4b94      	ldr	r3, [pc, #592]	; (428c <__aeabi_dadd+0x384>)
    403a:	08ff      	lsrs	r7, r7, #3
    403c:	401c      	ands	r4, r3
    403e:	0760      	lsls	r0, r4, #29
    4040:	0576      	lsls	r6, r6, #21
    4042:	0264      	lsls	r4, r4, #9
    4044:	4307      	orrs	r7, r0
    4046:	0b24      	lsrs	r4, r4, #12
    4048:	0d76      	lsrs	r6, r6, #21
    404a:	2100      	movs	r1, #0
    404c:	0324      	lsls	r4, r4, #12
    404e:	0b23      	lsrs	r3, r4, #12
    4050:	0d0c      	lsrs	r4, r1, #20
    4052:	4a8f      	ldr	r2, [pc, #572]	; (4290 <__aeabi_dadd+0x388>)
    4054:	0524      	lsls	r4, r4, #20
    4056:	431c      	orrs	r4, r3
    4058:	4014      	ands	r4, r2
    405a:	0533      	lsls	r3, r6, #20
    405c:	4323      	orrs	r3, r4
    405e:	005b      	lsls	r3, r3, #1
    4060:	07ed      	lsls	r5, r5, #31
    4062:	085b      	lsrs	r3, r3, #1
    4064:	432b      	orrs	r3, r5
    4066:	0038      	movs	r0, r7
    4068:	0019      	movs	r1, r3
    406a:	bc3c      	pop	{r2, r3, r4, r5}
    406c:	4690      	mov	r8, r2
    406e:	4699      	mov	r9, r3
    4070:	46a2      	mov	sl, r4
    4072:	46ab      	mov	fp, r5
    4074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4076:	4664      	mov	r4, ip
    4078:	4304      	orrs	r4, r0
    407a:	d100      	bne.n	407e <__aeabi_dadd+0x176>
    407c:	e211      	b.n	44a2 <__aeabi_dadd+0x59a>
    407e:	0004      	movs	r4, r0
    4080:	4667      	mov	r7, ip
    4082:	077b      	lsls	r3, r7, #29
    4084:	d1c6      	bne.n	4014 <__aeabi_dadd+0x10c>
    4086:	4645      	mov	r5, r8
    4088:	0760      	lsls	r0, r4, #29
    408a:	08ff      	lsrs	r7, r7, #3
    408c:	4307      	orrs	r7, r0
    408e:	08e4      	lsrs	r4, r4, #3
    4090:	4b7d      	ldr	r3, [pc, #500]	; (4288 <__aeabi_dadd+0x380>)
    4092:	429e      	cmp	r6, r3
    4094:	d030      	beq.n	40f8 <__aeabi_dadd+0x1f0>
    4096:	0324      	lsls	r4, r4, #12
    4098:	0576      	lsls	r6, r6, #21
    409a:	0b24      	lsrs	r4, r4, #12
    409c:	0d76      	lsrs	r6, r6, #21
    409e:	e7d4      	b.n	404a <__aeabi_dadd+0x142>
    40a0:	1a33      	subs	r3, r6, r0
    40a2:	469a      	mov	sl, r3
    40a4:	2b00      	cmp	r3, #0
    40a6:	dd78      	ble.n	419a <__aeabi_dadd+0x292>
    40a8:	2800      	cmp	r0, #0
    40aa:	d031      	beq.n	4110 <__aeabi_dadd+0x208>
    40ac:	4876      	ldr	r0, [pc, #472]	; (4288 <__aeabi_dadd+0x380>)
    40ae:	4286      	cmp	r6, r0
    40b0:	d0ae      	beq.n	4010 <__aeabi_dadd+0x108>
    40b2:	2080      	movs	r0, #128	; 0x80
    40b4:	0400      	lsls	r0, r0, #16
    40b6:	4301      	orrs	r1, r0
    40b8:	4653      	mov	r3, sl
    40ba:	2b38      	cmp	r3, #56	; 0x38
    40bc:	dc00      	bgt.n	40c0 <__aeabi_dadd+0x1b8>
    40be:	e0e9      	b.n	4294 <__aeabi_dadd+0x38c>
    40c0:	430a      	orrs	r2, r1
    40c2:	1e51      	subs	r1, r2, #1
    40c4:	418a      	sbcs	r2, r1
    40c6:	2100      	movs	r1, #0
    40c8:	19d2      	adds	r2, r2, r7
    40ca:	42ba      	cmp	r2, r7
    40cc:	41bf      	sbcs	r7, r7
    40ce:	1909      	adds	r1, r1, r4
    40d0:	427c      	negs	r4, r7
    40d2:	0017      	movs	r7, r2
    40d4:	190c      	adds	r4, r1, r4
    40d6:	0223      	lsls	r3, r4, #8
    40d8:	d5d3      	bpl.n	4082 <__aeabi_dadd+0x17a>
    40da:	4b6b      	ldr	r3, [pc, #428]	; (4288 <__aeabi_dadd+0x380>)
    40dc:	3601      	adds	r6, #1
    40de:	429e      	cmp	r6, r3
    40e0:	d100      	bne.n	40e4 <__aeabi_dadd+0x1dc>
    40e2:	e13a      	b.n	435a <__aeabi_dadd+0x452>
    40e4:	2001      	movs	r0, #1
    40e6:	4b69      	ldr	r3, [pc, #420]	; (428c <__aeabi_dadd+0x384>)
    40e8:	401c      	ands	r4, r3
    40ea:	087b      	lsrs	r3, r7, #1
    40ec:	4007      	ands	r7, r0
    40ee:	431f      	orrs	r7, r3
    40f0:	07e0      	lsls	r0, r4, #31
    40f2:	4307      	orrs	r7, r0
    40f4:	0864      	lsrs	r4, r4, #1
    40f6:	e78b      	b.n	4010 <__aeabi_dadd+0x108>
    40f8:	0023      	movs	r3, r4
    40fa:	433b      	orrs	r3, r7
    40fc:	d100      	bne.n	4100 <__aeabi_dadd+0x1f8>
    40fe:	e1cb      	b.n	4498 <__aeabi_dadd+0x590>
    4100:	2280      	movs	r2, #128	; 0x80
    4102:	0312      	lsls	r2, r2, #12
    4104:	4314      	orrs	r4, r2
    4106:	0324      	lsls	r4, r4, #12
    4108:	0b24      	lsrs	r4, r4, #12
    410a:	e79e      	b.n	404a <__aeabi_dadd+0x142>
    410c:	002e      	movs	r6, r5
    410e:	e77f      	b.n	4010 <__aeabi_dadd+0x108>
    4110:	0008      	movs	r0, r1
    4112:	4310      	orrs	r0, r2
    4114:	d100      	bne.n	4118 <__aeabi_dadd+0x210>
    4116:	e0b4      	b.n	4282 <__aeabi_dadd+0x37a>
    4118:	1e58      	subs	r0, r3, #1
    411a:	2800      	cmp	r0, #0
    411c:	d000      	beq.n	4120 <__aeabi_dadd+0x218>
    411e:	e0de      	b.n	42de <__aeabi_dadd+0x3d6>
    4120:	18ba      	adds	r2, r7, r2
    4122:	42ba      	cmp	r2, r7
    4124:	419b      	sbcs	r3, r3
    4126:	1864      	adds	r4, r4, r1
    4128:	425b      	negs	r3, r3
    412a:	18e4      	adds	r4, r4, r3
    412c:	0017      	movs	r7, r2
    412e:	2601      	movs	r6, #1
    4130:	0223      	lsls	r3, r4, #8
    4132:	d5a6      	bpl.n	4082 <__aeabi_dadd+0x17a>
    4134:	2602      	movs	r6, #2
    4136:	e7d5      	b.n	40e4 <__aeabi_dadd+0x1dc>
    4138:	2d00      	cmp	r5, #0
    413a:	d16e      	bne.n	421a <__aeabi_dadd+0x312>
    413c:	1c70      	adds	r0, r6, #1
    413e:	0540      	lsls	r0, r0, #21
    4140:	0d40      	lsrs	r0, r0, #21
    4142:	2801      	cmp	r0, #1
    4144:	dc00      	bgt.n	4148 <__aeabi_dadd+0x240>
    4146:	e0f9      	b.n	433c <__aeabi_dadd+0x434>
    4148:	1ab8      	subs	r0, r7, r2
    414a:	4684      	mov	ip, r0
    414c:	4287      	cmp	r7, r0
    414e:	4180      	sbcs	r0, r0
    4150:	1ae5      	subs	r5, r4, r3
    4152:	4240      	negs	r0, r0
    4154:	1a2d      	subs	r5, r5, r0
    4156:	0228      	lsls	r0, r5, #8
    4158:	d400      	bmi.n	415c <__aeabi_dadd+0x254>
    415a:	e089      	b.n	4270 <__aeabi_dadd+0x368>
    415c:	1bd7      	subs	r7, r2, r7
    415e:	42ba      	cmp	r2, r7
    4160:	4192      	sbcs	r2, r2
    4162:	1b1c      	subs	r4, r3, r4
    4164:	4252      	negs	r2, r2
    4166:	1aa5      	subs	r5, r4, r2
    4168:	46d8      	mov	r8, fp
    416a:	e729      	b.n	3fc0 <__aeabi_dadd+0xb8>
    416c:	4645      	mov	r5, r8
    416e:	2400      	movs	r4, #0
    4170:	2700      	movs	r7, #0
    4172:	e76a      	b.n	404a <__aeabi_dadd+0x142>
    4174:	4c45      	ldr	r4, [pc, #276]	; (428c <__aeabi_dadd+0x384>)
    4176:	1af6      	subs	r6, r6, r3
    4178:	402c      	ands	r4, r5
    417a:	e749      	b.n	4010 <__aeabi_dadd+0x108>
    417c:	003d      	movs	r5, r7
    417e:	3828      	subs	r0, #40	; 0x28
    4180:	4085      	lsls	r5, r0
    4182:	2700      	movs	r7, #0
    4184:	e72e      	b.n	3fe4 <__aeabi_dadd+0xdc>
    4186:	0038      	movs	r0, r7
    4188:	f001 fbd0 	bl	592c <__clzsi2>
    418c:	3020      	adds	r0, #32
    418e:	e71d      	b.n	3fcc <__aeabi_dadd+0xc4>
    4190:	430a      	orrs	r2, r1
    4192:	1e51      	subs	r1, r2, #1
    4194:	418a      	sbcs	r2, r1
    4196:	2100      	movs	r1, #0
    4198:	e707      	b.n	3faa <__aeabi_dadd+0xa2>
    419a:	2b00      	cmp	r3, #0
    419c:	d000      	beq.n	41a0 <__aeabi_dadd+0x298>
    419e:	e0f3      	b.n	4388 <__aeabi_dadd+0x480>
    41a0:	1c70      	adds	r0, r6, #1
    41a2:	0543      	lsls	r3, r0, #21
    41a4:	0d5b      	lsrs	r3, r3, #21
    41a6:	2b01      	cmp	r3, #1
    41a8:	dc00      	bgt.n	41ac <__aeabi_dadd+0x2a4>
    41aa:	e0ad      	b.n	4308 <__aeabi_dadd+0x400>
    41ac:	4b36      	ldr	r3, [pc, #216]	; (4288 <__aeabi_dadd+0x380>)
    41ae:	4298      	cmp	r0, r3
    41b0:	d100      	bne.n	41b4 <__aeabi_dadd+0x2ac>
    41b2:	e0d1      	b.n	4358 <__aeabi_dadd+0x450>
    41b4:	18ba      	adds	r2, r7, r2
    41b6:	42ba      	cmp	r2, r7
    41b8:	41bf      	sbcs	r7, r7
    41ba:	1864      	adds	r4, r4, r1
    41bc:	427f      	negs	r7, r7
    41be:	19e4      	adds	r4, r4, r7
    41c0:	07e7      	lsls	r7, r4, #31
    41c2:	0852      	lsrs	r2, r2, #1
    41c4:	4317      	orrs	r7, r2
    41c6:	0864      	lsrs	r4, r4, #1
    41c8:	0006      	movs	r6, r0
    41ca:	e721      	b.n	4010 <__aeabi_dadd+0x108>
    41cc:	482e      	ldr	r0, [pc, #184]	; (4288 <__aeabi_dadd+0x380>)
    41ce:	4285      	cmp	r5, r0
    41d0:	d100      	bne.n	41d4 <__aeabi_dadd+0x2cc>
    41d2:	e093      	b.n	42fc <__aeabi_dadd+0x3f4>
    41d4:	001d      	movs	r5, r3
    41d6:	e6d0      	b.n	3f7a <__aeabi_dadd+0x72>
    41d8:	0029      	movs	r1, r5
    41da:	3e1f      	subs	r6, #31
    41dc:	40f1      	lsrs	r1, r6
    41de:	2b20      	cmp	r3, #32
    41e0:	d100      	bne.n	41e4 <__aeabi_dadd+0x2dc>
    41e2:	e08d      	b.n	4300 <__aeabi_dadd+0x3f8>
    41e4:	2240      	movs	r2, #64	; 0x40
    41e6:	1ad3      	subs	r3, r2, r3
    41e8:	409d      	lsls	r5, r3
    41ea:	432f      	orrs	r7, r5
    41ec:	1e7d      	subs	r5, r7, #1
    41ee:	41af      	sbcs	r7, r5
    41f0:	2400      	movs	r4, #0
    41f2:	430f      	orrs	r7, r1
    41f4:	2600      	movs	r6, #0
    41f6:	e744      	b.n	4082 <__aeabi_dadd+0x17a>
    41f8:	002b      	movs	r3, r5
    41fa:	0008      	movs	r0, r1
    41fc:	3b20      	subs	r3, #32
    41fe:	40d8      	lsrs	r0, r3
    4200:	0003      	movs	r3, r0
    4202:	2d20      	cmp	r5, #32
    4204:	d100      	bne.n	4208 <__aeabi_dadd+0x300>
    4206:	e07d      	b.n	4304 <__aeabi_dadd+0x3fc>
    4208:	2040      	movs	r0, #64	; 0x40
    420a:	1b45      	subs	r5, r0, r5
    420c:	40a9      	lsls	r1, r5
    420e:	430a      	orrs	r2, r1
    4210:	1e51      	subs	r1, r2, #1
    4212:	418a      	sbcs	r2, r1
    4214:	2100      	movs	r1, #0
    4216:	431a      	orrs	r2, r3
    4218:	e6c7      	b.n	3faa <__aeabi_dadd+0xa2>
    421a:	2e00      	cmp	r6, #0
    421c:	d050      	beq.n	42c0 <__aeabi_dadd+0x3b8>
    421e:	4e1a      	ldr	r6, [pc, #104]	; (4288 <__aeabi_dadd+0x380>)
    4220:	42b0      	cmp	r0, r6
    4222:	d057      	beq.n	42d4 <__aeabi_dadd+0x3cc>
    4224:	2680      	movs	r6, #128	; 0x80
    4226:	426b      	negs	r3, r5
    4228:	4699      	mov	r9, r3
    422a:	0436      	lsls	r6, r6, #16
    422c:	4334      	orrs	r4, r6
    422e:	464b      	mov	r3, r9
    4230:	2b38      	cmp	r3, #56	; 0x38
    4232:	dd00      	ble.n	4236 <__aeabi_dadd+0x32e>
    4234:	e0d6      	b.n	43e4 <__aeabi_dadd+0x4dc>
    4236:	2b1f      	cmp	r3, #31
    4238:	dd00      	ble.n	423c <__aeabi_dadd+0x334>
    423a:	e135      	b.n	44a8 <__aeabi_dadd+0x5a0>
    423c:	2620      	movs	r6, #32
    423e:	1af5      	subs	r5, r6, r3
    4240:	0026      	movs	r6, r4
    4242:	40ae      	lsls	r6, r5
    4244:	46b2      	mov	sl, r6
    4246:	003e      	movs	r6, r7
    4248:	40de      	lsrs	r6, r3
    424a:	46ac      	mov	ip, r5
    424c:	0035      	movs	r5, r6
    424e:	4656      	mov	r6, sl
    4250:	432e      	orrs	r6, r5
    4252:	4665      	mov	r5, ip
    4254:	40af      	lsls	r7, r5
    4256:	1e7d      	subs	r5, r7, #1
    4258:	41af      	sbcs	r7, r5
    425a:	40dc      	lsrs	r4, r3
    425c:	4337      	orrs	r7, r6
    425e:	1bd7      	subs	r7, r2, r7
    4260:	42ba      	cmp	r2, r7
    4262:	4192      	sbcs	r2, r2
    4264:	1b0c      	subs	r4, r1, r4
    4266:	4252      	negs	r2, r2
    4268:	1aa4      	subs	r4, r4, r2
    426a:	0006      	movs	r6, r0
    426c:	46d8      	mov	r8, fp
    426e:	e6a3      	b.n	3fb8 <__aeabi_dadd+0xb0>
    4270:	4664      	mov	r4, ip
    4272:	4667      	mov	r7, ip
    4274:	432c      	orrs	r4, r5
    4276:	d000      	beq.n	427a <__aeabi_dadd+0x372>
    4278:	e6a2      	b.n	3fc0 <__aeabi_dadd+0xb8>
    427a:	2500      	movs	r5, #0
    427c:	2600      	movs	r6, #0
    427e:	2700      	movs	r7, #0
    4280:	e706      	b.n	4090 <__aeabi_dadd+0x188>
    4282:	001e      	movs	r6, r3
    4284:	e6c4      	b.n	4010 <__aeabi_dadd+0x108>
    4286:	46c0      	nop			; (mov r8, r8)
    4288:	000007ff 	.word	0x000007ff
    428c:	ff7fffff 	.word	0xff7fffff
    4290:	800fffff 	.word	0x800fffff
    4294:	2b1f      	cmp	r3, #31
    4296:	dc63      	bgt.n	4360 <__aeabi_dadd+0x458>
    4298:	2020      	movs	r0, #32
    429a:	1ac3      	subs	r3, r0, r3
    429c:	0008      	movs	r0, r1
    429e:	4098      	lsls	r0, r3
    42a0:	469c      	mov	ip, r3
    42a2:	4683      	mov	fp, r0
    42a4:	4653      	mov	r3, sl
    42a6:	0010      	movs	r0, r2
    42a8:	40d8      	lsrs	r0, r3
    42aa:	0003      	movs	r3, r0
    42ac:	4658      	mov	r0, fp
    42ae:	4318      	orrs	r0, r3
    42b0:	4663      	mov	r3, ip
    42b2:	409a      	lsls	r2, r3
    42b4:	1e53      	subs	r3, r2, #1
    42b6:	419a      	sbcs	r2, r3
    42b8:	4653      	mov	r3, sl
    42ba:	4302      	orrs	r2, r0
    42bc:	40d9      	lsrs	r1, r3
    42be:	e703      	b.n	40c8 <__aeabi_dadd+0x1c0>
    42c0:	0026      	movs	r6, r4
    42c2:	433e      	orrs	r6, r7
    42c4:	d006      	beq.n	42d4 <__aeabi_dadd+0x3cc>
    42c6:	43eb      	mvns	r3, r5
    42c8:	4699      	mov	r9, r3
    42ca:	2b00      	cmp	r3, #0
    42cc:	d0c7      	beq.n	425e <__aeabi_dadd+0x356>
    42ce:	4e94      	ldr	r6, [pc, #592]	; (4520 <__aeabi_dadd+0x618>)
    42d0:	42b0      	cmp	r0, r6
    42d2:	d1ac      	bne.n	422e <__aeabi_dadd+0x326>
    42d4:	000c      	movs	r4, r1
    42d6:	0017      	movs	r7, r2
    42d8:	0006      	movs	r6, r0
    42da:	46d8      	mov	r8, fp
    42dc:	e698      	b.n	4010 <__aeabi_dadd+0x108>
    42de:	4b90      	ldr	r3, [pc, #576]	; (4520 <__aeabi_dadd+0x618>)
    42e0:	459a      	cmp	sl, r3
    42e2:	d00b      	beq.n	42fc <__aeabi_dadd+0x3f4>
    42e4:	4682      	mov	sl, r0
    42e6:	e6e7      	b.n	40b8 <__aeabi_dadd+0x1b0>
    42e8:	2800      	cmp	r0, #0
    42ea:	d000      	beq.n	42ee <__aeabi_dadd+0x3e6>
    42ec:	e09e      	b.n	442c <__aeabi_dadd+0x524>
    42ee:	0018      	movs	r0, r3
    42f0:	4310      	orrs	r0, r2
    42f2:	d100      	bne.n	42f6 <__aeabi_dadd+0x3ee>
    42f4:	e0e9      	b.n	44ca <__aeabi_dadd+0x5c2>
    42f6:	001c      	movs	r4, r3
    42f8:	0017      	movs	r7, r2
    42fa:	46d8      	mov	r8, fp
    42fc:	4e88      	ldr	r6, [pc, #544]	; (4520 <__aeabi_dadd+0x618>)
    42fe:	e687      	b.n	4010 <__aeabi_dadd+0x108>
    4300:	2500      	movs	r5, #0
    4302:	e772      	b.n	41ea <__aeabi_dadd+0x2e2>
    4304:	2100      	movs	r1, #0
    4306:	e782      	b.n	420e <__aeabi_dadd+0x306>
    4308:	0023      	movs	r3, r4
    430a:	433b      	orrs	r3, r7
    430c:	2e00      	cmp	r6, #0
    430e:	d000      	beq.n	4312 <__aeabi_dadd+0x40a>
    4310:	e0ab      	b.n	446a <__aeabi_dadd+0x562>
    4312:	2b00      	cmp	r3, #0
    4314:	d100      	bne.n	4318 <__aeabi_dadd+0x410>
    4316:	e0e7      	b.n	44e8 <__aeabi_dadd+0x5e0>
    4318:	000b      	movs	r3, r1
    431a:	4313      	orrs	r3, r2
    431c:	d100      	bne.n	4320 <__aeabi_dadd+0x418>
    431e:	e677      	b.n	4010 <__aeabi_dadd+0x108>
    4320:	18ba      	adds	r2, r7, r2
    4322:	42ba      	cmp	r2, r7
    4324:	41bf      	sbcs	r7, r7
    4326:	1864      	adds	r4, r4, r1
    4328:	427f      	negs	r7, r7
    432a:	19e4      	adds	r4, r4, r7
    432c:	0223      	lsls	r3, r4, #8
    432e:	d400      	bmi.n	4332 <__aeabi_dadd+0x42a>
    4330:	e0f2      	b.n	4518 <__aeabi_dadd+0x610>
    4332:	4b7c      	ldr	r3, [pc, #496]	; (4524 <__aeabi_dadd+0x61c>)
    4334:	0017      	movs	r7, r2
    4336:	401c      	ands	r4, r3
    4338:	0006      	movs	r6, r0
    433a:	e669      	b.n	4010 <__aeabi_dadd+0x108>
    433c:	0020      	movs	r0, r4
    433e:	4338      	orrs	r0, r7
    4340:	2e00      	cmp	r6, #0
    4342:	d1d1      	bne.n	42e8 <__aeabi_dadd+0x3e0>
    4344:	2800      	cmp	r0, #0
    4346:	d15b      	bne.n	4400 <__aeabi_dadd+0x4f8>
    4348:	001c      	movs	r4, r3
    434a:	4314      	orrs	r4, r2
    434c:	d100      	bne.n	4350 <__aeabi_dadd+0x448>
    434e:	e0a8      	b.n	44a2 <__aeabi_dadd+0x59a>
    4350:	001c      	movs	r4, r3
    4352:	0017      	movs	r7, r2
    4354:	46d8      	mov	r8, fp
    4356:	e65b      	b.n	4010 <__aeabi_dadd+0x108>
    4358:	0006      	movs	r6, r0
    435a:	2400      	movs	r4, #0
    435c:	2700      	movs	r7, #0
    435e:	e697      	b.n	4090 <__aeabi_dadd+0x188>
    4360:	4650      	mov	r0, sl
    4362:	000b      	movs	r3, r1
    4364:	3820      	subs	r0, #32
    4366:	40c3      	lsrs	r3, r0
    4368:	4699      	mov	r9, r3
    436a:	4653      	mov	r3, sl
    436c:	2b20      	cmp	r3, #32
    436e:	d100      	bne.n	4372 <__aeabi_dadd+0x46a>
    4370:	e095      	b.n	449e <__aeabi_dadd+0x596>
    4372:	2340      	movs	r3, #64	; 0x40
    4374:	4650      	mov	r0, sl
    4376:	1a1b      	subs	r3, r3, r0
    4378:	4099      	lsls	r1, r3
    437a:	430a      	orrs	r2, r1
    437c:	1e51      	subs	r1, r2, #1
    437e:	418a      	sbcs	r2, r1
    4380:	464b      	mov	r3, r9
    4382:	2100      	movs	r1, #0
    4384:	431a      	orrs	r2, r3
    4386:	e69f      	b.n	40c8 <__aeabi_dadd+0x1c0>
    4388:	2e00      	cmp	r6, #0
    438a:	d130      	bne.n	43ee <__aeabi_dadd+0x4e6>
    438c:	0026      	movs	r6, r4
    438e:	433e      	orrs	r6, r7
    4390:	d067      	beq.n	4462 <__aeabi_dadd+0x55a>
    4392:	43db      	mvns	r3, r3
    4394:	469a      	mov	sl, r3
    4396:	2b00      	cmp	r3, #0
    4398:	d01c      	beq.n	43d4 <__aeabi_dadd+0x4cc>
    439a:	4e61      	ldr	r6, [pc, #388]	; (4520 <__aeabi_dadd+0x618>)
    439c:	42b0      	cmp	r0, r6
    439e:	d060      	beq.n	4462 <__aeabi_dadd+0x55a>
    43a0:	4653      	mov	r3, sl
    43a2:	2b38      	cmp	r3, #56	; 0x38
    43a4:	dd00      	ble.n	43a8 <__aeabi_dadd+0x4a0>
    43a6:	e096      	b.n	44d6 <__aeabi_dadd+0x5ce>
    43a8:	2b1f      	cmp	r3, #31
    43aa:	dd00      	ble.n	43ae <__aeabi_dadd+0x4a6>
    43ac:	e09f      	b.n	44ee <__aeabi_dadd+0x5e6>
    43ae:	2620      	movs	r6, #32
    43b0:	1af3      	subs	r3, r6, r3
    43b2:	0026      	movs	r6, r4
    43b4:	409e      	lsls	r6, r3
    43b6:	469c      	mov	ip, r3
    43b8:	46b3      	mov	fp, r6
    43ba:	4653      	mov	r3, sl
    43bc:	003e      	movs	r6, r7
    43be:	40de      	lsrs	r6, r3
    43c0:	0033      	movs	r3, r6
    43c2:	465e      	mov	r6, fp
    43c4:	431e      	orrs	r6, r3
    43c6:	4663      	mov	r3, ip
    43c8:	409f      	lsls	r7, r3
    43ca:	1e7b      	subs	r3, r7, #1
    43cc:	419f      	sbcs	r7, r3
    43ce:	4653      	mov	r3, sl
    43d0:	40dc      	lsrs	r4, r3
    43d2:	4337      	orrs	r7, r6
    43d4:	18bf      	adds	r7, r7, r2
    43d6:	4297      	cmp	r7, r2
    43d8:	4192      	sbcs	r2, r2
    43da:	1864      	adds	r4, r4, r1
    43dc:	4252      	negs	r2, r2
    43de:	18a4      	adds	r4, r4, r2
    43e0:	0006      	movs	r6, r0
    43e2:	e678      	b.n	40d6 <__aeabi_dadd+0x1ce>
    43e4:	4327      	orrs	r7, r4
    43e6:	1e7c      	subs	r4, r7, #1
    43e8:	41a7      	sbcs	r7, r4
    43ea:	2400      	movs	r4, #0
    43ec:	e737      	b.n	425e <__aeabi_dadd+0x356>
    43ee:	4e4c      	ldr	r6, [pc, #304]	; (4520 <__aeabi_dadd+0x618>)
    43f0:	42b0      	cmp	r0, r6
    43f2:	d036      	beq.n	4462 <__aeabi_dadd+0x55a>
    43f4:	2680      	movs	r6, #128	; 0x80
    43f6:	425b      	negs	r3, r3
    43f8:	0436      	lsls	r6, r6, #16
    43fa:	469a      	mov	sl, r3
    43fc:	4334      	orrs	r4, r6
    43fe:	e7cf      	b.n	43a0 <__aeabi_dadd+0x498>
    4400:	0018      	movs	r0, r3
    4402:	4310      	orrs	r0, r2
    4404:	d100      	bne.n	4408 <__aeabi_dadd+0x500>
    4406:	e603      	b.n	4010 <__aeabi_dadd+0x108>
    4408:	1ab8      	subs	r0, r7, r2
    440a:	4684      	mov	ip, r0
    440c:	4567      	cmp	r7, ip
    440e:	41ad      	sbcs	r5, r5
    4410:	1ae0      	subs	r0, r4, r3
    4412:	426d      	negs	r5, r5
    4414:	1b40      	subs	r0, r0, r5
    4416:	0205      	lsls	r5, r0, #8
    4418:	d400      	bmi.n	441c <__aeabi_dadd+0x514>
    441a:	e62c      	b.n	4076 <__aeabi_dadd+0x16e>
    441c:	1bd7      	subs	r7, r2, r7
    441e:	42ba      	cmp	r2, r7
    4420:	4192      	sbcs	r2, r2
    4422:	1b1c      	subs	r4, r3, r4
    4424:	4252      	negs	r2, r2
    4426:	1aa4      	subs	r4, r4, r2
    4428:	46d8      	mov	r8, fp
    442a:	e5f1      	b.n	4010 <__aeabi_dadd+0x108>
    442c:	0018      	movs	r0, r3
    442e:	4310      	orrs	r0, r2
    4430:	d100      	bne.n	4434 <__aeabi_dadd+0x52c>
    4432:	e763      	b.n	42fc <__aeabi_dadd+0x3f4>
    4434:	08f8      	lsrs	r0, r7, #3
    4436:	0767      	lsls	r7, r4, #29
    4438:	4307      	orrs	r7, r0
    443a:	2080      	movs	r0, #128	; 0x80
    443c:	08e4      	lsrs	r4, r4, #3
    443e:	0300      	lsls	r0, r0, #12
    4440:	4204      	tst	r4, r0
    4442:	d008      	beq.n	4456 <__aeabi_dadd+0x54e>
    4444:	08dd      	lsrs	r5, r3, #3
    4446:	4205      	tst	r5, r0
    4448:	d105      	bne.n	4456 <__aeabi_dadd+0x54e>
    444a:	08d2      	lsrs	r2, r2, #3
    444c:	0759      	lsls	r1, r3, #29
    444e:	4311      	orrs	r1, r2
    4450:	000f      	movs	r7, r1
    4452:	002c      	movs	r4, r5
    4454:	46d8      	mov	r8, fp
    4456:	0f7b      	lsrs	r3, r7, #29
    4458:	00e4      	lsls	r4, r4, #3
    445a:	431c      	orrs	r4, r3
    445c:	00ff      	lsls	r7, r7, #3
    445e:	4e30      	ldr	r6, [pc, #192]	; (4520 <__aeabi_dadd+0x618>)
    4460:	e5d6      	b.n	4010 <__aeabi_dadd+0x108>
    4462:	000c      	movs	r4, r1
    4464:	0017      	movs	r7, r2
    4466:	0006      	movs	r6, r0
    4468:	e5d2      	b.n	4010 <__aeabi_dadd+0x108>
    446a:	2b00      	cmp	r3, #0
    446c:	d038      	beq.n	44e0 <__aeabi_dadd+0x5d8>
    446e:	000b      	movs	r3, r1
    4470:	4313      	orrs	r3, r2
    4472:	d100      	bne.n	4476 <__aeabi_dadd+0x56e>
    4474:	e742      	b.n	42fc <__aeabi_dadd+0x3f4>
    4476:	08f8      	lsrs	r0, r7, #3
    4478:	0767      	lsls	r7, r4, #29
    447a:	4307      	orrs	r7, r0
    447c:	2080      	movs	r0, #128	; 0x80
    447e:	08e4      	lsrs	r4, r4, #3
    4480:	0300      	lsls	r0, r0, #12
    4482:	4204      	tst	r4, r0
    4484:	d0e7      	beq.n	4456 <__aeabi_dadd+0x54e>
    4486:	08cb      	lsrs	r3, r1, #3
    4488:	4203      	tst	r3, r0
    448a:	d1e4      	bne.n	4456 <__aeabi_dadd+0x54e>
    448c:	08d2      	lsrs	r2, r2, #3
    448e:	0749      	lsls	r1, r1, #29
    4490:	4311      	orrs	r1, r2
    4492:	000f      	movs	r7, r1
    4494:	001c      	movs	r4, r3
    4496:	e7de      	b.n	4456 <__aeabi_dadd+0x54e>
    4498:	2700      	movs	r7, #0
    449a:	2400      	movs	r4, #0
    449c:	e5d5      	b.n	404a <__aeabi_dadd+0x142>
    449e:	2100      	movs	r1, #0
    44a0:	e76b      	b.n	437a <__aeabi_dadd+0x472>
    44a2:	2500      	movs	r5, #0
    44a4:	2700      	movs	r7, #0
    44a6:	e5f3      	b.n	4090 <__aeabi_dadd+0x188>
    44a8:	464e      	mov	r6, r9
    44aa:	0025      	movs	r5, r4
    44ac:	3e20      	subs	r6, #32
    44ae:	40f5      	lsrs	r5, r6
    44b0:	464b      	mov	r3, r9
    44b2:	002e      	movs	r6, r5
    44b4:	2b20      	cmp	r3, #32
    44b6:	d02d      	beq.n	4514 <__aeabi_dadd+0x60c>
    44b8:	2540      	movs	r5, #64	; 0x40
    44ba:	1aed      	subs	r5, r5, r3
    44bc:	40ac      	lsls	r4, r5
    44be:	4327      	orrs	r7, r4
    44c0:	1e7c      	subs	r4, r7, #1
    44c2:	41a7      	sbcs	r7, r4
    44c4:	2400      	movs	r4, #0
    44c6:	4337      	orrs	r7, r6
    44c8:	e6c9      	b.n	425e <__aeabi_dadd+0x356>
    44ca:	2480      	movs	r4, #128	; 0x80
    44cc:	2500      	movs	r5, #0
    44ce:	0324      	lsls	r4, r4, #12
    44d0:	4e13      	ldr	r6, [pc, #76]	; (4520 <__aeabi_dadd+0x618>)
    44d2:	2700      	movs	r7, #0
    44d4:	e5dc      	b.n	4090 <__aeabi_dadd+0x188>
    44d6:	4327      	orrs	r7, r4
    44d8:	1e7c      	subs	r4, r7, #1
    44da:	41a7      	sbcs	r7, r4
    44dc:	2400      	movs	r4, #0
    44de:	e779      	b.n	43d4 <__aeabi_dadd+0x4cc>
    44e0:	000c      	movs	r4, r1
    44e2:	0017      	movs	r7, r2
    44e4:	4e0e      	ldr	r6, [pc, #56]	; (4520 <__aeabi_dadd+0x618>)
    44e6:	e593      	b.n	4010 <__aeabi_dadd+0x108>
    44e8:	000c      	movs	r4, r1
    44ea:	0017      	movs	r7, r2
    44ec:	e590      	b.n	4010 <__aeabi_dadd+0x108>
    44ee:	4656      	mov	r6, sl
    44f0:	0023      	movs	r3, r4
    44f2:	3e20      	subs	r6, #32
    44f4:	40f3      	lsrs	r3, r6
    44f6:	4699      	mov	r9, r3
    44f8:	4653      	mov	r3, sl
    44fa:	2b20      	cmp	r3, #32
    44fc:	d00e      	beq.n	451c <__aeabi_dadd+0x614>
    44fe:	2340      	movs	r3, #64	; 0x40
    4500:	4656      	mov	r6, sl
    4502:	1b9b      	subs	r3, r3, r6
    4504:	409c      	lsls	r4, r3
    4506:	4327      	orrs	r7, r4
    4508:	1e7c      	subs	r4, r7, #1
    450a:	41a7      	sbcs	r7, r4
    450c:	464b      	mov	r3, r9
    450e:	2400      	movs	r4, #0
    4510:	431f      	orrs	r7, r3
    4512:	e75f      	b.n	43d4 <__aeabi_dadd+0x4cc>
    4514:	2400      	movs	r4, #0
    4516:	e7d2      	b.n	44be <__aeabi_dadd+0x5b6>
    4518:	0017      	movs	r7, r2
    451a:	e5b2      	b.n	4082 <__aeabi_dadd+0x17a>
    451c:	2400      	movs	r4, #0
    451e:	e7f2      	b.n	4506 <__aeabi_dadd+0x5fe>
    4520:	000007ff 	.word	0x000007ff
    4524:	ff7fffff 	.word	0xff7fffff

00004528 <__aeabi_ddiv>:
    4528:	b5f0      	push	{r4, r5, r6, r7, lr}
    452a:	4657      	mov	r7, sl
    452c:	4645      	mov	r5, r8
    452e:	46de      	mov	lr, fp
    4530:	464e      	mov	r6, r9
    4532:	b5e0      	push	{r5, r6, r7, lr}
    4534:	004c      	lsls	r4, r1, #1
    4536:	030e      	lsls	r6, r1, #12
    4538:	b087      	sub	sp, #28
    453a:	4683      	mov	fp, r0
    453c:	4692      	mov	sl, r2
    453e:	001d      	movs	r5, r3
    4540:	4680      	mov	r8, r0
    4542:	0b36      	lsrs	r6, r6, #12
    4544:	0d64      	lsrs	r4, r4, #21
    4546:	0fcf      	lsrs	r7, r1, #31
    4548:	2c00      	cmp	r4, #0
    454a:	d04f      	beq.n	45ec <__aeabi_ddiv+0xc4>
    454c:	4b6f      	ldr	r3, [pc, #444]	; (470c <__aeabi_ddiv+0x1e4>)
    454e:	429c      	cmp	r4, r3
    4550:	d035      	beq.n	45be <__aeabi_ddiv+0x96>
    4552:	2380      	movs	r3, #128	; 0x80
    4554:	0f42      	lsrs	r2, r0, #29
    4556:	041b      	lsls	r3, r3, #16
    4558:	00f6      	lsls	r6, r6, #3
    455a:	4313      	orrs	r3, r2
    455c:	4333      	orrs	r3, r6
    455e:	4699      	mov	r9, r3
    4560:	00c3      	lsls	r3, r0, #3
    4562:	4698      	mov	r8, r3
    4564:	4b6a      	ldr	r3, [pc, #424]	; (4710 <__aeabi_ddiv+0x1e8>)
    4566:	2600      	movs	r6, #0
    4568:	469c      	mov	ip, r3
    456a:	2300      	movs	r3, #0
    456c:	4464      	add	r4, ip
    456e:	9303      	str	r3, [sp, #12]
    4570:	032b      	lsls	r3, r5, #12
    4572:	0b1b      	lsrs	r3, r3, #12
    4574:	469b      	mov	fp, r3
    4576:	006b      	lsls	r3, r5, #1
    4578:	0fed      	lsrs	r5, r5, #31
    457a:	4650      	mov	r0, sl
    457c:	0d5b      	lsrs	r3, r3, #21
    457e:	9501      	str	r5, [sp, #4]
    4580:	d05e      	beq.n	4640 <__aeabi_ddiv+0x118>
    4582:	4a62      	ldr	r2, [pc, #392]	; (470c <__aeabi_ddiv+0x1e4>)
    4584:	4293      	cmp	r3, r2
    4586:	d053      	beq.n	4630 <__aeabi_ddiv+0x108>
    4588:	465a      	mov	r2, fp
    458a:	00d1      	lsls	r1, r2, #3
    458c:	2280      	movs	r2, #128	; 0x80
    458e:	0f40      	lsrs	r0, r0, #29
    4590:	0412      	lsls	r2, r2, #16
    4592:	4302      	orrs	r2, r0
    4594:	430a      	orrs	r2, r1
    4596:	4693      	mov	fp, r2
    4598:	4652      	mov	r2, sl
    459a:	00d1      	lsls	r1, r2, #3
    459c:	4a5c      	ldr	r2, [pc, #368]	; (4710 <__aeabi_ddiv+0x1e8>)
    459e:	4694      	mov	ip, r2
    45a0:	2200      	movs	r2, #0
    45a2:	4463      	add	r3, ip
    45a4:	0038      	movs	r0, r7
    45a6:	4068      	eors	r0, r5
    45a8:	4684      	mov	ip, r0
    45aa:	9002      	str	r0, [sp, #8]
    45ac:	1ae4      	subs	r4, r4, r3
    45ae:	4316      	orrs	r6, r2
    45b0:	2e0f      	cmp	r6, #15
    45b2:	d900      	bls.n	45b6 <__aeabi_ddiv+0x8e>
    45b4:	e0b4      	b.n	4720 <__aeabi_ddiv+0x1f8>
    45b6:	4b57      	ldr	r3, [pc, #348]	; (4714 <__aeabi_ddiv+0x1ec>)
    45b8:	00b6      	lsls	r6, r6, #2
    45ba:	599b      	ldr	r3, [r3, r6]
    45bc:	469f      	mov	pc, r3
    45be:	0003      	movs	r3, r0
    45c0:	4333      	orrs	r3, r6
    45c2:	4699      	mov	r9, r3
    45c4:	d16c      	bne.n	46a0 <__aeabi_ddiv+0x178>
    45c6:	2300      	movs	r3, #0
    45c8:	4698      	mov	r8, r3
    45ca:	3302      	adds	r3, #2
    45cc:	2608      	movs	r6, #8
    45ce:	9303      	str	r3, [sp, #12]
    45d0:	e7ce      	b.n	4570 <__aeabi_ddiv+0x48>
    45d2:	46cb      	mov	fp, r9
    45d4:	4641      	mov	r1, r8
    45d6:	9a03      	ldr	r2, [sp, #12]
    45d8:	9701      	str	r7, [sp, #4]
    45da:	2a02      	cmp	r2, #2
    45dc:	d165      	bne.n	46aa <__aeabi_ddiv+0x182>
    45de:	9b01      	ldr	r3, [sp, #4]
    45e0:	4c4a      	ldr	r4, [pc, #296]	; (470c <__aeabi_ddiv+0x1e4>)
    45e2:	469c      	mov	ip, r3
    45e4:	2300      	movs	r3, #0
    45e6:	2200      	movs	r2, #0
    45e8:	4698      	mov	r8, r3
    45ea:	e06b      	b.n	46c4 <__aeabi_ddiv+0x19c>
    45ec:	0003      	movs	r3, r0
    45ee:	4333      	orrs	r3, r6
    45f0:	4699      	mov	r9, r3
    45f2:	d04e      	beq.n	4692 <__aeabi_ddiv+0x16a>
    45f4:	2e00      	cmp	r6, #0
    45f6:	d100      	bne.n	45fa <__aeabi_ddiv+0xd2>
    45f8:	e1bc      	b.n	4974 <__aeabi_ddiv+0x44c>
    45fa:	0030      	movs	r0, r6
    45fc:	f001 f996 	bl	592c <__clzsi2>
    4600:	0003      	movs	r3, r0
    4602:	3b0b      	subs	r3, #11
    4604:	2b1c      	cmp	r3, #28
    4606:	dd00      	ble.n	460a <__aeabi_ddiv+0xe2>
    4608:	e1ac      	b.n	4964 <__aeabi_ddiv+0x43c>
    460a:	221d      	movs	r2, #29
    460c:	1ad3      	subs	r3, r2, r3
    460e:	465a      	mov	r2, fp
    4610:	0001      	movs	r1, r0
    4612:	40da      	lsrs	r2, r3
    4614:	3908      	subs	r1, #8
    4616:	408e      	lsls	r6, r1
    4618:	0013      	movs	r3, r2
    461a:	4333      	orrs	r3, r6
    461c:	4699      	mov	r9, r3
    461e:	465b      	mov	r3, fp
    4620:	408b      	lsls	r3, r1
    4622:	4698      	mov	r8, r3
    4624:	2300      	movs	r3, #0
    4626:	4c3c      	ldr	r4, [pc, #240]	; (4718 <__aeabi_ddiv+0x1f0>)
    4628:	2600      	movs	r6, #0
    462a:	1a24      	subs	r4, r4, r0
    462c:	9303      	str	r3, [sp, #12]
    462e:	e79f      	b.n	4570 <__aeabi_ddiv+0x48>
    4630:	4651      	mov	r1, sl
    4632:	465a      	mov	r2, fp
    4634:	4311      	orrs	r1, r2
    4636:	d129      	bne.n	468c <__aeabi_ddiv+0x164>
    4638:	2200      	movs	r2, #0
    463a:	4693      	mov	fp, r2
    463c:	3202      	adds	r2, #2
    463e:	e7b1      	b.n	45a4 <__aeabi_ddiv+0x7c>
    4640:	4659      	mov	r1, fp
    4642:	4301      	orrs	r1, r0
    4644:	d01e      	beq.n	4684 <__aeabi_ddiv+0x15c>
    4646:	465b      	mov	r3, fp
    4648:	2b00      	cmp	r3, #0
    464a:	d100      	bne.n	464e <__aeabi_ddiv+0x126>
    464c:	e19e      	b.n	498c <__aeabi_ddiv+0x464>
    464e:	4658      	mov	r0, fp
    4650:	f001 f96c 	bl	592c <__clzsi2>
    4654:	0003      	movs	r3, r0
    4656:	3b0b      	subs	r3, #11
    4658:	2b1c      	cmp	r3, #28
    465a:	dd00      	ble.n	465e <__aeabi_ddiv+0x136>
    465c:	e18f      	b.n	497e <__aeabi_ddiv+0x456>
    465e:	0002      	movs	r2, r0
    4660:	4659      	mov	r1, fp
    4662:	3a08      	subs	r2, #8
    4664:	4091      	lsls	r1, r2
    4666:	468b      	mov	fp, r1
    4668:	211d      	movs	r1, #29
    466a:	1acb      	subs	r3, r1, r3
    466c:	4651      	mov	r1, sl
    466e:	40d9      	lsrs	r1, r3
    4670:	000b      	movs	r3, r1
    4672:	4659      	mov	r1, fp
    4674:	430b      	orrs	r3, r1
    4676:	4651      	mov	r1, sl
    4678:	469b      	mov	fp, r3
    467a:	4091      	lsls	r1, r2
    467c:	4b26      	ldr	r3, [pc, #152]	; (4718 <__aeabi_ddiv+0x1f0>)
    467e:	2200      	movs	r2, #0
    4680:	1a1b      	subs	r3, r3, r0
    4682:	e78f      	b.n	45a4 <__aeabi_ddiv+0x7c>
    4684:	2300      	movs	r3, #0
    4686:	2201      	movs	r2, #1
    4688:	469b      	mov	fp, r3
    468a:	e78b      	b.n	45a4 <__aeabi_ddiv+0x7c>
    468c:	4651      	mov	r1, sl
    468e:	2203      	movs	r2, #3
    4690:	e788      	b.n	45a4 <__aeabi_ddiv+0x7c>
    4692:	2300      	movs	r3, #0
    4694:	4698      	mov	r8, r3
    4696:	3301      	adds	r3, #1
    4698:	2604      	movs	r6, #4
    469a:	2400      	movs	r4, #0
    469c:	9303      	str	r3, [sp, #12]
    469e:	e767      	b.n	4570 <__aeabi_ddiv+0x48>
    46a0:	2303      	movs	r3, #3
    46a2:	46b1      	mov	r9, r6
    46a4:	9303      	str	r3, [sp, #12]
    46a6:	260c      	movs	r6, #12
    46a8:	e762      	b.n	4570 <__aeabi_ddiv+0x48>
    46aa:	2a03      	cmp	r2, #3
    46ac:	d100      	bne.n	46b0 <__aeabi_ddiv+0x188>
    46ae:	e25c      	b.n	4b6a <__aeabi_ddiv+0x642>
    46b0:	9b01      	ldr	r3, [sp, #4]
    46b2:	2a01      	cmp	r2, #1
    46b4:	d000      	beq.n	46b8 <__aeabi_ddiv+0x190>
    46b6:	e1e4      	b.n	4a82 <__aeabi_ddiv+0x55a>
    46b8:	4013      	ands	r3, r2
    46ba:	469c      	mov	ip, r3
    46bc:	2300      	movs	r3, #0
    46be:	2400      	movs	r4, #0
    46c0:	2200      	movs	r2, #0
    46c2:	4698      	mov	r8, r3
    46c4:	2100      	movs	r1, #0
    46c6:	0312      	lsls	r2, r2, #12
    46c8:	0b13      	lsrs	r3, r2, #12
    46ca:	0d0a      	lsrs	r2, r1, #20
    46cc:	0512      	lsls	r2, r2, #20
    46ce:	431a      	orrs	r2, r3
    46d0:	0523      	lsls	r3, r4, #20
    46d2:	4c12      	ldr	r4, [pc, #72]	; (471c <__aeabi_ddiv+0x1f4>)
    46d4:	4640      	mov	r0, r8
    46d6:	4022      	ands	r2, r4
    46d8:	4313      	orrs	r3, r2
    46da:	4662      	mov	r2, ip
    46dc:	005b      	lsls	r3, r3, #1
    46de:	07d2      	lsls	r2, r2, #31
    46e0:	085b      	lsrs	r3, r3, #1
    46e2:	4313      	orrs	r3, r2
    46e4:	0019      	movs	r1, r3
    46e6:	b007      	add	sp, #28
    46e8:	bc3c      	pop	{r2, r3, r4, r5}
    46ea:	4690      	mov	r8, r2
    46ec:	4699      	mov	r9, r3
    46ee:	46a2      	mov	sl, r4
    46f0:	46ab      	mov	fp, r5
    46f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46f4:	2300      	movs	r3, #0
    46f6:	2280      	movs	r2, #128	; 0x80
    46f8:	469c      	mov	ip, r3
    46fa:	0312      	lsls	r2, r2, #12
    46fc:	4698      	mov	r8, r3
    46fe:	4c03      	ldr	r4, [pc, #12]	; (470c <__aeabi_ddiv+0x1e4>)
    4700:	e7e0      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4702:	2300      	movs	r3, #0
    4704:	4c01      	ldr	r4, [pc, #4]	; (470c <__aeabi_ddiv+0x1e4>)
    4706:	2200      	movs	r2, #0
    4708:	4698      	mov	r8, r3
    470a:	e7db      	b.n	46c4 <__aeabi_ddiv+0x19c>
    470c:	000007ff 	.word	0x000007ff
    4710:	fffffc01 	.word	0xfffffc01
    4714:	00005c24 	.word	0x00005c24
    4718:	fffffc0d 	.word	0xfffffc0d
    471c:	800fffff 	.word	0x800fffff
    4720:	45d9      	cmp	r9, fp
    4722:	d900      	bls.n	4726 <__aeabi_ddiv+0x1fe>
    4724:	e139      	b.n	499a <__aeabi_ddiv+0x472>
    4726:	d100      	bne.n	472a <__aeabi_ddiv+0x202>
    4728:	e134      	b.n	4994 <__aeabi_ddiv+0x46c>
    472a:	2300      	movs	r3, #0
    472c:	4646      	mov	r6, r8
    472e:	464d      	mov	r5, r9
    4730:	469a      	mov	sl, r3
    4732:	3c01      	subs	r4, #1
    4734:	465b      	mov	r3, fp
    4736:	0e0a      	lsrs	r2, r1, #24
    4738:	021b      	lsls	r3, r3, #8
    473a:	431a      	orrs	r2, r3
    473c:	020b      	lsls	r3, r1, #8
    473e:	0c17      	lsrs	r7, r2, #16
    4740:	9303      	str	r3, [sp, #12]
    4742:	0413      	lsls	r3, r2, #16
    4744:	0c1b      	lsrs	r3, r3, #16
    4746:	0039      	movs	r1, r7
    4748:	0028      	movs	r0, r5
    474a:	4690      	mov	r8, r2
    474c:	9301      	str	r3, [sp, #4]
    474e:	f7ff f91b 	bl	3988 <__udivsi3>
    4752:	0002      	movs	r2, r0
    4754:	9b01      	ldr	r3, [sp, #4]
    4756:	4683      	mov	fp, r0
    4758:	435a      	muls	r2, r3
    475a:	0028      	movs	r0, r5
    475c:	0039      	movs	r1, r7
    475e:	4691      	mov	r9, r2
    4760:	f7ff f998 	bl	3a94 <__aeabi_uidivmod>
    4764:	0c35      	lsrs	r5, r6, #16
    4766:	0409      	lsls	r1, r1, #16
    4768:	430d      	orrs	r5, r1
    476a:	45a9      	cmp	r9, r5
    476c:	d90d      	bls.n	478a <__aeabi_ddiv+0x262>
    476e:	465b      	mov	r3, fp
    4770:	4445      	add	r5, r8
    4772:	3b01      	subs	r3, #1
    4774:	45a8      	cmp	r8, r5
    4776:	d900      	bls.n	477a <__aeabi_ddiv+0x252>
    4778:	e13a      	b.n	49f0 <__aeabi_ddiv+0x4c8>
    477a:	45a9      	cmp	r9, r5
    477c:	d800      	bhi.n	4780 <__aeabi_ddiv+0x258>
    477e:	e137      	b.n	49f0 <__aeabi_ddiv+0x4c8>
    4780:	2302      	movs	r3, #2
    4782:	425b      	negs	r3, r3
    4784:	469c      	mov	ip, r3
    4786:	4445      	add	r5, r8
    4788:	44e3      	add	fp, ip
    478a:	464b      	mov	r3, r9
    478c:	1aeb      	subs	r3, r5, r3
    478e:	0039      	movs	r1, r7
    4790:	0018      	movs	r0, r3
    4792:	9304      	str	r3, [sp, #16]
    4794:	f7ff f8f8 	bl	3988 <__udivsi3>
    4798:	9b01      	ldr	r3, [sp, #4]
    479a:	0005      	movs	r5, r0
    479c:	4343      	muls	r3, r0
    479e:	0039      	movs	r1, r7
    47a0:	9804      	ldr	r0, [sp, #16]
    47a2:	4699      	mov	r9, r3
    47a4:	f7ff f976 	bl	3a94 <__aeabi_uidivmod>
    47a8:	0433      	lsls	r3, r6, #16
    47aa:	0409      	lsls	r1, r1, #16
    47ac:	0c1b      	lsrs	r3, r3, #16
    47ae:	430b      	orrs	r3, r1
    47b0:	4599      	cmp	r9, r3
    47b2:	d909      	bls.n	47c8 <__aeabi_ddiv+0x2a0>
    47b4:	4443      	add	r3, r8
    47b6:	1e6a      	subs	r2, r5, #1
    47b8:	4598      	cmp	r8, r3
    47ba:	d900      	bls.n	47be <__aeabi_ddiv+0x296>
    47bc:	e11a      	b.n	49f4 <__aeabi_ddiv+0x4cc>
    47be:	4599      	cmp	r9, r3
    47c0:	d800      	bhi.n	47c4 <__aeabi_ddiv+0x29c>
    47c2:	e117      	b.n	49f4 <__aeabi_ddiv+0x4cc>
    47c4:	3d02      	subs	r5, #2
    47c6:	4443      	add	r3, r8
    47c8:	464a      	mov	r2, r9
    47ca:	1a9b      	subs	r3, r3, r2
    47cc:	465a      	mov	r2, fp
    47ce:	0412      	lsls	r2, r2, #16
    47d0:	432a      	orrs	r2, r5
    47d2:	9903      	ldr	r1, [sp, #12]
    47d4:	4693      	mov	fp, r2
    47d6:	0c10      	lsrs	r0, r2, #16
    47d8:	0c0a      	lsrs	r2, r1, #16
    47da:	4691      	mov	r9, r2
    47dc:	0409      	lsls	r1, r1, #16
    47de:	465a      	mov	r2, fp
    47e0:	0c09      	lsrs	r1, r1, #16
    47e2:	464e      	mov	r6, r9
    47e4:	000d      	movs	r5, r1
    47e6:	0412      	lsls	r2, r2, #16
    47e8:	0c12      	lsrs	r2, r2, #16
    47ea:	4345      	muls	r5, r0
    47ec:	9105      	str	r1, [sp, #20]
    47ee:	4351      	muls	r1, r2
    47f0:	4372      	muls	r2, r6
    47f2:	4370      	muls	r0, r6
    47f4:	1952      	adds	r2, r2, r5
    47f6:	0c0e      	lsrs	r6, r1, #16
    47f8:	18b2      	adds	r2, r6, r2
    47fa:	4295      	cmp	r5, r2
    47fc:	d903      	bls.n	4806 <__aeabi_ddiv+0x2de>
    47fe:	2580      	movs	r5, #128	; 0x80
    4800:	026d      	lsls	r5, r5, #9
    4802:	46ac      	mov	ip, r5
    4804:	4460      	add	r0, ip
    4806:	0c15      	lsrs	r5, r2, #16
    4808:	0409      	lsls	r1, r1, #16
    480a:	0412      	lsls	r2, r2, #16
    480c:	0c09      	lsrs	r1, r1, #16
    480e:	1828      	adds	r0, r5, r0
    4810:	1852      	adds	r2, r2, r1
    4812:	4283      	cmp	r3, r0
    4814:	d200      	bcs.n	4818 <__aeabi_ddiv+0x2f0>
    4816:	e0ce      	b.n	49b6 <__aeabi_ddiv+0x48e>
    4818:	d100      	bne.n	481c <__aeabi_ddiv+0x2f4>
    481a:	e0c8      	b.n	49ae <__aeabi_ddiv+0x486>
    481c:	1a1d      	subs	r5, r3, r0
    481e:	4653      	mov	r3, sl
    4820:	1a9e      	subs	r6, r3, r2
    4822:	45b2      	cmp	sl, r6
    4824:	4192      	sbcs	r2, r2
    4826:	4252      	negs	r2, r2
    4828:	1aab      	subs	r3, r5, r2
    482a:	469a      	mov	sl, r3
    482c:	4598      	cmp	r8, r3
    482e:	d100      	bne.n	4832 <__aeabi_ddiv+0x30a>
    4830:	e117      	b.n	4a62 <__aeabi_ddiv+0x53a>
    4832:	0039      	movs	r1, r7
    4834:	0018      	movs	r0, r3
    4836:	f7ff f8a7 	bl	3988 <__udivsi3>
    483a:	9b01      	ldr	r3, [sp, #4]
    483c:	0005      	movs	r5, r0
    483e:	4343      	muls	r3, r0
    4840:	0039      	movs	r1, r7
    4842:	4650      	mov	r0, sl
    4844:	9304      	str	r3, [sp, #16]
    4846:	f7ff f925 	bl	3a94 <__aeabi_uidivmod>
    484a:	9804      	ldr	r0, [sp, #16]
    484c:	040b      	lsls	r3, r1, #16
    484e:	0c31      	lsrs	r1, r6, #16
    4850:	4319      	orrs	r1, r3
    4852:	4288      	cmp	r0, r1
    4854:	d909      	bls.n	486a <__aeabi_ddiv+0x342>
    4856:	4441      	add	r1, r8
    4858:	1e6b      	subs	r3, r5, #1
    485a:	4588      	cmp	r8, r1
    485c:	d900      	bls.n	4860 <__aeabi_ddiv+0x338>
    485e:	e107      	b.n	4a70 <__aeabi_ddiv+0x548>
    4860:	4288      	cmp	r0, r1
    4862:	d800      	bhi.n	4866 <__aeabi_ddiv+0x33e>
    4864:	e104      	b.n	4a70 <__aeabi_ddiv+0x548>
    4866:	3d02      	subs	r5, #2
    4868:	4441      	add	r1, r8
    486a:	9b04      	ldr	r3, [sp, #16]
    486c:	1acb      	subs	r3, r1, r3
    486e:	0018      	movs	r0, r3
    4870:	0039      	movs	r1, r7
    4872:	9304      	str	r3, [sp, #16]
    4874:	f7ff f888 	bl	3988 <__udivsi3>
    4878:	9b01      	ldr	r3, [sp, #4]
    487a:	4682      	mov	sl, r0
    487c:	4343      	muls	r3, r0
    487e:	0039      	movs	r1, r7
    4880:	9804      	ldr	r0, [sp, #16]
    4882:	9301      	str	r3, [sp, #4]
    4884:	f7ff f906 	bl	3a94 <__aeabi_uidivmod>
    4888:	9801      	ldr	r0, [sp, #4]
    488a:	040b      	lsls	r3, r1, #16
    488c:	0431      	lsls	r1, r6, #16
    488e:	0c09      	lsrs	r1, r1, #16
    4890:	4319      	orrs	r1, r3
    4892:	4288      	cmp	r0, r1
    4894:	d90d      	bls.n	48b2 <__aeabi_ddiv+0x38a>
    4896:	4653      	mov	r3, sl
    4898:	4441      	add	r1, r8
    489a:	3b01      	subs	r3, #1
    489c:	4588      	cmp	r8, r1
    489e:	d900      	bls.n	48a2 <__aeabi_ddiv+0x37a>
    48a0:	e0e8      	b.n	4a74 <__aeabi_ddiv+0x54c>
    48a2:	4288      	cmp	r0, r1
    48a4:	d800      	bhi.n	48a8 <__aeabi_ddiv+0x380>
    48a6:	e0e5      	b.n	4a74 <__aeabi_ddiv+0x54c>
    48a8:	2302      	movs	r3, #2
    48aa:	425b      	negs	r3, r3
    48ac:	469c      	mov	ip, r3
    48ae:	4441      	add	r1, r8
    48b0:	44e2      	add	sl, ip
    48b2:	9b01      	ldr	r3, [sp, #4]
    48b4:	042d      	lsls	r5, r5, #16
    48b6:	1ace      	subs	r6, r1, r3
    48b8:	4651      	mov	r1, sl
    48ba:	4329      	orrs	r1, r5
    48bc:	9d05      	ldr	r5, [sp, #20]
    48be:	464f      	mov	r7, r9
    48c0:	002a      	movs	r2, r5
    48c2:	040b      	lsls	r3, r1, #16
    48c4:	0c08      	lsrs	r0, r1, #16
    48c6:	0c1b      	lsrs	r3, r3, #16
    48c8:	435a      	muls	r2, r3
    48ca:	4345      	muls	r5, r0
    48cc:	437b      	muls	r3, r7
    48ce:	4378      	muls	r0, r7
    48d0:	195b      	adds	r3, r3, r5
    48d2:	0c17      	lsrs	r7, r2, #16
    48d4:	18fb      	adds	r3, r7, r3
    48d6:	429d      	cmp	r5, r3
    48d8:	d903      	bls.n	48e2 <__aeabi_ddiv+0x3ba>
    48da:	2580      	movs	r5, #128	; 0x80
    48dc:	026d      	lsls	r5, r5, #9
    48de:	46ac      	mov	ip, r5
    48e0:	4460      	add	r0, ip
    48e2:	0c1d      	lsrs	r5, r3, #16
    48e4:	0412      	lsls	r2, r2, #16
    48e6:	041b      	lsls	r3, r3, #16
    48e8:	0c12      	lsrs	r2, r2, #16
    48ea:	1828      	adds	r0, r5, r0
    48ec:	189b      	adds	r3, r3, r2
    48ee:	4286      	cmp	r6, r0
    48f0:	d200      	bcs.n	48f4 <__aeabi_ddiv+0x3cc>
    48f2:	e093      	b.n	4a1c <__aeabi_ddiv+0x4f4>
    48f4:	d100      	bne.n	48f8 <__aeabi_ddiv+0x3d0>
    48f6:	e08e      	b.n	4a16 <__aeabi_ddiv+0x4ee>
    48f8:	2301      	movs	r3, #1
    48fa:	4319      	orrs	r1, r3
    48fc:	4ba0      	ldr	r3, [pc, #640]	; (4b80 <__aeabi_ddiv+0x658>)
    48fe:	18e3      	adds	r3, r4, r3
    4900:	2b00      	cmp	r3, #0
    4902:	dc00      	bgt.n	4906 <__aeabi_ddiv+0x3de>
    4904:	e099      	b.n	4a3a <__aeabi_ddiv+0x512>
    4906:	074a      	lsls	r2, r1, #29
    4908:	d000      	beq.n	490c <__aeabi_ddiv+0x3e4>
    490a:	e09e      	b.n	4a4a <__aeabi_ddiv+0x522>
    490c:	465a      	mov	r2, fp
    490e:	01d2      	lsls	r2, r2, #7
    4910:	d506      	bpl.n	4920 <__aeabi_ddiv+0x3f8>
    4912:	465a      	mov	r2, fp
    4914:	4b9b      	ldr	r3, [pc, #620]	; (4b84 <__aeabi_ddiv+0x65c>)
    4916:	401a      	ands	r2, r3
    4918:	2380      	movs	r3, #128	; 0x80
    491a:	4693      	mov	fp, r2
    491c:	00db      	lsls	r3, r3, #3
    491e:	18e3      	adds	r3, r4, r3
    4920:	4a99      	ldr	r2, [pc, #612]	; (4b88 <__aeabi_ddiv+0x660>)
    4922:	4293      	cmp	r3, r2
    4924:	dd68      	ble.n	49f8 <__aeabi_ddiv+0x4d0>
    4926:	2301      	movs	r3, #1
    4928:	9a02      	ldr	r2, [sp, #8]
    492a:	4c98      	ldr	r4, [pc, #608]	; (4b8c <__aeabi_ddiv+0x664>)
    492c:	401a      	ands	r2, r3
    492e:	2300      	movs	r3, #0
    4930:	4694      	mov	ip, r2
    4932:	4698      	mov	r8, r3
    4934:	2200      	movs	r2, #0
    4936:	e6c5      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4938:	2280      	movs	r2, #128	; 0x80
    493a:	464b      	mov	r3, r9
    493c:	0312      	lsls	r2, r2, #12
    493e:	4213      	tst	r3, r2
    4940:	d00a      	beq.n	4958 <__aeabi_ddiv+0x430>
    4942:	465b      	mov	r3, fp
    4944:	4213      	tst	r3, r2
    4946:	d106      	bne.n	4956 <__aeabi_ddiv+0x42e>
    4948:	431a      	orrs	r2, r3
    494a:	0312      	lsls	r2, r2, #12
    494c:	0b12      	lsrs	r2, r2, #12
    494e:	46ac      	mov	ip, r5
    4950:	4688      	mov	r8, r1
    4952:	4c8e      	ldr	r4, [pc, #568]	; (4b8c <__aeabi_ddiv+0x664>)
    4954:	e6b6      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4956:	464b      	mov	r3, r9
    4958:	431a      	orrs	r2, r3
    495a:	0312      	lsls	r2, r2, #12
    495c:	0b12      	lsrs	r2, r2, #12
    495e:	46bc      	mov	ip, r7
    4960:	4c8a      	ldr	r4, [pc, #552]	; (4b8c <__aeabi_ddiv+0x664>)
    4962:	e6af      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4964:	0003      	movs	r3, r0
    4966:	465a      	mov	r2, fp
    4968:	3b28      	subs	r3, #40	; 0x28
    496a:	409a      	lsls	r2, r3
    496c:	2300      	movs	r3, #0
    496e:	4691      	mov	r9, r2
    4970:	4698      	mov	r8, r3
    4972:	e657      	b.n	4624 <__aeabi_ddiv+0xfc>
    4974:	4658      	mov	r0, fp
    4976:	f000 ffd9 	bl	592c <__clzsi2>
    497a:	3020      	adds	r0, #32
    497c:	e640      	b.n	4600 <__aeabi_ddiv+0xd8>
    497e:	0003      	movs	r3, r0
    4980:	4652      	mov	r2, sl
    4982:	3b28      	subs	r3, #40	; 0x28
    4984:	409a      	lsls	r2, r3
    4986:	2100      	movs	r1, #0
    4988:	4693      	mov	fp, r2
    498a:	e677      	b.n	467c <__aeabi_ddiv+0x154>
    498c:	f000 ffce 	bl	592c <__clzsi2>
    4990:	3020      	adds	r0, #32
    4992:	e65f      	b.n	4654 <__aeabi_ddiv+0x12c>
    4994:	4588      	cmp	r8, r1
    4996:	d200      	bcs.n	499a <__aeabi_ddiv+0x472>
    4998:	e6c7      	b.n	472a <__aeabi_ddiv+0x202>
    499a:	464b      	mov	r3, r9
    499c:	07de      	lsls	r6, r3, #31
    499e:	085d      	lsrs	r5, r3, #1
    49a0:	4643      	mov	r3, r8
    49a2:	085b      	lsrs	r3, r3, #1
    49a4:	431e      	orrs	r6, r3
    49a6:	4643      	mov	r3, r8
    49a8:	07db      	lsls	r3, r3, #31
    49aa:	469a      	mov	sl, r3
    49ac:	e6c2      	b.n	4734 <__aeabi_ddiv+0x20c>
    49ae:	2500      	movs	r5, #0
    49b0:	4592      	cmp	sl, r2
    49b2:	d300      	bcc.n	49b6 <__aeabi_ddiv+0x48e>
    49b4:	e733      	b.n	481e <__aeabi_ddiv+0x2f6>
    49b6:	9e03      	ldr	r6, [sp, #12]
    49b8:	4659      	mov	r1, fp
    49ba:	46b4      	mov	ip, r6
    49bc:	44e2      	add	sl, ip
    49be:	45b2      	cmp	sl, r6
    49c0:	41ad      	sbcs	r5, r5
    49c2:	426d      	negs	r5, r5
    49c4:	4445      	add	r5, r8
    49c6:	18eb      	adds	r3, r5, r3
    49c8:	3901      	subs	r1, #1
    49ca:	4598      	cmp	r8, r3
    49cc:	d207      	bcs.n	49de <__aeabi_ddiv+0x4b6>
    49ce:	4298      	cmp	r0, r3
    49d0:	d900      	bls.n	49d4 <__aeabi_ddiv+0x4ac>
    49d2:	e07f      	b.n	4ad4 <__aeabi_ddiv+0x5ac>
    49d4:	d100      	bne.n	49d8 <__aeabi_ddiv+0x4b0>
    49d6:	e0bc      	b.n	4b52 <__aeabi_ddiv+0x62a>
    49d8:	1a1d      	subs	r5, r3, r0
    49da:	468b      	mov	fp, r1
    49dc:	e71f      	b.n	481e <__aeabi_ddiv+0x2f6>
    49de:	4598      	cmp	r8, r3
    49e0:	d1fa      	bne.n	49d8 <__aeabi_ddiv+0x4b0>
    49e2:	9d03      	ldr	r5, [sp, #12]
    49e4:	4555      	cmp	r5, sl
    49e6:	d9f2      	bls.n	49ce <__aeabi_ddiv+0x4a6>
    49e8:	4643      	mov	r3, r8
    49ea:	468b      	mov	fp, r1
    49ec:	1a1d      	subs	r5, r3, r0
    49ee:	e716      	b.n	481e <__aeabi_ddiv+0x2f6>
    49f0:	469b      	mov	fp, r3
    49f2:	e6ca      	b.n	478a <__aeabi_ddiv+0x262>
    49f4:	0015      	movs	r5, r2
    49f6:	e6e7      	b.n	47c8 <__aeabi_ddiv+0x2a0>
    49f8:	465a      	mov	r2, fp
    49fa:	08c9      	lsrs	r1, r1, #3
    49fc:	0752      	lsls	r2, r2, #29
    49fe:	430a      	orrs	r2, r1
    4a00:	055b      	lsls	r3, r3, #21
    4a02:	4690      	mov	r8, r2
    4a04:	0d5c      	lsrs	r4, r3, #21
    4a06:	465a      	mov	r2, fp
    4a08:	2301      	movs	r3, #1
    4a0a:	9902      	ldr	r1, [sp, #8]
    4a0c:	0252      	lsls	r2, r2, #9
    4a0e:	4019      	ands	r1, r3
    4a10:	0b12      	lsrs	r2, r2, #12
    4a12:	468c      	mov	ip, r1
    4a14:	e656      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4a16:	2b00      	cmp	r3, #0
    4a18:	d100      	bne.n	4a1c <__aeabi_ddiv+0x4f4>
    4a1a:	e76f      	b.n	48fc <__aeabi_ddiv+0x3d4>
    4a1c:	4446      	add	r6, r8
    4a1e:	1e4a      	subs	r2, r1, #1
    4a20:	45b0      	cmp	r8, r6
    4a22:	d929      	bls.n	4a78 <__aeabi_ddiv+0x550>
    4a24:	0011      	movs	r1, r2
    4a26:	4286      	cmp	r6, r0
    4a28:	d000      	beq.n	4a2c <__aeabi_ddiv+0x504>
    4a2a:	e765      	b.n	48f8 <__aeabi_ddiv+0x3d0>
    4a2c:	9a03      	ldr	r2, [sp, #12]
    4a2e:	4293      	cmp	r3, r2
    4a30:	d000      	beq.n	4a34 <__aeabi_ddiv+0x50c>
    4a32:	e761      	b.n	48f8 <__aeabi_ddiv+0x3d0>
    4a34:	e762      	b.n	48fc <__aeabi_ddiv+0x3d4>
    4a36:	2101      	movs	r1, #1
    4a38:	4249      	negs	r1, r1
    4a3a:	2001      	movs	r0, #1
    4a3c:	1ac2      	subs	r2, r0, r3
    4a3e:	2a38      	cmp	r2, #56	; 0x38
    4a40:	dd21      	ble.n	4a86 <__aeabi_ddiv+0x55e>
    4a42:	9b02      	ldr	r3, [sp, #8]
    4a44:	4003      	ands	r3, r0
    4a46:	469c      	mov	ip, r3
    4a48:	e638      	b.n	46bc <__aeabi_ddiv+0x194>
    4a4a:	220f      	movs	r2, #15
    4a4c:	400a      	ands	r2, r1
    4a4e:	2a04      	cmp	r2, #4
    4a50:	d100      	bne.n	4a54 <__aeabi_ddiv+0x52c>
    4a52:	e75b      	b.n	490c <__aeabi_ddiv+0x3e4>
    4a54:	000a      	movs	r2, r1
    4a56:	1d11      	adds	r1, r2, #4
    4a58:	4291      	cmp	r1, r2
    4a5a:	4192      	sbcs	r2, r2
    4a5c:	4252      	negs	r2, r2
    4a5e:	4493      	add	fp, r2
    4a60:	e754      	b.n	490c <__aeabi_ddiv+0x3e4>
    4a62:	4b47      	ldr	r3, [pc, #284]	; (4b80 <__aeabi_ddiv+0x658>)
    4a64:	18e3      	adds	r3, r4, r3
    4a66:	2b00      	cmp	r3, #0
    4a68:	dde5      	ble.n	4a36 <__aeabi_ddiv+0x50e>
    4a6a:	2201      	movs	r2, #1
    4a6c:	4252      	negs	r2, r2
    4a6e:	e7f2      	b.n	4a56 <__aeabi_ddiv+0x52e>
    4a70:	001d      	movs	r5, r3
    4a72:	e6fa      	b.n	486a <__aeabi_ddiv+0x342>
    4a74:	469a      	mov	sl, r3
    4a76:	e71c      	b.n	48b2 <__aeabi_ddiv+0x38a>
    4a78:	42b0      	cmp	r0, r6
    4a7a:	d839      	bhi.n	4af0 <__aeabi_ddiv+0x5c8>
    4a7c:	d06e      	beq.n	4b5c <__aeabi_ddiv+0x634>
    4a7e:	0011      	movs	r1, r2
    4a80:	e73a      	b.n	48f8 <__aeabi_ddiv+0x3d0>
    4a82:	9302      	str	r3, [sp, #8]
    4a84:	e73a      	b.n	48fc <__aeabi_ddiv+0x3d4>
    4a86:	2a1f      	cmp	r2, #31
    4a88:	dc3c      	bgt.n	4b04 <__aeabi_ddiv+0x5dc>
    4a8a:	2320      	movs	r3, #32
    4a8c:	1a9b      	subs	r3, r3, r2
    4a8e:	000c      	movs	r4, r1
    4a90:	4658      	mov	r0, fp
    4a92:	4099      	lsls	r1, r3
    4a94:	4098      	lsls	r0, r3
    4a96:	1e4b      	subs	r3, r1, #1
    4a98:	4199      	sbcs	r1, r3
    4a9a:	465b      	mov	r3, fp
    4a9c:	40d4      	lsrs	r4, r2
    4a9e:	40d3      	lsrs	r3, r2
    4aa0:	4320      	orrs	r0, r4
    4aa2:	4308      	orrs	r0, r1
    4aa4:	001a      	movs	r2, r3
    4aa6:	0743      	lsls	r3, r0, #29
    4aa8:	d009      	beq.n	4abe <__aeabi_ddiv+0x596>
    4aaa:	230f      	movs	r3, #15
    4aac:	4003      	ands	r3, r0
    4aae:	2b04      	cmp	r3, #4
    4ab0:	d005      	beq.n	4abe <__aeabi_ddiv+0x596>
    4ab2:	0001      	movs	r1, r0
    4ab4:	1d08      	adds	r0, r1, #4
    4ab6:	4288      	cmp	r0, r1
    4ab8:	419b      	sbcs	r3, r3
    4aba:	425b      	negs	r3, r3
    4abc:	18d2      	adds	r2, r2, r3
    4abe:	0213      	lsls	r3, r2, #8
    4ac0:	d53a      	bpl.n	4b38 <__aeabi_ddiv+0x610>
    4ac2:	2301      	movs	r3, #1
    4ac4:	9a02      	ldr	r2, [sp, #8]
    4ac6:	2401      	movs	r4, #1
    4ac8:	401a      	ands	r2, r3
    4aca:	2300      	movs	r3, #0
    4acc:	4694      	mov	ip, r2
    4ace:	4698      	mov	r8, r3
    4ad0:	2200      	movs	r2, #0
    4ad2:	e5f7      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4ad4:	2102      	movs	r1, #2
    4ad6:	4249      	negs	r1, r1
    4ad8:	468c      	mov	ip, r1
    4ada:	9d03      	ldr	r5, [sp, #12]
    4adc:	44e3      	add	fp, ip
    4ade:	46ac      	mov	ip, r5
    4ae0:	44e2      	add	sl, ip
    4ae2:	45aa      	cmp	sl, r5
    4ae4:	41ad      	sbcs	r5, r5
    4ae6:	426d      	negs	r5, r5
    4ae8:	4445      	add	r5, r8
    4aea:	18ed      	adds	r5, r5, r3
    4aec:	1a2d      	subs	r5, r5, r0
    4aee:	e696      	b.n	481e <__aeabi_ddiv+0x2f6>
    4af0:	1e8a      	subs	r2, r1, #2
    4af2:	9903      	ldr	r1, [sp, #12]
    4af4:	004d      	lsls	r5, r1, #1
    4af6:	428d      	cmp	r5, r1
    4af8:	4189      	sbcs	r1, r1
    4afa:	4249      	negs	r1, r1
    4afc:	4441      	add	r1, r8
    4afe:	1876      	adds	r6, r6, r1
    4b00:	9503      	str	r5, [sp, #12]
    4b02:	e78f      	b.n	4a24 <__aeabi_ddiv+0x4fc>
    4b04:	201f      	movs	r0, #31
    4b06:	4240      	negs	r0, r0
    4b08:	1ac3      	subs	r3, r0, r3
    4b0a:	4658      	mov	r0, fp
    4b0c:	40d8      	lsrs	r0, r3
    4b0e:	0003      	movs	r3, r0
    4b10:	2a20      	cmp	r2, #32
    4b12:	d028      	beq.n	4b66 <__aeabi_ddiv+0x63e>
    4b14:	2040      	movs	r0, #64	; 0x40
    4b16:	465d      	mov	r5, fp
    4b18:	1a82      	subs	r2, r0, r2
    4b1a:	4095      	lsls	r5, r2
    4b1c:	4329      	orrs	r1, r5
    4b1e:	1e4a      	subs	r2, r1, #1
    4b20:	4191      	sbcs	r1, r2
    4b22:	4319      	orrs	r1, r3
    4b24:	2307      	movs	r3, #7
    4b26:	2200      	movs	r2, #0
    4b28:	400b      	ands	r3, r1
    4b2a:	d009      	beq.n	4b40 <__aeabi_ddiv+0x618>
    4b2c:	230f      	movs	r3, #15
    4b2e:	2200      	movs	r2, #0
    4b30:	400b      	ands	r3, r1
    4b32:	0008      	movs	r0, r1
    4b34:	2b04      	cmp	r3, #4
    4b36:	d1bd      	bne.n	4ab4 <__aeabi_ddiv+0x58c>
    4b38:	0001      	movs	r1, r0
    4b3a:	0753      	lsls	r3, r2, #29
    4b3c:	0252      	lsls	r2, r2, #9
    4b3e:	0b12      	lsrs	r2, r2, #12
    4b40:	08c9      	lsrs	r1, r1, #3
    4b42:	4319      	orrs	r1, r3
    4b44:	2301      	movs	r3, #1
    4b46:	4688      	mov	r8, r1
    4b48:	9902      	ldr	r1, [sp, #8]
    4b4a:	2400      	movs	r4, #0
    4b4c:	4019      	ands	r1, r3
    4b4e:	468c      	mov	ip, r1
    4b50:	e5b8      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4b52:	4552      	cmp	r2, sl
    4b54:	d8be      	bhi.n	4ad4 <__aeabi_ddiv+0x5ac>
    4b56:	468b      	mov	fp, r1
    4b58:	2500      	movs	r5, #0
    4b5a:	e660      	b.n	481e <__aeabi_ddiv+0x2f6>
    4b5c:	9d03      	ldr	r5, [sp, #12]
    4b5e:	429d      	cmp	r5, r3
    4b60:	d3c6      	bcc.n	4af0 <__aeabi_ddiv+0x5c8>
    4b62:	0011      	movs	r1, r2
    4b64:	e762      	b.n	4a2c <__aeabi_ddiv+0x504>
    4b66:	2500      	movs	r5, #0
    4b68:	e7d8      	b.n	4b1c <__aeabi_ddiv+0x5f4>
    4b6a:	2280      	movs	r2, #128	; 0x80
    4b6c:	465b      	mov	r3, fp
    4b6e:	0312      	lsls	r2, r2, #12
    4b70:	431a      	orrs	r2, r3
    4b72:	9b01      	ldr	r3, [sp, #4]
    4b74:	0312      	lsls	r2, r2, #12
    4b76:	0b12      	lsrs	r2, r2, #12
    4b78:	469c      	mov	ip, r3
    4b7a:	4688      	mov	r8, r1
    4b7c:	4c03      	ldr	r4, [pc, #12]	; (4b8c <__aeabi_ddiv+0x664>)
    4b7e:	e5a1      	b.n	46c4 <__aeabi_ddiv+0x19c>
    4b80:	000003ff 	.word	0x000003ff
    4b84:	feffffff 	.word	0xfeffffff
    4b88:	000007fe 	.word	0x000007fe
    4b8c:	000007ff 	.word	0x000007ff

00004b90 <__aeabi_dmul>:
    4b90:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b92:	4657      	mov	r7, sl
    4b94:	4645      	mov	r5, r8
    4b96:	46de      	mov	lr, fp
    4b98:	464e      	mov	r6, r9
    4b9a:	b5e0      	push	{r5, r6, r7, lr}
    4b9c:	030c      	lsls	r4, r1, #12
    4b9e:	4698      	mov	r8, r3
    4ba0:	004e      	lsls	r6, r1, #1
    4ba2:	0b23      	lsrs	r3, r4, #12
    4ba4:	b087      	sub	sp, #28
    4ba6:	0007      	movs	r7, r0
    4ba8:	4692      	mov	sl, r2
    4baa:	469b      	mov	fp, r3
    4bac:	0d76      	lsrs	r6, r6, #21
    4bae:	0fcd      	lsrs	r5, r1, #31
    4bb0:	2e00      	cmp	r6, #0
    4bb2:	d06b      	beq.n	4c8c <__aeabi_dmul+0xfc>
    4bb4:	4b6d      	ldr	r3, [pc, #436]	; (4d6c <__aeabi_dmul+0x1dc>)
    4bb6:	429e      	cmp	r6, r3
    4bb8:	d035      	beq.n	4c26 <__aeabi_dmul+0x96>
    4bba:	2480      	movs	r4, #128	; 0x80
    4bbc:	465b      	mov	r3, fp
    4bbe:	0f42      	lsrs	r2, r0, #29
    4bc0:	0424      	lsls	r4, r4, #16
    4bc2:	00db      	lsls	r3, r3, #3
    4bc4:	4314      	orrs	r4, r2
    4bc6:	431c      	orrs	r4, r3
    4bc8:	00c3      	lsls	r3, r0, #3
    4bca:	4699      	mov	r9, r3
    4bcc:	4b68      	ldr	r3, [pc, #416]	; (4d70 <__aeabi_dmul+0x1e0>)
    4bce:	46a3      	mov	fp, r4
    4bd0:	469c      	mov	ip, r3
    4bd2:	2300      	movs	r3, #0
    4bd4:	2700      	movs	r7, #0
    4bd6:	4466      	add	r6, ip
    4bd8:	9302      	str	r3, [sp, #8]
    4bda:	4643      	mov	r3, r8
    4bdc:	031c      	lsls	r4, r3, #12
    4bde:	005a      	lsls	r2, r3, #1
    4be0:	0fdb      	lsrs	r3, r3, #31
    4be2:	4650      	mov	r0, sl
    4be4:	0b24      	lsrs	r4, r4, #12
    4be6:	0d52      	lsrs	r2, r2, #21
    4be8:	4698      	mov	r8, r3
    4bea:	d100      	bne.n	4bee <__aeabi_dmul+0x5e>
    4bec:	e076      	b.n	4cdc <__aeabi_dmul+0x14c>
    4bee:	4b5f      	ldr	r3, [pc, #380]	; (4d6c <__aeabi_dmul+0x1dc>)
    4bf0:	429a      	cmp	r2, r3
    4bf2:	d06d      	beq.n	4cd0 <__aeabi_dmul+0x140>
    4bf4:	2380      	movs	r3, #128	; 0x80
    4bf6:	0f41      	lsrs	r1, r0, #29
    4bf8:	041b      	lsls	r3, r3, #16
    4bfa:	430b      	orrs	r3, r1
    4bfc:	495c      	ldr	r1, [pc, #368]	; (4d70 <__aeabi_dmul+0x1e0>)
    4bfe:	00e4      	lsls	r4, r4, #3
    4c00:	468c      	mov	ip, r1
    4c02:	431c      	orrs	r4, r3
    4c04:	00c3      	lsls	r3, r0, #3
    4c06:	2000      	movs	r0, #0
    4c08:	4462      	add	r2, ip
    4c0a:	4641      	mov	r1, r8
    4c0c:	18b6      	adds	r6, r6, r2
    4c0e:	4069      	eors	r1, r5
    4c10:	1c72      	adds	r2, r6, #1
    4c12:	9101      	str	r1, [sp, #4]
    4c14:	4694      	mov	ip, r2
    4c16:	4307      	orrs	r7, r0
    4c18:	2f0f      	cmp	r7, #15
    4c1a:	d900      	bls.n	4c1e <__aeabi_dmul+0x8e>
    4c1c:	e0b0      	b.n	4d80 <__aeabi_dmul+0x1f0>
    4c1e:	4a55      	ldr	r2, [pc, #340]	; (4d74 <__aeabi_dmul+0x1e4>)
    4c20:	00bf      	lsls	r7, r7, #2
    4c22:	59d2      	ldr	r2, [r2, r7]
    4c24:	4697      	mov	pc, r2
    4c26:	465b      	mov	r3, fp
    4c28:	4303      	orrs	r3, r0
    4c2a:	4699      	mov	r9, r3
    4c2c:	d000      	beq.n	4c30 <__aeabi_dmul+0xa0>
    4c2e:	e087      	b.n	4d40 <__aeabi_dmul+0x1b0>
    4c30:	2300      	movs	r3, #0
    4c32:	469b      	mov	fp, r3
    4c34:	3302      	adds	r3, #2
    4c36:	2708      	movs	r7, #8
    4c38:	9302      	str	r3, [sp, #8]
    4c3a:	e7ce      	b.n	4bda <__aeabi_dmul+0x4a>
    4c3c:	4642      	mov	r2, r8
    4c3e:	9201      	str	r2, [sp, #4]
    4c40:	2802      	cmp	r0, #2
    4c42:	d067      	beq.n	4d14 <__aeabi_dmul+0x184>
    4c44:	2803      	cmp	r0, #3
    4c46:	d100      	bne.n	4c4a <__aeabi_dmul+0xba>
    4c48:	e20e      	b.n	5068 <__aeabi_dmul+0x4d8>
    4c4a:	2801      	cmp	r0, #1
    4c4c:	d000      	beq.n	4c50 <__aeabi_dmul+0xc0>
    4c4e:	e162      	b.n	4f16 <__aeabi_dmul+0x386>
    4c50:	2300      	movs	r3, #0
    4c52:	2400      	movs	r4, #0
    4c54:	2200      	movs	r2, #0
    4c56:	4699      	mov	r9, r3
    4c58:	9901      	ldr	r1, [sp, #4]
    4c5a:	4001      	ands	r1, r0
    4c5c:	b2cd      	uxtb	r5, r1
    4c5e:	2100      	movs	r1, #0
    4c60:	0312      	lsls	r2, r2, #12
    4c62:	0d0b      	lsrs	r3, r1, #20
    4c64:	0b12      	lsrs	r2, r2, #12
    4c66:	051b      	lsls	r3, r3, #20
    4c68:	4313      	orrs	r3, r2
    4c6a:	4a43      	ldr	r2, [pc, #268]	; (4d78 <__aeabi_dmul+0x1e8>)
    4c6c:	0524      	lsls	r4, r4, #20
    4c6e:	4013      	ands	r3, r2
    4c70:	431c      	orrs	r4, r3
    4c72:	0064      	lsls	r4, r4, #1
    4c74:	07ed      	lsls	r5, r5, #31
    4c76:	0864      	lsrs	r4, r4, #1
    4c78:	432c      	orrs	r4, r5
    4c7a:	4648      	mov	r0, r9
    4c7c:	0021      	movs	r1, r4
    4c7e:	b007      	add	sp, #28
    4c80:	bc3c      	pop	{r2, r3, r4, r5}
    4c82:	4690      	mov	r8, r2
    4c84:	4699      	mov	r9, r3
    4c86:	46a2      	mov	sl, r4
    4c88:	46ab      	mov	fp, r5
    4c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c8c:	4303      	orrs	r3, r0
    4c8e:	4699      	mov	r9, r3
    4c90:	d04f      	beq.n	4d32 <__aeabi_dmul+0x1a2>
    4c92:	465b      	mov	r3, fp
    4c94:	2b00      	cmp	r3, #0
    4c96:	d100      	bne.n	4c9a <__aeabi_dmul+0x10a>
    4c98:	e189      	b.n	4fae <__aeabi_dmul+0x41e>
    4c9a:	4658      	mov	r0, fp
    4c9c:	f000 fe46 	bl	592c <__clzsi2>
    4ca0:	0003      	movs	r3, r0
    4ca2:	3b0b      	subs	r3, #11
    4ca4:	2b1c      	cmp	r3, #28
    4ca6:	dd00      	ble.n	4caa <__aeabi_dmul+0x11a>
    4ca8:	e17a      	b.n	4fa0 <__aeabi_dmul+0x410>
    4caa:	221d      	movs	r2, #29
    4cac:	1ad3      	subs	r3, r2, r3
    4cae:	003a      	movs	r2, r7
    4cb0:	0001      	movs	r1, r0
    4cb2:	465c      	mov	r4, fp
    4cb4:	40da      	lsrs	r2, r3
    4cb6:	3908      	subs	r1, #8
    4cb8:	408c      	lsls	r4, r1
    4cba:	0013      	movs	r3, r2
    4cbc:	408f      	lsls	r7, r1
    4cbe:	4323      	orrs	r3, r4
    4cc0:	469b      	mov	fp, r3
    4cc2:	46b9      	mov	r9, r7
    4cc4:	2300      	movs	r3, #0
    4cc6:	4e2d      	ldr	r6, [pc, #180]	; (4d7c <__aeabi_dmul+0x1ec>)
    4cc8:	2700      	movs	r7, #0
    4cca:	1a36      	subs	r6, r6, r0
    4ccc:	9302      	str	r3, [sp, #8]
    4cce:	e784      	b.n	4bda <__aeabi_dmul+0x4a>
    4cd0:	4653      	mov	r3, sl
    4cd2:	4323      	orrs	r3, r4
    4cd4:	d12a      	bne.n	4d2c <__aeabi_dmul+0x19c>
    4cd6:	2400      	movs	r4, #0
    4cd8:	2002      	movs	r0, #2
    4cda:	e796      	b.n	4c0a <__aeabi_dmul+0x7a>
    4cdc:	4653      	mov	r3, sl
    4cde:	4323      	orrs	r3, r4
    4ce0:	d020      	beq.n	4d24 <__aeabi_dmul+0x194>
    4ce2:	2c00      	cmp	r4, #0
    4ce4:	d100      	bne.n	4ce8 <__aeabi_dmul+0x158>
    4ce6:	e157      	b.n	4f98 <__aeabi_dmul+0x408>
    4ce8:	0020      	movs	r0, r4
    4cea:	f000 fe1f 	bl	592c <__clzsi2>
    4cee:	0003      	movs	r3, r0
    4cf0:	3b0b      	subs	r3, #11
    4cf2:	2b1c      	cmp	r3, #28
    4cf4:	dd00      	ble.n	4cf8 <__aeabi_dmul+0x168>
    4cf6:	e149      	b.n	4f8c <__aeabi_dmul+0x3fc>
    4cf8:	211d      	movs	r1, #29
    4cfa:	1acb      	subs	r3, r1, r3
    4cfc:	4651      	mov	r1, sl
    4cfe:	0002      	movs	r2, r0
    4d00:	40d9      	lsrs	r1, r3
    4d02:	4653      	mov	r3, sl
    4d04:	3a08      	subs	r2, #8
    4d06:	4094      	lsls	r4, r2
    4d08:	4093      	lsls	r3, r2
    4d0a:	430c      	orrs	r4, r1
    4d0c:	4a1b      	ldr	r2, [pc, #108]	; (4d7c <__aeabi_dmul+0x1ec>)
    4d0e:	1a12      	subs	r2, r2, r0
    4d10:	2000      	movs	r0, #0
    4d12:	e77a      	b.n	4c0a <__aeabi_dmul+0x7a>
    4d14:	2501      	movs	r5, #1
    4d16:	9b01      	ldr	r3, [sp, #4]
    4d18:	4c14      	ldr	r4, [pc, #80]	; (4d6c <__aeabi_dmul+0x1dc>)
    4d1a:	401d      	ands	r5, r3
    4d1c:	2300      	movs	r3, #0
    4d1e:	2200      	movs	r2, #0
    4d20:	4699      	mov	r9, r3
    4d22:	e79c      	b.n	4c5e <__aeabi_dmul+0xce>
    4d24:	2400      	movs	r4, #0
    4d26:	2200      	movs	r2, #0
    4d28:	2001      	movs	r0, #1
    4d2a:	e76e      	b.n	4c0a <__aeabi_dmul+0x7a>
    4d2c:	4653      	mov	r3, sl
    4d2e:	2003      	movs	r0, #3
    4d30:	e76b      	b.n	4c0a <__aeabi_dmul+0x7a>
    4d32:	2300      	movs	r3, #0
    4d34:	469b      	mov	fp, r3
    4d36:	3301      	adds	r3, #1
    4d38:	2704      	movs	r7, #4
    4d3a:	2600      	movs	r6, #0
    4d3c:	9302      	str	r3, [sp, #8]
    4d3e:	e74c      	b.n	4bda <__aeabi_dmul+0x4a>
    4d40:	2303      	movs	r3, #3
    4d42:	4681      	mov	r9, r0
    4d44:	270c      	movs	r7, #12
    4d46:	9302      	str	r3, [sp, #8]
    4d48:	e747      	b.n	4bda <__aeabi_dmul+0x4a>
    4d4a:	2280      	movs	r2, #128	; 0x80
    4d4c:	2300      	movs	r3, #0
    4d4e:	2500      	movs	r5, #0
    4d50:	0312      	lsls	r2, r2, #12
    4d52:	4699      	mov	r9, r3
    4d54:	4c05      	ldr	r4, [pc, #20]	; (4d6c <__aeabi_dmul+0x1dc>)
    4d56:	e782      	b.n	4c5e <__aeabi_dmul+0xce>
    4d58:	465c      	mov	r4, fp
    4d5a:	464b      	mov	r3, r9
    4d5c:	9802      	ldr	r0, [sp, #8]
    4d5e:	e76f      	b.n	4c40 <__aeabi_dmul+0xb0>
    4d60:	465c      	mov	r4, fp
    4d62:	464b      	mov	r3, r9
    4d64:	9501      	str	r5, [sp, #4]
    4d66:	9802      	ldr	r0, [sp, #8]
    4d68:	e76a      	b.n	4c40 <__aeabi_dmul+0xb0>
    4d6a:	46c0      	nop			; (mov r8, r8)
    4d6c:	000007ff 	.word	0x000007ff
    4d70:	fffffc01 	.word	0xfffffc01
    4d74:	00005c64 	.word	0x00005c64
    4d78:	800fffff 	.word	0x800fffff
    4d7c:	fffffc0d 	.word	0xfffffc0d
    4d80:	464a      	mov	r2, r9
    4d82:	4649      	mov	r1, r9
    4d84:	0c17      	lsrs	r7, r2, #16
    4d86:	0c1a      	lsrs	r2, r3, #16
    4d88:	041b      	lsls	r3, r3, #16
    4d8a:	0c1b      	lsrs	r3, r3, #16
    4d8c:	0408      	lsls	r0, r1, #16
    4d8e:	0019      	movs	r1, r3
    4d90:	0c00      	lsrs	r0, r0, #16
    4d92:	4341      	muls	r1, r0
    4d94:	0015      	movs	r5, r2
    4d96:	4688      	mov	r8, r1
    4d98:	0019      	movs	r1, r3
    4d9a:	437d      	muls	r5, r7
    4d9c:	4379      	muls	r1, r7
    4d9e:	9503      	str	r5, [sp, #12]
    4da0:	4689      	mov	r9, r1
    4da2:	0029      	movs	r1, r5
    4da4:	0015      	movs	r5, r2
    4da6:	4345      	muls	r5, r0
    4da8:	444d      	add	r5, r9
    4daa:	9502      	str	r5, [sp, #8]
    4dac:	4645      	mov	r5, r8
    4dae:	0c2d      	lsrs	r5, r5, #16
    4db0:	46aa      	mov	sl, r5
    4db2:	9d02      	ldr	r5, [sp, #8]
    4db4:	4455      	add	r5, sl
    4db6:	45a9      	cmp	r9, r5
    4db8:	d906      	bls.n	4dc8 <__aeabi_dmul+0x238>
    4dba:	468a      	mov	sl, r1
    4dbc:	2180      	movs	r1, #128	; 0x80
    4dbe:	0249      	lsls	r1, r1, #9
    4dc0:	4689      	mov	r9, r1
    4dc2:	44ca      	add	sl, r9
    4dc4:	4651      	mov	r1, sl
    4dc6:	9103      	str	r1, [sp, #12]
    4dc8:	0c29      	lsrs	r1, r5, #16
    4dca:	9104      	str	r1, [sp, #16]
    4dcc:	4641      	mov	r1, r8
    4dce:	0409      	lsls	r1, r1, #16
    4dd0:	042d      	lsls	r5, r5, #16
    4dd2:	0c09      	lsrs	r1, r1, #16
    4dd4:	4688      	mov	r8, r1
    4dd6:	0029      	movs	r1, r5
    4dd8:	0c25      	lsrs	r5, r4, #16
    4dda:	0424      	lsls	r4, r4, #16
    4ddc:	4441      	add	r1, r8
    4dde:	0c24      	lsrs	r4, r4, #16
    4de0:	9105      	str	r1, [sp, #20]
    4de2:	0021      	movs	r1, r4
    4de4:	4341      	muls	r1, r0
    4de6:	4688      	mov	r8, r1
    4de8:	0021      	movs	r1, r4
    4dea:	4379      	muls	r1, r7
    4dec:	468a      	mov	sl, r1
    4dee:	4368      	muls	r0, r5
    4df0:	4641      	mov	r1, r8
    4df2:	4450      	add	r0, sl
    4df4:	4681      	mov	r9, r0
    4df6:	0c08      	lsrs	r0, r1, #16
    4df8:	4448      	add	r0, r9
    4dfa:	436f      	muls	r7, r5
    4dfc:	4582      	cmp	sl, r0
    4dfe:	d903      	bls.n	4e08 <__aeabi_dmul+0x278>
    4e00:	2180      	movs	r1, #128	; 0x80
    4e02:	0249      	lsls	r1, r1, #9
    4e04:	4689      	mov	r9, r1
    4e06:	444f      	add	r7, r9
    4e08:	0c01      	lsrs	r1, r0, #16
    4e0a:	4689      	mov	r9, r1
    4e0c:	0039      	movs	r1, r7
    4e0e:	4449      	add	r1, r9
    4e10:	9102      	str	r1, [sp, #8]
    4e12:	4641      	mov	r1, r8
    4e14:	040f      	lsls	r7, r1, #16
    4e16:	9904      	ldr	r1, [sp, #16]
    4e18:	0c3f      	lsrs	r7, r7, #16
    4e1a:	4688      	mov	r8, r1
    4e1c:	0400      	lsls	r0, r0, #16
    4e1e:	19c0      	adds	r0, r0, r7
    4e20:	4480      	add	r8, r0
    4e22:	4641      	mov	r1, r8
    4e24:	9104      	str	r1, [sp, #16]
    4e26:	4659      	mov	r1, fp
    4e28:	0c0f      	lsrs	r7, r1, #16
    4e2a:	0409      	lsls	r1, r1, #16
    4e2c:	0c09      	lsrs	r1, r1, #16
    4e2e:	4688      	mov	r8, r1
    4e30:	4359      	muls	r1, r3
    4e32:	468a      	mov	sl, r1
    4e34:	0039      	movs	r1, r7
    4e36:	4351      	muls	r1, r2
    4e38:	4689      	mov	r9, r1
    4e3a:	4641      	mov	r1, r8
    4e3c:	434a      	muls	r2, r1
    4e3e:	4651      	mov	r1, sl
    4e40:	0c09      	lsrs	r1, r1, #16
    4e42:	468b      	mov	fp, r1
    4e44:	437b      	muls	r3, r7
    4e46:	18d2      	adds	r2, r2, r3
    4e48:	445a      	add	r2, fp
    4e4a:	4293      	cmp	r3, r2
    4e4c:	d903      	bls.n	4e56 <__aeabi_dmul+0x2c6>
    4e4e:	2380      	movs	r3, #128	; 0x80
    4e50:	025b      	lsls	r3, r3, #9
    4e52:	469b      	mov	fp, r3
    4e54:	44d9      	add	r9, fp
    4e56:	4651      	mov	r1, sl
    4e58:	0409      	lsls	r1, r1, #16
    4e5a:	0c09      	lsrs	r1, r1, #16
    4e5c:	468a      	mov	sl, r1
    4e5e:	4641      	mov	r1, r8
    4e60:	4361      	muls	r1, r4
    4e62:	437c      	muls	r4, r7
    4e64:	0c13      	lsrs	r3, r2, #16
    4e66:	0412      	lsls	r2, r2, #16
    4e68:	444b      	add	r3, r9
    4e6a:	4452      	add	r2, sl
    4e6c:	46a1      	mov	r9, r4
    4e6e:	468a      	mov	sl, r1
    4e70:	003c      	movs	r4, r7
    4e72:	4641      	mov	r1, r8
    4e74:	436c      	muls	r4, r5
    4e76:	434d      	muls	r5, r1
    4e78:	4651      	mov	r1, sl
    4e7a:	444d      	add	r5, r9
    4e7c:	0c0f      	lsrs	r7, r1, #16
    4e7e:	197d      	adds	r5, r7, r5
    4e80:	45a9      	cmp	r9, r5
    4e82:	d903      	bls.n	4e8c <__aeabi_dmul+0x2fc>
    4e84:	2180      	movs	r1, #128	; 0x80
    4e86:	0249      	lsls	r1, r1, #9
    4e88:	4688      	mov	r8, r1
    4e8a:	4444      	add	r4, r8
    4e8c:	9f04      	ldr	r7, [sp, #16]
    4e8e:	9903      	ldr	r1, [sp, #12]
    4e90:	46b8      	mov	r8, r7
    4e92:	4441      	add	r1, r8
    4e94:	468b      	mov	fp, r1
    4e96:	4583      	cmp	fp, r0
    4e98:	4180      	sbcs	r0, r0
    4e9a:	4241      	negs	r1, r0
    4e9c:	4688      	mov	r8, r1
    4e9e:	4651      	mov	r1, sl
    4ea0:	0408      	lsls	r0, r1, #16
    4ea2:	042f      	lsls	r7, r5, #16
    4ea4:	0c00      	lsrs	r0, r0, #16
    4ea6:	183f      	adds	r7, r7, r0
    4ea8:	4658      	mov	r0, fp
    4eaa:	9902      	ldr	r1, [sp, #8]
    4eac:	1810      	adds	r0, r2, r0
    4eae:	4689      	mov	r9, r1
    4eb0:	4290      	cmp	r0, r2
    4eb2:	4192      	sbcs	r2, r2
    4eb4:	444f      	add	r7, r9
    4eb6:	46ba      	mov	sl, r7
    4eb8:	4252      	negs	r2, r2
    4eba:	4699      	mov	r9, r3
    4ebc:	4693      	mov	fp, r2
    4ebe:	44c2      	add	sl, r8
    4ec0:	44d1      	add	r9, sl
    4ec2:	44cb      	add	fp, r9
    4ec4:	428f      	cmp	r7, r1
    4ec6:	41bf      	sbcs	r7, r7
    4ec8:	45c2      	cmp	sl, r8
    4eca:	4189      	sbcs	r1, r1
    4ecc:	4599      	cmp	r9, r3
    4ece:	419b      	sbcs	r3, r3
    4ed0:	4593      	cmp	fp, r2
    4ed2:	4192      	sbcs	r2, r2
    4ed4:	427f      	negs	r7, r7
    4ed6:	4249      	negs	r1, r1
    4ed8:	0c2d      	lsrs	r5, r5, #16
    4eda:	4252      	negs	r2, r2
    4edc:	430f      	orrs	r7, r1
    4ede:	425b      	negs	r3, r3
    4ee0:	4313      	orrs	r3, r2
    4ee2:	197f      	adds	r7, r7, r5
    4ee4:	18ff      	adds	r7, r7, r3
    4ee6:	465b      	mov	r3, fp
    4ee8:	193c      	adds	r4, r7, r4
    4eea:	0ddb      	lsrs	r3, r3, #23
    4eec:	9a05      	ldr	r2, [sp, #20]
    4eee:	0264      	lsls	r4, r4, #9
    4ef0:	431c      	orrs	r4, r3
    4ef2:	0243      	lsls	r3, r0, #9
    4ef4:	4313      	orrs	r3, r2
    4ef6:	1e5d      	subs	r5, r3, #1
    4ef8:	41ab      	sbcs	r3, r5
    4efa:	465a      	mov	r2, fp
    4efc:	0dc0      	lsrs	r0, r0, #23
    4efe:	4303      	orrs	r3, r0
    4f00:	0252      	lsls	r2, r2, #9
    4f02:	4313      	orrs	r3, r2
    4f04:	01e2      	lsls	r2, r4, #7
    4f06:	d556      	bpl.n	4fb6 <__aeabi_dmul+0x426>
    4f08:	2001      	movs	r0, #1
    4f0a:	085a      	lsrs	r2, r3, #1
    4f0c:	4003      	ands	r3, r0
    4f0e:	4313      	orrs	r3, r2
    4f10:	07e2      	lsls	r2, r4, #31
    4f12:	4313      	orrs	r3, r2
    4f14:	0864      	lsrs	r4, r4, #1
    4f16:	485a      	ldr	r0, [pc, #360]	; (5080 <__aeabi_dmul+0x4f0>)
    4f18:	4460      	add	r0, ip
    4f1a:	2800      	cmp	r0, #0
    4f1c:	dd4d      	ble.n	4fba <__aeabi_dmul+0x42a>
    4f1e:	075a      	lsls	r2, r3, #29
    4f20:	d009      	beq.n	4f36 <__aeabi_dmul+0x3a6>
    4f22:	220f      	movs	r2, #15
    4f24:	401a      	ands	r2, r3
    4f26:	2a04      	cmp	r2, #4
    4f28:	d005      	beq.n	4f36 <__aeabi_dmul+0x3a6>
    4f2a:	1d1a      	adds	r2, r3, #4
    4f2c:	429a      	cmp	r2, r3
    4f2e:	419b      	sbcs	r3, r3
    4f30:	425b      	negs	r3, r3
    4f32:	18e4      	adds	r4, r4, r3
    4f34:	0013      	movs	r3, r2
    4f36:	01e2      	lsls	r2, r4, #7
    4f38:	d504      	bpl.n	4f44 <__aeabi_dmul+0x3b4>
    4f3a:	2080      	movs	r0, #128	; 0x80
    4f3c:	4a51      	ldr	r2, [pc, #324]	; (5084 <__aeabi_dmul+0x4f4>)
    4f3e:	00c0      	lsls	r0, r0, #3
    4f40:	4014      	ands	r4, r2
    4f42:	4460      	add	r0, ip
    4f44:	4a50      	ldr	r2, [pc, #320]	; (5088 <__aeabi_dmul+0x4f8>)
    4f46:	4290      	cmp	r0, r2
    4f48:	dd00      	ble.n	4f4c <__aeabi_dmul+0x3bc>
    4f4a:	e6e3      	b.n	4d14 <__aeabi_dmul+0x184>
    4f4c:	2501      	movs	r5, #1
    4f4e:	08db      	lsrs	r3, r3, #3
    4f50:	0762      	lsls	r2, r4, #29
    4f52:	431a      	orrs	r2, r3
    4f54:	0264      	lsls	r4, r4, #9
    4f56:	9b01      	ldr	r3, [sp, #4]
    4f58:	4691      	mov	r9, r2
    4f5a:	0b22      	lsrs	r2, r4, #12
    4f5c:	0544      	lsls	r4, r0, #21
    4f5e:	0d64      	lsrs	r4, r4, #21
    4f60:	401d      	ands	r5, r3
    4f62:	e67c      	b.n	4c5e <__aeabi_dmul+0xce>
    4f64:	2280      	movs	r2, #128	; 0x80
    4f66:	4659      	mov	r1, fp
    4f68:	0312      	lsls	r2, r2, #12
    4f6a:	4211      	tst	r1, r2
    4f6c:	d008      	beq.n	4f80 <__aeabi_dmul+0x3f0>
    4f6e:	4214      	tst	r4, r2
    4f70:	d106      	bne.n	4f80 <__aeabi_dmul+0x3f0>
    4f72:	4322      	orrs	r2, r4
    4f74:	0312      	lsls	r2, r2, #12
    4f76:	0b12      	lsrs	r2, r2, #12
    4f78:	4645      	mov	r5, r8
    4f7a:	4699      	mov	r9, r3
    4f7c:	4c43      	ldr	r4, [pc, #268]	; (508c <__aeabi_dmul+0x4fc>)
    4f7e:	e66e      	b.n	4c5e <__aeabi_dmul+0xce>
    4f80:	465b      	mov	r3, fp
    4f82:	431a      	orrs	r2, r3
    4f84:	0312      	lsls	r2, r2, #12
    4f86:	0b12      	lsrs	r2, r2, #12
    4f88:	4c40      	ldr	r4, [pc, #256]	; (508c <__aeabi_dmul+0x4fc>)
    4f8a:	e668      	b.n	4c5e <__aeabi_dmul+0xce>
    4f8c:	0003      	movs	r3, r0
    4f8e:	4654      	mov	r4, sl
    4f90:	3b28      	subs	r3, #40	; 0x28
    4f92:	409c      	lsls	r4, r3
    4f94:	2300      	movs	r3, #0
    4f96:	e6b9      	b.n	4d0c <__aeabi_dmul+0x17c>
    4f98:	f000 fcc8 	bl	592c <__clzsi2>
    4f9c:	3020      	adds	r0, #32
    4f9e:	e6a6      	b.n	4cee <__aeabi_dmul+0x15e>
    4fa0:	0003      	movs	r3, r0
    4fa2:	3b28      	subs	r3, #40	; 0x28
    4fa4:	409f      	lsls	r7, r3
    4fa6:	2300      	movs	r3, #0
    4fa8:	46bb      	mov	fp, r7
    4faa:	4699      	mov	r9, r3
    4fac:	e68a      	b.n	4cc4 <__aeabi_dmul+0x134>
    4fae:	f000 fcbd 	bl	592c <__clzsi2>
    4fb2:	3020      	adds	r0, #32
    4fb4:	e674      	b.n	4ca0 <__aeabi_dmul+0x110>
    4fb6:	46b4      	mov	ip, r6
    4fb8:	e7ad      	b.n	4f16 <__aeabi_dmul+0x386>
    4fba:	2501      	movs	r5, #1
    4fbc:	1a2a      	subs	r2, r5, r0
    4fbe:	2a38      	cmp	r2, #56	; 0x38
    4fc0:	dd06      	ble.n	4fd0 <__aeabi_dmul+0x440>
    4fc2:	9b01      	ldr	r3, [sp, #4]
    4fc4:	2400      	movs	r4, #0
    4fc6:	401d      	ands	r5, r3
    4fc8:	2300      	movs	r3, #0
    4fca:	2200      	movs	r2, #0
    4fcc:	4699      	mov	r9, r3
    4fce:	e646      	b.n	4c5e <__aeabi_dmul+0xce>
    4fd0:	2a1f      	cmp	r2, #31
    4fd2:	dc21      	bgt.n	5018 <__aeabi_dmul+0x488>
    4fd4:	2520      	movs	r5, #32
    4fd6:	0020      	movs	r0, r4
    4fd8:	1aad      	subs	r5, r5, r2
    4fda:	001e      	movs	r6, r3
    4fdc:	40ab      	lsls	r3, r5
    4fde:	40a8      	lsls	r0, r5
    4fe0:	40d6      	lsrs	r6, r2
    4fe2:	1e5d      	subs	r5, r3, #1
    4fe4:	41ab      	sbcs	r3, r5
    4fe6:	4330      	orrs	r0, r6
    4fe8:	4318      	orrs	r0, r3
    4fea:	40d4      	lsrs	r4, r2
    4fec:	0743      	lsls	r3, r0, #29
    4fee:	d009      	beq.n	5004 <__aeabi_dmul+0x474>
    4ff0:	230f      	movs	r3, #15
    4ff2:	4003      	ands	r3, r0
    4ff4:	2b04      	cmp	r3, #4
    4ff6:	d005      	beq.n	5004 <__aeabi_dmul+0x474>
    4ff8:	0003      	movs	r3, r0
    4ffa:	1d18      	adds	r0, r3, #4
    4ffc:	4298      	cmp	r0, r3
    4ffe:	419b      	sbcs	r3, r3
    5000:	425b      	negs	r3, r3
    5002:	18e4      	adds	r4, r4, r3
    5004:	0223      	lsls	r3, r4, #8
    5006:	d521      	bpl.n	504c <__aeabi_dmul+0x4bc>
    5008:	2501      	movs	r5, #1
    500a:	9b01      	ldr	r3, [sp, #4]
    500c:	2401      	movs	r4, #1
    500e:	401d      	ands	r5, r3
    5010:	2300      	movs	r3, #0
    5012:	2200      	movs	r2, #0
    5014:	4699      	mov	r9, r3
    5016:	e622      	b.n	4c5e <__aeabi_dmul+0xce>
    5018:	251f      	movs	r5, #31
    501a:	0021      	movs	r1, r4
    501c:	426d      	negs	r5, r5
    501e:	1a28      	subs	r0, r5, r0
    5020:	40c1      	lsrs	r1, r0
    5022:	0008      	movs	r0, r1
    5024:	2a20      	cmp	r2, #32
    5026:	d01d      	beq.n	5064 <__aeabi_dmul+0x4d4>
    5028:	355f      	adds	r5, #95	; 0x5f
    502a:	1aaa      	subs	r2, r5, r2
    502c:	4094      	lsls	r4, r2
    502e:	4323      	orrs	r3, r4
    5030:	1e5c      	subs	r4, r3, #1
    5032:	41a3      	sbcs	r3, r4
    5034:	2507      	movs	r5, #7
    5036:	4303      	orrs	r3, r0
    5038:	401d      	ands	r5, r3
    503a:	2200      	movs	r2, #0
    503c:	2d00      	cmp	r5, #0
    503e:	d009      	beq.n	5054 <__aeabi_dmul+0x4c4>
    5040:	220f      	movs	r2, #15
    5042:	2400      	movs	r4, #0
    5044:	401a      	ands	r2, r3
    5046:	0018      	movs	r0, r3
    5048:	2a04      	cmp	r2, #4
    504a:	d1d6      	bne.n	4ffa <__aeabi_dmul+0x46a>
    504c:	0003      	movs	r3, r0
    504e:	0765      	lsls	r5, r4, #29
    5050:	0264      	lsls	r4, r4, #9
    5052:	0b22      	lsrs	r2, r4, #12
    5054:	08db      	lsrs	r3, r3, #3
    5056:	432b      	orrs	r3, r5
    5058:	2501      	movs	r5, #1
    505a:	4699      	mov	r9, r3
    505c:	9b01      	ldr	r3, [sp, #4]
    505e:	2400      	movs	r4, #0
    5060:	401d      	ands	r5, r3
    5062:	e5fc      	b.n	4c5e <__aeabi_dmul+0xce>
    5064:	2400      	movs	r4, #0
    5066:	e7e2      	b.n	502e <__aeabi_dmul+0x49e>
    5068:	2280      	movs	r2, #128	; 0x80
    506a:	2501      	movs	r5, #1
    506c:	0312      	lsls	r2, r2, #12
    506e:	4322      	orrs	r2, r4
    5070:	9901      	ldr	r1, [sp, #4]
    5072:	0312      	lsls	r2, r2, #12
    5074:	0b12      	lsrs	r2, r2, #12
    5076:	400d      	ands	r5, r1
    5078:	4699      	mov	r9, r3
    507a:	4c04      	ldr	r4, [pc, #16]	; (508c <__aeabi_dmul+0x4fc>)
    507c:	e5ef      	b.n	4c5e <__aeabi_dmul+0xce>
    507e:	46c0      	nop			; (mov r8, r8)
    5080:	000003ff 	.word	0x000003ff
    5084:	feffffff 	.word	0xfeffffff
    5088:	000007fe 	.word	0x000007fe
    508c:	000007ff 	.word	0x000007ff

00005090 <__aeabi_dsub>:
    5090:	b5f0      	push	{r4, r5, r6, r7, lr}
    5092:	4646      	mov	r6, r8
    5094:	46d6      	mov	lr, sl
    5096:	464f      	mov	r7, r9
    5098:	030c      	lsls	r4, r1, #12
    509a:	b5c0      	push	{r6, r7, lr}
    509c:	0fcd      	lsrs	r5, r1, #31
    509e:	004e      	lsls	r6, r1, #1
    50a0:	0a61      	lsrs	r1, r4, #9
    50a2:	0f44      	lsrs	r4, r0, #29
    50a4:	430c      	orrs	r4, r1
    50a6:	00c1      	lsls	r1, r0, #3
    50a8:	0058      	lsls	r0, r3, #1
    50aa:	0d40      	lsrs	r0, r0, #21
    50ac:	4684      	mov	ip, r0
    50ae:	468a      	mov	sl, r1
    50b0:	000f      	movs	r7, r1
    50b2:	0319      	lsls	r1, r3, #12
    50b4:	0f50      	lsrs	r0, r2, #29
    50b6:	0a49      	lsrs	r1, r1, #9
    50b8:	4301      	orrs	r1, r0
    50ba:	48c6      	ldr	r0, [pc, #792]	; (53d4 <__aeabi_dsub+0x344>)
    50bc:	0d76      	lsrs	r6, r6, #21
    50be:	46a8      	mov	r8, r5
    50c0:	0fdb      	lsrs	r3, r3, #31
    50c2:	00d2      	lsls	r2, r2, #3
    50c4:	4584      	cmp	ip, r0
    50c6:	d100      	bne.n	50ca <__aeabi_dsub+0x3a>
    50c8:	e0d8      	b.n	527c <__aeabi_dsub+0x1ec>
    50ca:	2001      	movs	r0, #1
    50cc:	4043      	eors	r3, r0
    50ce:	42ab      	cmp	r3, r5
    50d0:	d100      	bne.n	50d4 <__aeabi_dsub+0x44>
    50d2:	e0a6      	b.n	5222 <__aeabi_dsub+0x192>
    50d4:	4660      	mov	r0, ip
    50d6:	1a35      	subs	r5, r6, r0
    50d8:	2d00      	cmp	r5, #0
    50da:	dc00      	bgt.n	50de <__aeabi_dsub+0x4e>
    50dc:	e105      	b.n	52ea <__aeabi_dsub+0x25a>
    50de:	2800      	cmp	r0, #0
    50e0:	d110      	bne.n	5104 <__aeabi_dsub+0x74>
    50e2:	000b      	movs	r3, r1
    50e4:	4313      	orrs	r3, r2
    50e6:	d100      	bne.n	50ea <__aeabi_dsub+0x5a>
    50e8:	e0d7      	b.n	529a <__aeabi_dsub+0x20a>
    50ea:	1e6b      	subs	r3, r5, #1
    50ec:	2b00      	cmp	r3, #0
    50ee:	d000      	beq.n	50f2 <__aeabi_dsub+0x62>
    50f0:	e14b      	b.n	538a <__aeabi_dsub+0x2fa>
    50f2:	4653      	mov	r3, sl
    50f4:	1a9f      	subs	r7, r3, r2
    50f6:	45ba      	cmp	sl, r7
    50f8:	4180      	sbcs	r0, r0
    50fa:	1a64      	subs	r4, r4, r1
    50fc:	4240      	negs	r0, r0
    50fe:	1a24      	subs	r4, r4, r0
    5100:	2601      	movs	r6, #1
    5102:	e01e      	b.n	5142 <__aeabi_dsub+0xb2>
    5104:	4bb3      	ldr	r3, [pc, #716]	; (53d4 <__aeabi_dsub+0x344>)
    5106:	429e      	cmp	r6, r3
    5108:	d048      	beq.n	519c <__aeabi_dsub+0x10c>
    510a:	2380      	movs	r3, #128	; 0x80
    510c:	041b      	lsls	r3, r3, #16
    510e:	4319      	orrs	r1, r3
    5110:	2d38      	cmp	r5, #56	; 0x38
    5112:	dd00      	ble.n	5116 <__aeabi_dsub+0x86>
    5114:	e119      	b.n	534a <__aeabi_dsub+0x2ba>
    5116:	2d1f      	cmp	r5, #31
    5118:	dd00      	ble.n	511c <__aeabi_dsub+0x8c>
    511a:	e14c      	b.n	53b6 <__aeabi_dsub+0x326>
    511c:	2320      	movs	r3, #32
    511e:	000f      	movs	r7, r1
    5120:	1b5b      	subs	r3, r3, r5
    5122:	0010      	movs	r0, r2
    5124:	409a      	lsls	r2, r3
    5126:	409f      	lsls	r7, r3
    5128:	40e8      	lsrs	r0, r5
    512a:	1e53      	subs	r3, r2, #1
    512c:	419a      	sbcs	r2, r3
    512e:	40e9      	lsrs	r1, r5
    5130:	4307      	orrs	r7, r0
    5132:	4317      	orrs	r7, r2
    5134:	4653      	mov	r3, sl
    5136:	1bdf      	subs	r7, r3, r7
    5138:	1a61      	subs	r1, r4, r1
    513a:	45ba      	cmp	sl, r7
    513c:	41a4      	sbcs	r4, r4
    513e:	4264      	negs	r4, r4
    5140:	1b0c      	subs	r4, r1, r4
    5142:	0223      	lsls	r3, r4, #8
    5144:	d400      	bmi.n	5148 <__aeabi_dsub+0xb8>
    5146:	e0c5      	b.n	52d4 <__aeabi_dsub+0x244>
    5148:	0264      	lsls	r4, r4, #9
    514a:	0a65      	lsrs	r5, r4, #9
    514c:	2d00      	cmp	r5, #0
    514e:	d100      	bne.n	5152 <__aeabi_dsub+0xc2>
    5150:	e0f6      	b.n	5340 <__aeabi_dsub+0x2b0>
    5152:	0028      	movs	r0, r5
    5154:	f000 fbea 	bl	592c <__clzsi2>
    5158:	0003      	movs	r3, r0
    515a:	3b08      	subs	r3, #8
    515c:	2b1f      	cmp	r3, #31
    515e:	dd00      	ble.n	5162 <__aeabi_dsub+0xd2>
    5160:	e0e9      	b.n	5336 <__aeabi_dsub+0x2a6>
    5162:	2220      	movs	r2, #32
    5164:	003c      	movs	r4, r7
    5166:	1ad2      	subs	r2, r2, r3
    5168:	409d      	lsls	r5, r3
    516a:	40d4      	lsrs	r4, r2
    516c:	409f      	lsls	r7, r3
    516e:	4325      	orrs	r5, r4
    5170:	429e      	cmp	r6, r3
    5172:	dd00      	ble.n	5176 <__aeabi_dsub+0xe6>
    5174:	e0db      	b.n	532e <__aeabi_dsub+0x29e>
    5176:	1b9e      	subs	r6, r3, r6
    5178:	1c73      	adds	r3, r6, #1
    517a:	2b1f      	cmp	r3, #31
    517c:	dd00      	ble.n	5180 <__aeabi_dsub+0xf0>
    517e:	e10a      	b.n	5396 <__aeabi_dsub+0x306>
    5180:	2220      	movs	r2, #32
    5182:	0038      	movs	r0, r7
    5184:	1ad2      	subs	r2, r2, r3
    5186:	0029      	movs	r1, r5
    5188:	4097      	lsls	r7, r2
    518a:	002c      	movs	r4, r5
    518c:	4091      	lsls	r1, r2
    518e:	40d8      	lsrs	r0, r3
    5190:	1e7a      	subs	r2, r7, #1
    5192:	4197      	sbcs	r7, r2
    5194:	40dc      	lsrs	r4, r3
    5196:	2600      	movs	r6, #0
    5198:	4301      	orrs	r1, r0
    519a:	430f      	orrs	r7, r1
    519c:	077b      	lsls	r3, r7, #29
    519e:	d009      	beq.n	51b4 <__aeabi_dsub+0x124>
    51a0:	230f      	movs	r3, #15
    51a2:	403b      	ands	r3, r7
    51a4:	2b04      	cmp	r3, #4
    51a6:	d005      	beq.n	51b4 <__aeabi_dsub+0x124>
    51a8:	1d3b      	adds	r3, r7, #4
    51aa:	42bb      	cmp	r3, r7
    51ac:	41bf      	sbcs	r7, r7
    51ae:	427f      	negs	r7, r7
    51b0:	19e4      	adds	r4, r4, r7
    51b2:	001f      	movs	r7, r3
    51b4:	0223      	lsls	r3, r4, #8
    51b6:	d525      	bpl.n	5204 <__aeabi_dsub+0x174>
    51b8:	4b86      	ldr	r3, [pc, #536]	; (53d4 <__aeabi_dsub+0x344>)
    51ba:	3601      	adds	r6, #1
    51bc:	429e      	cmp	r6, r3
    51be:	d100      	bne.n	51c2 <__aeabi_dsub+0x132>
    51c0:	e0af      	b.n	5322 <__aeabi_dsub+0x292>
    51c2:	4b85      	ldr	r3, [pc, #532]	; (53d8 <__aeabi_dsub+0x348>)
    51c4:	2501      	movs	r5, #1
    51c6:	401c      	ands	r4, r3
    51c8:	4643      	mov	r3, r8
    51ca:	0762      	lsls	r2, r4, #29
    51cc:	08ff      	lsrs	r7, r7, #3
    51ce:	0264      	lsls	r4, r4, #9
    51d0:	0576      	lsls	r6, r6, #21
    51d2:	4317      	orrs	r7, r2
    51d4:	0b24      	lsrs	r4, r4, #12
    51d6:	0d76      	lsrs	r6, r6, #21
    51d8:	401d      	ands	r5, r3
    51da:	2100      	movs	r1, #0
    51dc:	0324      	lsls	r4, r4, #12
    51de:	0b23      	lsrs	r3, r4, #12
    51e0:	0d0c      	lsrs	r4, r1, #20
    51e2:	4a7e      	ldr	r2, [pc, #504]	; (53dc <__aeabi_dsub+0x34c>)
    51e4:	0524      	lsls	r4, r4, #20
    51e6:	431c      	orrs	r4, r3
    51e8:	4014      	ands	r4, r2
    51ea:	0533      	lsls	r3, r6, #20
    51ec:	4323      	orrs	r3, r4
    51ee:	005b      	lsls	r3, r3, #1
    51f0:	07ed      	lsls	r5, r5, #31
    51f2:	085b      	lsrs	r3, r3, #1
    51f4:	432b      	orrs	r3, r5
    51f6:	0038      	movs	r0, r7
    51f8:	0019      	movs	r1, r3
    51fa:	bc1c      	pop	{r2, r3, r4}
    51fc:	4690      	mov	r8, r2
    51fe:	4699      	mov	r9, r3
    5200:	46a2      	mov	sl, r4
    5202:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5204:	2501      	movs	r5, #1
    5206:	4643      	mov	r3, r8
    5208:	0762      	lsls	r2, r4, #29
    520a:	08ff      	lsrs	r7, r7, #3
    520c:	4317      	orrs	r7, r2
    520e:	08e4      	lsrs	r4, r4, #3
    5210:	401d      	ands	r5, r3
    5212:	4b70      	ldr	r3, [pc, #448]	; (53d4 <__aeabi_dsub+0x344>)
    5214:	429e      	cmp	r6, r3
    5216:	d036      	beq.n	5286 <__aeabi_dsub+0x1f6>
    5218:	0324      	lsls	r4, r4, #12
    521a:	0576      	lsls	r6, r6, #21
    521c:	0b24      	lsrs	r4, r4, #12
    521e:	0d76      	lsrs	r6, r6, #21
    5220:	e7db      	b.n	51da <__aeabi_dsub+0x14a>
    5222:	4663      	mov	r3, ip
    5224:	1af3      	subs	r3, r6, r3
    5226:	2b00      	cmp	r3, #0
    5228:	dc00      	bgt.n	522c <__aeabi_dsub+0x19c>
    522a:	e094      	b.n	5356 <__aeabi_dsub+0x2c6>
    522c:	4660      	mov	r0, ip
    522e:	2800      	cmp	r0, #0
    5230:	d035      	beq.n	529e <__aeabi_dsub+0x20e>
    5232:	4868      	ldr	r0, [pc, #416]	; (53d4 <__aeabi_dsub+0x344>)
    5234:	4286      	cmp	r6, r0
    5236:	d0b1      	beq.n	519c <__aeabi_dsub+0x10c>
    5238:	2780      	movs	r7, #128	; 0x80
    523a:	043f      	lsls	r7, r7, #16
    523c:	4339      	orrs	r1, r7
    523e:	2b38      	cmp	r3, #56	; 0x38
    5240:	dc00      	bgt.n	5244 <__aeabi_dsub+0x1b4>
    5242:	e0fd      	b.n	5440 <__aeabi_dsub+0x3b0>
    5244:	430a      	orrs	r2, r1
    5246:	0017      	movs	r7, r2
    5248:	2100      	movs	r1, #0
    524a:	1e7a      	subs	r2, r7, #1
    524c:	4197      	sbcs	r7, r2
    524e:	4457      	add	r7, sl
    5250:	4557      	cmp	r7, sl
    5252:	4180      	sbcs	r0, r0
    5254:	1909      	adds	r1, r1, r4
    5256:	4244      	negs	r4, r0
    5258:	190c      	adds	r4, r1, r4
    525a:	0223      	lsls	r3, r4, #8
    525c:	d53a      	bpl.n	52d4 <__aeabi_dsub+0x244>
    525e:	4b5d      	ldr	r3, [pc, #372]	; (53d4 <__aeabi_dsub+0x344>)
    5260:	3601      	adds	r6, #1
    5262:	429e      	cmp	r6, r3
    5264:	d100      	bne.n	5268 <__aeabi_dsub+0x1d8>
    5266:	e14b      	b.n	5500 <__aeabi_dsub+0x470>
    5268:	2201      	movs	r2, #1
    526a:	4b5b      	ldr	r3, [pc, #364]	; (53d8 <__aeabi_dsub+0x348>)
    526c:	401c      	ands	r4, r3
    526e:	087b      	lsrs	r3, r7, #1
    5270:	4017      	ands	r7, r2
    5272:	431f      	orrs	r7, r3
    5274:	07e2      	lsls	r2, r4, #31
    5276:	4317      	orrs	r7, r2
    5278:	0864      	lsrs	r4, r4, #1
    527a:	e78f      	b.n	519c <__aeabi_dsub+0x10c>
    527c:	0008      	movs	r0, r1
    527e:	4310      	orrs	r0, r2
    5280:	d000      	beq.n	5284 <__aeabi_dsub+0x1f4>
    5282:	e724      	b.n	50ce <__aeabi_dsub+0x3e>
    5284:	e721      	b.n	50ca <__aeabi_dsub+0x3a>
    5286:	0023      	movs	r3, r4
    5288:	433b      	orrs	r3, r7
    528a:	d100      	bne.n	528e <__aeabi_dsub+0x1fe>
    528c:	e1b9      	b.n	5602 <__aeabi_dsub+0x572>
    528e:	2280      	movs	r2, #128	; 0x80
    5290:	0312      	lsls	r2, r2, #12
    5292:	4314      	orrs	r4, r2
    5294:	0324      	lsls	r4, r4, #12
    5296:	0b24      	lsrs	r4, r4, #12
    5298:	e79f      	b.n	51da <__aeabi_dsub+0x14a>
    529a:	002e      	movs	r6, r5
    529c:	e77e      	b.n	519c <__aeabi_dsub+0x10c>
    529e:	0008      	movs	r0, r1
    52a0:	4310      	orrs	r0, r2
    52a2:	d100      	bne.n	52a6 <__aeabi_dsub+0x216>
    52a4:	e0ca      	b.n	543c <__aeabi_dsub+0x3ac>
    52a6:	1e58      	subs	r0, r3, #1
    52a8:	4684      	mov	ip, r0
    52aa:	2800      	cmp	r0, #0
    52ac:	d000      	beq.n	52b0 <__aeabi_dsub+0x220>
    52ae:	e0e7      	b.n	5480 <__aeabi_dsub+0x3f0>
    52b0:	4452      	add	r2, sl
    52b2:	4552      	cmp	r2, sl
    52b4:	4180      	sbcs	r0, r0
    52b6:	1864      	adds	r4, r4, r1
    52b8:	4240      	negs	r0, r0
    52ba:	1824      	adds	r4, r4, r0
    52bc:	0017      	movs	r7, r2
    52be:	2601      	movs	r6, #1
    52c0:	0223      	lsls	r3, r4, #8
    52c2:	d507      	bpl.n	52d4 <__aeabi_dsub+0x244>
    52c4:	2602      	movs	r6, #2
    52c6:	e7cf      	b.n	5268 <__aeabi_dsub+0x1d8>
    52c8:	4664      	mov	r4, ip
    52ca:	432c      	orrs	r4, r5
    52cc:	d100      	bne.n	52d0 <__aeabi_dsub+0x240>
    52ce:	e1b3      	b.n	5638 <__aeabi_dsub+0x5a8>
    52d0:	002c      	movs	r4, r5
    52d2:	4667      	mov	r7, ip
    52d4:	077b      	lsls	r3, r7, #29
    52d6:	d000      	beq.n	52da <__aeabi_dsub+0x24a>
    52d8:	e762      	b.n	51a0 <__aeabi_dsub+0x110>
    52da:	0763      	lsls	r3, r4, #29
    52dc:	08ff      	lsrs	r7, r7, #3
    52de:	431f      	orrs	r7, r3
    52e0:	2501      	movs	r5, #1
    52e2:	4643      	mov	r3, r8
    52e4:	08e4      	lsrs	r4, r4, #3
    52e6:	401d      	ands	r5, r3
    52e8:	e793      	b.n	5212 <__aeabi_dsub+0x182>
    52ea:	2d00      	cmp	r5, #0
    52ec:	d178      	bne.n	53e0 <__aeabi_dsub+0x350>
    52ee:	1c75      	adds	r5, r6, #1
    52f0:	056d      	lsls	r5, r5, #21
    52f2:	0d6d      	lsrs	r5, r5, #21
    52f4:	2d01      	cmp	r5, #1
    52f6:	dc00      	bgt.n	52fa <__aeabi_dsub+0x26a>
    52f8:	e0f2      	b.n	54e0 <__aeabi_dsub+0x450>
    52fa:	4650      	mov	r0, sl
    52fc:	1a80      	subs	r0, r0, r2
    52fe:	4582      	cmp	sl, r0
    5300:	41bf      	sbcs	r7, r7
    5302:	1a65      	subs	r5, r4, r1
    5304:	427f      	negs	r7, r7
    5306:	1bed      	subs	r5, r5, r7
    5308:	4684      	mov	ip, r0
    530a:	0228      	lsls	r0, r5, #8
    530c:	d400      	bmi.n	5310 <__aeabi_dsub+0x280>
    530e:	e08c      	b.n	542a <__aeabi_dsub+0x39a>
    5310:	4650      	mov	r0, sl
    5312:	1a17      	subs	r7, r2, r0
    5314:	42ba      	cmp	r2, r7
    5316:	4192      	sbcs	r2, r2
    5318:	1b0c      	subs	r4, r1, r4
    531a:	4255      	negs	r5, r2
    531c:	1b65      	subs	r5, r4, r5
    531e:	4698      	mov	r8, r3
    5320:	e714      	b.n	514c <__aeabi_dsub+0xbc>
    5322:	2501      	movs	r5, #1
    5324:	4643      	mov	r3, r8
    5326:	2400      	movs	r4, #0
    5328:	401d      	ands	r5, r3
    532a:	2700      	movs	r7, #0
    532c:	e755      	b.n	51da <__aeabi_dsub+0x14a>
    532e:	4c2a      	ldr	r4, [pc, #168]	; (53d8 <__aeabi_dsub+0x348>)
    5330:	1af6      	subs	r6, r6, r3
    5332:	402c      	ands	r4, r5
    5334:	e732      	b.n	519c <__aeabi_dsub+0x10c>
    5336:	003d      	movs	r5, r7
    5338:	3828      	subs	r0, #40	; 0x28
    533a:	4085      	lsls	r5, r0
    533c:	2700      	movs	r7, #0
    533e:	e717      	b.n	5170 <__aeabi_dsub+0xe0>
    5340:	0038      	movs	r0, r7
    5342:	f000 faf3 	bl	592c <__clzsi2>
    5346:	3020      	adds	r0, #32
    5348:	e706      	b.n	5158 <__aeabi_dsub+0xc8>
    534a:	430a      	orrs	r2, r1
    534c:	0017      	movs	r7, r2
    534e:	2100      	movs	r1, #0
    5350:	1e7a      	subs	r2, r7, #1
    5352:	4197      	sbcs	r7, r2
    5354:	e6ee      	b.n	5134 <__aeabi_dsub+0xa4>
    5356:	2b00      	cmp	r3, #0
    5358:	d000      	beq.n	535c <__aeabi_dsub+0x2cc>
    535a:	e0e5      	b.n	5528 <__aeabi_dsub+0x498>
    535c:	1c73      	adds	r3, r6, #1
    535e:	469c      	mov	ip, r3
    5360:	055b      	lsls	r3, r3, #21
    5362:	0d5b      	lsrs	r3, r3, #21
    5364:	2b01      	cmp	r3, #1
    5366:	dc00      	bgt.n	536a <__aeabi_dsub+0x2da>
    5368:	e09f      	b.n	54aa <__aeabi_dsub+0x41a>
    536a:	4b1a      	ldr	r3, [pc, #104]	; (53d4 <__aeabi_dsub+0x344>)
    536c:	459c      	cmp	ip, r3
    536e:	d100      	bne.n	5372 <__aeabi_dsub+0x2e2>
    5370:	e0c5      	b.n	54fe <__aeabi_dsub+0x46e>
    5372:	4452      	add	r2, sl
    5374:	4552      	cmp	r2, sl
    5376:	4180      	sbcs	r0, r0
    5378:	1864      	adds	r4, r4, r1
    537a:	4240      	negs	r0, r0
    537c:	1824      	adds	r4, r4, r0
    537e:	07e7      	lsls	r7, r4, #31
    5380:	0852      	lsrs	r2, r2, #1
    5382:	4317      	orrs	r7, r2
    5384:	0864      	lsrs	r4, r4, #1
    5386:	4666      	mov	r6, ip
    5388:	e708      	b.n	519c <__aeabi_dsub+0x10c>
    538a:	4812      	ldr	r0, [pc, #72]	; (53d4 <__aeabi_dsub+0x344>)
    538c:	4285      	cmp	r5, r0
    538e:	d100      	bne.n	5392 <__aeabi_dsub+0x302>
    5390:	e085      	b.n	549e <__aeabi_dsub+0x40e>
    5392:	001d      	movs	r5, r3
    5394:	e6bc      	b.n	5110 <__aeabi_dsub+0x80>
    5396:	0029      	movs	r1, r5
    5398:	3e1f      	subs	r6, #31
    539a:	40f1      	lsrs	r1, r6
    539c:	2b20      	cmp	r3, #32
    539e:	d100      	bne.n	53a2 <__aeabi_dsub+0x312>
    53a0:	e07f      	b.n	54a2 <__aeabi_dsub+0x412>
    53a2:	2240      	movs	r2, #64	; 0x40
    53a4:	1ad3      	subs	r3, r2, r3
    53a6:	409d      	lsls	r5, r3
    53a8:	432f      	orrs	r7, r5
    53aa:	1e7d      	subs	r5, r7, #1
    53ac:	41af      	sbcs	r7, r5
    53ae:	2400      	movs	r4, #0
    53b0:	430f      	orrs	r7, r1
    53b2:	2600      	movs	r6, #0
    53b4:	e78e      	b.n	52d4 <__aeabi_dsub+0x244>
    53b6:	002b      	movs	r3, r5
    53b8:	000f      	movs	r7, r1
    53ba:	3b20      	subs	r3, #32
    53bc:	40df      	lsrs	r7, r3
    53be:	2d20      	cmp	r5, #32
    53c0:	d071      	beq.n	54a6 <__aeabi_dsub+0x416>
    53c2:	2340      	movs	r3, #64	; 0x40
    53c4:	1b5d      	subs	r5, r3, r5
    53c6:	40a9      	lsls	r1, r5
    53c8:	430a      	orrs	r2, r1
    53ca:	1e51      	subs	r1, r2, #1
    53cc:	418a      	sbcs	r2, r1
    53ce:	2100      	movs	r1, #0
    53d0:	4317      	orrs	r7, r2
    53d2:	e6af      	b.n	5134 <__aeabi_dsub+0xa4>
    53d4:	000007ff 	.word	0x000007ff
    53d8:	ff7fffff 	.word	0xff7fffff
    53dc:	800fffff 	.word	0x800fffff
    53e0:	2e00      	cmp	r6, #0
    53e2:	d03e      	beq.n	5462 <__aeabi_dsub+0x3d2>
    53e4:	4eb3      	ldr	r6, [pc, #716]	; (56b4 <__aeabi_dsub+0x624>)
    53e6:	45b4      	cmp	ip, r6
    53e8:	d045      	beq.n	5476 <__aeabi_dsub+0x3e6>
    53ea:	2680      	movs	r6, #128	; 0x80
    53ec:	0436      	lsls	r6, r6, #16
    53ee:	426d      	negs	r5, r5
    53f0:	4334      	orrs	r4, r6
    53f2:	2d38      	cmp	r5, #56	; 0x38
    53f4:	dd00      	ble.n	53f8 <__aeabi_dsub+0x368>
    53f6:	e0a8      	b.n	554a <__aeabi_dsub+0x4ba>
    53f8:	2d1f      	cmp	r5, #31
    53fa:	dd00      	ble.n	53fe <__aeabi_dsub+0x36e>
    53fc:	e11f      	b.n	563e <__aeabi_dsub+0x5ae>
    53fe:	2620      	movs	r6, #32
    5400:	0027      	movs	r7, r4
    5402:	4650      	mov	r0, sl
    5404:	1b76      	subs	r6, r6, r5
    5406:	40b7      	lsls	r7, r6
    5408:	40e8      	lsrs	r0, r5
    540a:	4307      	orrs	r7, r0
    540c:	4650      	mov	r0, sl
    540e:	40b0      	lsls	r0, r6
    5410:	1e46      	subs	r6, r0, #1
    5412:	41b0      	sbcs	r0, r6
    5414:	40ec      	lsrs	r4, r5
    5416:	4338      	orrs	r0, r7
    5418:	1a17      	subs	r7, r2, r0
    541a:	42ba      	cmp	r2, r7
    541c:	4192      	sbcs	r2, r2
    541e:	1b0c      	subs	r4, r1, r4
    5420:	4252      	negs	r2, r2
    5422:	1aa4      	subs	r4, r4, r2
    5424:	4666      	mov	r6, ip
    5426:	4698      	mov	r8, r3
    5428:	e68b      	b.n	5142 <__aeabi_dsub+0xb2>
    542a:	4664      	mov	r4, ip
    542c:	4667      	mov	r7, ip
    542e:	432c      	orrs	r4, r5
    5430:	d000      	beq.n	5434 <__aeabi_dsub+0x3a4>
    5432:	e68b      	b.n	514c <__aeabi_dsub+0xbc>
    5434:	2500      	movs	r5, #0
    5436:	2600      	movs	r6, #0
    5438:	2700      	movs	r7, #0
    543a:	e6ea      	b.n	5212 <__aeabi_dsub+0x182>
    543c:	001e      	movs	r6, r3
    543e:	e6ad      	b.n	519c <__aeabi_dsub+0x10c>
    5440:	2b1f      	cmp	r3, #31
    5442:	dc60      	bgt.n	5506 <__aeabi_dsub+0x476>
    5444:	2720      	movs	r7, #32
    5446:	1af8      	subs	r0, r7, r3
    5448:	000f      	movs	r7, r1
    544a:	4684      	mov	ip, r0
    544c:	4087      	lsls	r7, r0
    544e:	0010      	movs	r0, r2
    5450:	40d8      	lsrs	r0, r3
    5452:	4307      	orrs	r7, r0
    5454:	4660      	mov	r0, ip
    5456:	4082      	lsls	r2, r0
    5458:	1e50      	subs	r0, r2, #1
    545a:	4182      	sbcs	r2, r0
    545c:	40d9      	lsrs	r1, r3
    545e:	4317      	orrs	r7, r2
    5460:	e6f5      	b.n	524e <__aeabi_dsub+0x1be>
    5462:	0026      	movs	r6, r4
    5464:	4650      	mov	r0, sl
    5466:	4306      	orrs	r6, r0
    5468:	d005      	beq.n	5476 <__aeabi_dsub+0x3e6>
    546a:	43ed      	mvns	r5, r5
    546c:	2d00      	cmp	r5, #0
    546e:	d0d3      	beq.n	5418 <__aeabi_dsub+0x388>
    5470:	4e90      	ldr	r6, [pc, #576]	; (56b4 <__aeabi_dsub+0x624>)
    5472:	45b4      	cmp	ip, r6
    5474:	d1bd      	bne.n	53f2 <__aeabi_dsub+0x362>
    5476:	000c      	movs	r4, r1
    5478:	0017      	movs	r7, r2
    547a:	4666      	mov	r6, ip
    547c:	4698      	mov	r8, r3
    547e:	e68d      	b.n	519c <__aeabi_dsub+0x10c>
    5480:	488c      	ldr	r0, [pc, #560]	; (56b4 <__aeabi_dsub+0x624>)
    5482:	4283      	cmp	r3, r0
    5484:	d00b      	beq.n	549e <__aeabi_dsub+0x40e>
    5486:	4663      	mov	r3, ip
    5488:	e6d9      	b.n	523e <__aeabi_dsub+0x1ae>
    548a:	2d00      	cmp	r5, #0
    548c:	d000      	beq.n	5490 <__aeabi_dsub+0x400>
    548e:	e096      	b.n	55be <__aeabi_dsub+0x52e>
    5490:	0008      	movs	r0, r1
    5492:	4310      	orrs	r0, r2
    5494:	d100      	bne.n	5498 <__aeabi_dsub+0x408>
    5496:	e0e2      	b.n	565e <__aeabi_dsub+0x5ce>
    5498:	000c      	movs	r4, r1
    549a:	0017      	movs	r7, r2
    549c:	4698      	mov	r8, r3
    549e:	4e85      	ldr	r6, [pc, #532]	; (56b4 <__aeabi_dsub+0x624>)
    54a0:	e67c      	b.n	519c <__aeabi_dsub+0x10c>
    54a2:	2500      	movs	r5, #0
    54a4:	e780      	b.n	53a8 <__aeabi_dsub+0x318>
    54a6:	2100      	movs	r1, #0
    54a8:	e78e      	b.n	53c8 <__aeabi_dsub+0x338>
    54aa:	0023      	movs	r3, r4
    54ac:	4650      	mov	r0, sl
    54ae:	4303      	orrs	r3, r0
    54b0:	2e00      	cmp	r6, #0
    54b2:	d000      	beq.n	54b6 <__aeabi_dsub+0x426>
    54b4:	e0a8      	b.n	5608 <__aeabi_dsub+0x578>
    54b6:	2b00      	cmp	r3, #0
    54b8:	d100      	bne.n	54bc <__aeabi_dsub+0x42c>
    54ba:	e0de      	b.n	567a <__aeabi_dsub+0x5ea>
    54bc:	000b      	movs	r3, r1
    54be:	4313      	orrs	r3, r2
    54c0:	d100      	bne.n	54c4 <__aeabi_dsub+0x434>
    54c2:	e66b      	b.n	519c <__aeabi_dsub+0x10c>
    54c4:	4452      	add	r2, sl
    54c6:	4552      	cmp	r2, sl
    54c8:	4180      	sbcs	r0, r0
    54ca:	1864      	adds	r4, r4, r1
    54cc:	4240      	negs	r0, r0
    54ce:	1824      	adds	r4, r4, r0
    54d0:	0017      	movs	r7, r2
    54d2:	0223      	lsls	r3, r4, #8
    54d4:	d400      	bmi.n	54d8 <__aeabi_dsub+0x448>
    54d6:	e6fd      	b.n	52d4 <__aeabi_dsub+0x244>
    54d8:	4b77      	ldr	r3, [pc, #476]	; (56b8 <__aeabi_dsub+0x628>)
    54da:	4666      	mov	r6, ip
    54dc:	401c      	ands	r4, r3
    54de:	e65d      	b.n	519c <__aeabi_dsub+0x10c>
    54e0:	0025      	movs	r5, r4
    54e2:	4650      	mov	r0, sl
    54e4:	4305      	orrs	r5, r0
    54e6:	2e00      	cmp	r6, #0
    54e8:	d1cf      	bne.n	548a <__aeabi_dsub+0x3fa>
    54ea:	2d00      	cmp	r5, #0
    54ec:	d14f      	bne.n	558e <__aeabi_dsub+0x4fe>
    54ee:	000c      	movs	r4, r1
    54f0:	4314      	orrs	r4, r2
    54f2:	d100      	bne.n	54f6 <__aeabi_dsub+0x466>
    54f4:	e0a0      	b.n	5638 <__aeabi_dsub+0x5a8>
    54f6:	000c      	movs	r4, r1
    54f8:	0017      	movs	r7, r2
    54fa:	4698      	mov	r8, r3
    54fc:	e64e      	b.n	519c <__aeabi_dsub+0x10c>
    54fe:	4666      	mov	r6, ip
    5500:	2400      	movs	r4, #0
    5502:	2700      	movs	r7, #0
    5504:	e685      	b.n	5212 <__aeabi_dsub+0x182>
    5506:	001f      	movs	r7, r3
    5508:	0008      	movs	r0, r1
    550a:	3f20      	subs	r7, #32
    550c:	40f8      	lsrs	r0, r7
    550e:	0007      	movs	r7, r0
    5510:	2b20      	cmp	r3, #32
    5512:	d100      	bne.n	5516 <__aeabi_dsub+0x486>
    5514:	e08e      	b.n	5634 <__aeabi_dsub+0x5a4>
    5516:	2040      	movs	r0, #64	; 0x40
    5518:	1ac3      	subs	r3, r0, r3
    551a:	4099      	lsls	r1, r3
    551c:	430a      	orrs	r2, r1
    551e:	1e51      	subs	r1, r2, #1
    5520:	418a      	sbcs	r2, r1
    5522:	2100      	movs	r1, #0
    5524:	4317      	orrs	r7, r2
    5526:	e692      	b.n	524e <__aeabi_dsub+0x1be>
    5528:	2e00      	cmp	r6, #0
    552a:	d114      	bne.n	5556 <__aeabi_dsub+0x4c6>
    552c:	0026      	movs	r6, r4
    552e:	4650      	mov	r0, sl
    5530:	4306      	orrs	r6, r0
    5532:	d062      	beq.n	55fa <__aeabi_dsub+0x56a>
    5534:	43db      	mvns	r3, r3
    5536:	2b00      	cmp	r3, #0
    5538:	d15c      	bne.n	55f4 <__aeabi_dsub+0x564>
    553a:	1887      	adds	r7, r0, r2
    553c:	4297      	cmp	r7, r2
    553e:	4192      	sbcs	r2, r2
    5540:	1864      	adds	r4, r4, r1
    5542:	4252      	negs	r2, r2
    5544:	18a4      	adds	r4, r4, r2
    5546:	4666      	mov	r6, ip
    5548:	e687      	b.n	525a <__aeabi_dsub+0x1ca>
    554a:	4650      	mov	r0, sl
    554c:	4320      	orrs	r0, r4
    554e:	1e44      	subs	r4, r0, #1
    5550:	41a0      	sbcs	r0, r4
    5552:	2400      	movs	r4, #0
    5554:	e760      	b.n	5418 <__aeabi_dsub+0x388>
    5556:	4e57      	ldr	r6, [pc, #348]	; (56b4 <__aeabi_dsub+0x624>)
    5558:	45b4      	cmp	ip, r6
    555a:	d04e      	beq.n	55fa <__aeabi_dsub+0x56a>
    555c:	2680      	movs	r6, #128	; 0x80
    555e:	0436      	lsls	r6, r6, #16
    5560:	425b      	negs	r3, r3
    5562:	4334      	orrs	r4, r6
    5564:	2b38      	cmp	r3, #56	; 0x38
    5566:	dd00      	ble.n	556a <__aeabi_dsub+0x4da>
    5568:	e07f      	b.n	566a <__aeabi_dsub+0x5da>
    556a:	2b1f      	cmp	r3, #31
    556c:	dd00      	ble.n	5570 <__aeabi_dsub+0x4e0>
    556e:	e08b      	b.n	5688 <__aeabi_dsub+0x5f8>
    5570:	2620      	movs	r6, #32
    5572:	0027      	movs	r7, r4
    5574:	4650      	mov	r0, sl
    5576:	1af6      	subs	r6, r6, r3
    5578:	40b7      	lsls	r7, r6
    557a:	40d8      	lsrs	r0, r3
    557c:	4307      	orrs	r7, r0
    557e:	4650      	mov	r0, sl
    5580:	40b0      	lsls	r0, r6
    5582:	1e46      	subs	r6, r0, #1
    5584:	41b0      	sbcs	r0, r6
    5586:	4307      	orrs	r7, r0
    5588:	40dc      	lsrs	r4, r3
    558a:	18bf      	adds	r7, r7, r2
    558c:	e7d6      	b.n	553c <__aeabi_dsub+0x4ac>
    558e:	000d      	movs	r5, r1
    5590:	4315      	orrs	r5, r2
    5592:	d100      	bne.n	5596 <__aeabi_dsub+0x506>
    5594:	e602      	b.n	519c <__aeabi_dsub+0x10c>
    5596:	4650      	mov	r0, sl
    5598:	1a80      	subs	r0, r0, r2
    559a:	4582      	cmp	sl, r0
    559c:	41bf      	sbcs	r7, r7
    559e:	1a65      	subs	r5, r4, r1
    55a0:	427f      	negs	r7, r7
    55a2:	1bed      	subs	r5, r5, r7
    55a4:	4684      	mov	ip, r0
    55a6:	0228      	lsls	r0, r5, #8
    55a8:	d400      	bmi.n	55ac <__aeabi_dsub+0x51c>
    55aa:	e68d      	b.n	52c8 <__aeabi_dsub+0x238>
    55ac:	4650      	mov	r0, sl
    55ae:	1a17      	subs	r7, r2, r0
    55b0:	42ba      	cmp	r2, r7
    55b2:	4192      	sbcs	r2, r2
    55b4:	1b0c      	subs	r4, r1, r4
    55b6:	4252      	negs	r2, r2
    55b8:	1aa4      	subs	r4, r4, r2
    55ba:	4698      	mov	r8, r3
    55bc:	e5ee      	b.n	519c <__aeabi_dsub+0x10c>
    55be:	000d      	movs	r5, r1
    55c0:	4315      	orrs	r5, r2
    55c2:	d100      	bne.n	55c6 <__aeabi_dsub+0x536>
    55c4:	e76b      	b.n	549e <__aeabi_dsub+0x40e>
    55c6:	4650      	mov	r0, sl
    55c8:	0767      	lsls	r7, r4, #29
    55ca:	08c0      	lsrs	r0, r0, #3
    55cc:	4307      	orrs	r7, r0
    55ce:	2080      	movs	r0, #128	; 0x80
    55d0:	08e4      	lsrs	r4, r4, #3
    55d2:	0300      	lsls	r0, r0, #12
    55d4:	4204      	tst	r4, r0
    55d6:	d007      	beq.n	55e8 <__aeabi_dsub+0x558>
    55d8:	08cd      	lsrs	r5, r1, #3
    55da:	4205      	tst	r5, r0
    55dc:	d104      	bne.n	55e8 <__aeabi_dsub+0x558>
    55de:	002c      	movs	r4, r5
    55e0:	4698      	mov	r8, r3
    55e2:	08d7      	lsrs	r7, r2, #3
    55e4:	0749      	lsls	r1, r1, #29
    55e6:	430f      	orrs	r7, r1
    55e8:	0f7b      	lsrs	r3, r7, #29
    55ea:	00e4      	lsls	r4, r4, #3
    55ec:	431c      	orrs	r4, r3
    55ee:	00ff      	lsls	r7, r7, #3
    55f0:	4e30      	ldr	r6, [pc, #192]	; (56b4 <__aeabi_dsub+0x624>)
    55f2:	e5d3      	b.n	519c <__aeabi_dsub+0x10c>
    55f4:	4e2f      	ldr	r6, [pc, #188]	; (56b4 <__aeabi_dsub+0x624>)
    55f6:	45b4      	cmp	ip, r6
    55f8:	d1b4      	bne.n	5564 <__aeabi_dsub+0x4d4>
    55fa:	000c      	movs	r4, r1
    55fc:	0017      	movs	r7, r2
    55fe:	4666      	mov	r6, ip
    5600:	e5cc      	b.n	519c <__aeabi_dsub+0x10c>
    5602:	2700      	movs	r7, #0
    5604:	2400      	movs	r4, #0
    5606:	e5e8      	b.n	51da <__aeabi_dsub+0x14a>
    5608:	2b00      	cmp	r3, #0
    560a:	d039      	beq.n	5680 <__aeabi_dsub+0x5f0>
    560c:	000b      	movs	r3, r1
    560e:	4313      	orrs	r3, r2
    5610:	d100      	bne.n	5614 <__aeabi_dsub+0x584>
    5612:	e744      	b.n	549e <__aeabi_dsub+0x40e>
    5614:	08c0      	lsrs	r0, r0, #3
    5616:	0767      	lsls	r7, r4, #29
    5618:	4307      	orrs	r7, r0
    561a:	2080      	movs	r0, #128	; 0x80
    561c:	08e4      	lsrs	r4, r4, #3
    561e:	0300      	lsls	r0, r0, #12
    5620:	4204      	tst	r4, r0
    5622:	d0e1      	beq.n	55e8 <__aeabi_dsub+0x558>
    5624:	08cb      	lsrs	r3, r1, #3
    5626:	4203      	tst	r3, r0
    5628:	d1de      	bne.n	55e8 <__aeabi_dsub+0x558>
    562a:	08d7      	lsrs	r7, r2, #3
    562c:	0749      	lsls	r1, r1, #29
    562e:	430f      	orrs	r7, r1
    5630:	001c      	movs	r4, r3
    5632:	e7d9      	b.n	55e8 <__aeabi_dsub+0x558>
    5634:	2100      	movs	r1, #0
    5636:	e771      	b.n	551c <__aeabi_dsub+0x48c>
    5638:	2500      	movs	r5, #0
    563a:	2700      	movs	r7, #0
    563c:	e5e9      	b.n	5212 <__aeabi_dsub+0x182>
    563e:	002e      	movs	r6, r5
    5640:	0027      	movs	r7, r4
    5642:	3e20      	subs	r6, #32
    5644:	40f7      	lsrs	r7, r6
    5646:	2d20      	cmp	r5, #32
    5648:	d02f      	beq.n	56aa <__aeabi_dsub+0x61a>
    564a:	2640      	movs	r6, #64	; 0x40
    564c:	1b75      	subs	r5, r6, r5
    564e:	40ac      	lsls	r4, r5
    5650:	4650      	mov	r0, sl
    5652:	4320      	orrs	r0, r4
    5654:	1e44      	subs	r4, r0, #1
    5656:	41a0      	sbcs	r0, r4
    5658:	2400      	movs	r4, #0
    565a:	4338      	orrs	r0, r7
    565c:	e6dc      	b.n	5418 <__aeabi_dsub+0x388>
    565e:	2480      	movs	r4, #128	; 0x80
    5660:	2500      	movs	r5, #0
    5662:	0324      	lsls	r4, r4, #12
    5664:	4e13      	ldr	r6, [pc, #76]	; (56b4 <__aeabi_dsub+0x624>)
    5666:	2700      	movs	r7, #0
    5668:	e5d3      	b.n	5212 <__aeabi_dsub+0x182>
    566a:	4650      	mov	r0, sl
    566c:	4320      	orrs	r0, r4
    566e:	0007      	movs	r7, r0
    5670:	1e78      	subs	r0, r7, #1
    5672:	4187      	sbcs	r7, r0
    5674:	2400      	movs	r4, #0
    5676:	18bf      	adds	r7, r7, r2
    5678:	e760      	b.n	553c <__aeabi_dsub+0x4ac>
    567a:	000c      	movs	r4, r1
    567c:	0017      	movs	r7, r2
    567e:	e58d      	b.n	519c <__aeabi_dsub+0x10c>
    5680:	000c      	movs	r4, r1
    5682:	0017      	movs	r7, r2
    5684:	4e0b      	ldr	r6, [pc, #44]	; (56b4 <__aeabi_dsub+0x624>)
    5686:	e589      	b.n	519c <__aeabi_dsub+0x10c>
    5688:	001e      	movs	r6, r3
    568a:	0027      	movs	r7, r4
    568c:	3e20      	subs	r6, #32
    568e:	40f7      	lsrs	r7, r6
    5690:	2b20      	cmp	r3, #32
    5692:	d00c      	beq.n	56ae <__aeabi_dsub+0x61e>
    5694:	2640      	movs	r6, #64	; 0x40
    5696:	1af3      	subs	r3, r6, r3
    5698:	409c      	lsls	r4, r3
    569a:	4650      	mov	r0, sl
    569c:	4320      	orrs	r0, r4
    569e:	1e44      	subs	r4, r0, #1
    56a0:	41a0      	sbcs	r0, r4
    56a2:	4307      	orrs	r7, r0
    56a4:	2400      	movs	r4, #0
    56a6:	18bf      	adds	r7, r7, r2
    56a8:	e748      	b.n	553c <__aeabi_dsub+0x4ac>
    56aa:	2400      	movs	r4, #0
    56ac:	e7d0      	b.n	5650 <__aeabi_dsub+0x5c0>
    56ae:	2400      	movs	r4, #0
    56b0:	e7f3      	b.n	569a <__aeabi_dsub+0x60a>
    56b2:	46c0      	nop			; (mov r8, r8)
    56b4:	000007ff 	.word	0x000007ff
    56b8:	ff7fffff 	.word	0xff7fffff

000056bc <__aeabi_d2iz>:
    56bc:	b530      	push	{r4, r5, lr}
    56be:	4d13      	ldr	r5, [pc, #76]	; (570c <__aeabi_d2iz+0x50>)
    56c0:	030a      	lsls	r2, r1, #12
    56c2:	004b      	lsls	r3, r1, #1
    56c4:	0b12      	lsrs	r2, r2, #12
    56c6:	0d5b      	lsrs	r3, r3, #21
    56c8:	0fc9      	lsrs	r1, r1, #31
    56ca:	2400      	movs	r4, #0
    56cc:	42ab      	cmp	r3, r5
    56ce:	dd10      	ble.n	56f2 <__aeabi_d2iz+0x36>
    56d0:	4c0f      	ldr	r4, [pc, #60]	; (5710 <__aeabi_d2iz+0x54>)
    56d2:	42a3      	cmp	r3, r4
    56d4:	dc0f      	bgt.n	56f6 <__aeabi_d2iz+0x3a>
    56d6:	2480      	movs	r4, #128	; 0x80
    56d8:	4d0e      	ldr	r5, [pc, #56]	; (5714 <__aeabi_d2iz+0x58>)
    56da:	0364      	lsls	r4, r4, #13
    56dc:	4322      	orrs	r2, r4
    56de:	1aed      	subs	r5, r5, r3
    56e0:	2d1f      	cmp	r5, #31
    56e2:	dd0b      	ble.n	56fc <__aeabi_d2iz+0x40>
    56e4:	480c      	ldr	r0, [pc, #48]	; (5718 <__aeabi_d2iz+0x5c>)
    56e6:	1ac3      	subs	r3, r0, r3
    56e8:	40da      	lsrs	r2, r3
    56ea:	4254      	negs	r4, r2
    56ec:	2900      	cmp	r1, #0
    56ee:	d100      	bne.n	56f2 <__aeabi_d2iz+0x36>
    56f0:	0014      	movs	r4, r2
    56f2:	0020      	movs	r0, r4
    56f4:	bd30      	pop	{r4, r5, pc}
    56f6:	4b09      	ldr	r3, [pc, #36]	; (571c <__aeabi_d2iz+0x60>)
    56f8:	18cc      	adds	r4, r1, r3
    56fa:	e7fa      	b.n	56f2 <__aeabi_d2iz+0x36>
    56fc:	4c08      	ldr	r4, [pc, #32]	; (5720 <__aeabi_d2iz+0x64>)
    56fe:	40e8      	lsrs	r0, r5
    5700:	46a4      	mov	ip, r4
    5702:	4463      	add	r3, ip
    5704:	409a      	lsls	r2, r3
    5706:	4302      	orrs	r2, r0
    5708:	e7ef      	b.n	56ea <__aeabi_d2iz+0x2e>
    570a:	46c0      	nop			; (mov r8, r8)
    570c:	000003fe 	.word	0x000003fe
    5710:	0000041d 	.word	0x0000041d
    5714:	00000433 	.word	0x00000433
    5718:	00000413 	.word	0x00000413
    571c:	7fffffff 	.word	0x7fffffff
    5720:	fffffbed 	.word	0xfffffbed

00005724 <__aeabi_i2d>:
    5724:	b570      	push	{r4, r5, r6, lr}
    5726:	2800      	cmp	r0, #0
    5728:	d030      	beq.n	578c <__aeabi_i2d+0x68>
    572a:	17c3      	asrs	r3, r0, #31
    572c:	18c4      	adds	r4, r0, r3
    572e:	405c      	eors	r4, r3
    5730:	0fc5      	lsrs	r5, r0, #31
    5732:	0020      	movs	r0, r4
    5734:	f000 f8fa 	bl	592c <__clzsi2>
    5738:	4b17      	ldr	r3, [pc, #92]	; (5798 <__aeabi_i2d+0x74>)
    573a:	4a18      	ldr	r2, [pc, #96]	; (579c <__aeabi_i2d+0x78>)
    573c:	1a1b      	subs	r3, r3, r0
    573e:	1ad2      	subs	r2, r2, r3
    5740:	2a1f      	cmp	r2, #31
    5742:	dd18      	ble.n	5776 <__aeabi_i2d+0x52>
    5744:	4a16      	ldr	r2, [pc, #88]	; (57a0 <__aeabi_i2d+0x7c>)
    5746:	1ad2      	subs	r2, r2, r3
    5748:	4094      	lsls	r4, r2
    574a:	2200      	movs	r2, #0
    574c:	0324      	lsls	r4, r4, #12
    574e:	055b      	lsls	r3, r3, #21
    5750:	0b24      	lsrs	r4, r4, #12
    5752:	0d5b      	lsrs	r3, r3, #21
    5754:	2100      	movs	r1, #0
    5756:	0010      	movs	r0, r2
    5758:	0324      	lsls	r4, r4, #12
    575a:	0d0a      	lsrs	r2, r1, #20
    575c:	0b24      	lsrs	r4, r4, #12
    575e:	0512      	lsls	r2, r2, #20
    5760:	4322      	orrs	r2, r4
    5762:	4c10      	ldr	r4, [pc, #64]	; (57a4 <__aeabi_i2d+0x80>)
    5764:	051b      	lsls	r3, r3, #20
    5766:	4022      	ands	r2, r4
    5768:	4313      	orrs	r3, r2
    576a:	005b      	lsls	r3, r3, #1
    576c:	07ed      	lsls	r5, r5, #31
    576e:	085b      	lsrs	r3, r3, #1
    5770:	432b      	orrs	r3, r5
    5772:	0019      	movs	r1, r3
    5774:	bd70      	pop	{r4, r5, r6, pc}
    5776:	0021      	movs	r1, r4
    5778:	4091      	lsls	r1, r2
    577a:	000a      	movs	r2, r1
    577c:	210b      	movs	r1, #11
    577e:	1a08      	subs	r0, r1, r0
    5780:	40c4      	lsrs	r4, r0
    5782:	055b      	lsls	r3, r3, #21
    5784:	0324      	lsls	r4, r4, #12
    5786:	0b24      	lsrs	r4, r4, #12
    5788:	0d5b      	lsrs	r3, r3, #21
    578a:	e7e3      	b.n	5754 <__aeabi_i2d+0x30>
    578c:	2500      	movs	r5, #0
    578e:	2300      	movs	r3, #0
    5790:	2400      	movs	r4, #0
    5792:	2200      	movs	r2, #0
    5794:	e7de      	b.n	5754 <__aeabi_i2d+0x30>
    5796:	46c0      	nop			; (mov r8, r8)
    5798:	0000041e 	.word	0x0000041e
    579c:	00000433 	.word	0x00000433
    57a0:	00000413 	.word	0x00000413
    57a4:	800fffff 	.word	0x800fffff

000057a8 <__aeabi_ui2d>:
    57a8:	b510      	push	{r4, lr}
    57aa:	1e04      	subs	r4, r0, #0
    57ac:	d028      	beq.n	5800 <__aeabi_ui2d+0x58>
    57ae:	f000 f8bd 	bl	592c <__clzsi2>
    57b2:	4b15      	ldr	r3, [pc, #84]	; (5808 <__aeabi_ui2d+0x60>)
    57b4:	4a15      	ldr	r2, [pc, #84]	; (580c <__aeabi_ui2d+0x64>)
    57b6:	1a1b      	subs	r3, r3, r0
    57b8:	1ad2      	subs	r2, r2, r3
    57ba:	2a1f      	cmp	r2, #31
    57bc:	dd15      	ble.n	57ea <__aeabi_ui2d+0x42>
    57be:	4a14      	ldr	r2, [pc, #80]	; (5810 <__aeabi_ui2d+0x68>)
    57c0:	1ad2      	subs	r2, r2, r3
    57c2:	4094      	lsls	r4, r2
    57c4:	2200      	movs	r2, #0
    57c6:	0324      	lsls	r4, r4, #12
    57c8:	055b      	lsls	r3, r3, #21
    57ca:	0b24      	lsrs	r4, r4, #12
    57cc:	0d5b      	lsrs	r3, r3, #21
    57ce:	2100      	movs	r1, #0
    57d0:	0010      	movs	r0, r2
    57d2:	0324      	lsls	r4, r4, #12
    57d4:	0d0a      	lsrs	r2, r1, #20
    57d6:	0b24      	lsrs	r4, r4, #12
    57d8:	0512      	lsls	r2, r2, #20
    57da:	4322      	orrs	r2, r4
    57dc:	4c0d      	ldr	r4, [pc, #52]	; (5814 <__aeabi_ui2d+0x6c>)
    57de:	051b      	lsls	r3, r3, #20
    57e0:	4022      	ands	r2, r4
    57e2:	4313      	orrs	r3, r2
    57e4:	005b      	lsls	r3, r3, #1
    57e6:	0859      	lsrs	r1, r3, #1
    57e8:	bd10      	pop	{r4, pc}
    57ea:	0021      	movs	r1, r4
    57ec:	4091      	lsls	r1, r2
    57ee:	000a      	movs	r2, r1
    57f0:	210b      	movs	r1, #11
    57f2:	1a08      	subs	r0, r1, r0
    57f4:	40c4      	lsrs	r4, r0
    57f6:	055b      	lsls	r3, r3, #21
    57f8:	0324      	lsls	r4, r4, #12
    57fa:	0b24      	lsrs	r4, r4, #12
    57fc:	0d5b      	lsrs	r3, r3, #21
    57fe:	e7e6      	b.n	57ce <__aeabi_ui2d+0x26>
    5800:	2300      	movs	r3, #0
    5802:	2400      	movs	r4, #0
    5804:	2200      	movs	r2, #0
    5806:	e7e2      	b.n	57ce <__aeabi_ui2d+0x26>
    5808:	0000041e 	.word	0x0000041e
    580c:	00000433 	.word	0x00000433
    5810:	00000413 	.word	0x00000413
    5814:	800fffff 	.word	0x800fffff

00005818 <__aeabi_d2f>:
    5818:	b5f0      	push	{r4, r5, r6, r7, lr}
    581a:	004c      	lsls	r4, r1, #1
    581c:	0d64      	lsrs	r4, r4, #21
    581e:	030b      	lsls	r3, r1, #12
    5820:	1c62      	adds	r2, r4, #1
    5822:	0f45      	lsrs	r5, r0, #29
    5824:	0a5b      	lsrs	r3, r3, #9
    5826:	0552      	lsls	r2, r2, #21
    5828:	432b      	orrs	r3, r5
    582a:	0fc9      	lsrs	r1, r1, #31
    582c:	00c5      	lsls	r5, r0, #3
    582e:	0d52      	lsrs	r2, r2, #21
    5830:	2a01      	cmp	r2, #1
    5832:	dd28      	ble.n	5886 <__aeabi_d2f+0x6e>
    5834:	4a3a      	ldr	r2, [pc, #232]	; (5920 <__aeabi_d2f+0x108>)
    5836:	18a6      	adds	r6, r4, r2
    5838:	2efe      	cmp	r6, #254	; 0xfe
    583a:	dc1b      	bgt.n	5874 <__aeabi_d2f+0x5c>
    583c:	2e00      	cmp	r6, #0
    583e:	dd3e      	ble.n	58be <__aeabi_d2f+0xa6>
    5840:	0180      	lsls	r0, r0, #6
    5842:	0002      	movs	r2, r0
    5844:	1e50      	subs	r0, r2, #1
    5846:	4182      	sbcs	r2, r0
    5848:	0f6d      	lsrs	r5, r5, #29
    584a:	432a      	orrs	r2, r5
    584c:	00db      	lsls	r3, r3, #3
    584e:	4313      	orrs	r3, r2
    5850:	075a      	lsls	r2, r3, #29
    5852:	d004      	beq.n	585e <__aeabi_d2f+0x46>
    5854:	220f      	movs	r2, #15
    5856:	401a      	ands	r2, r3
    5858:	2a04      	cmp	r2, #4
    585a:	d000      	beq.n	585e <__aeabi_d2f+0x46>
    585c:	3304      	adds	r3, #4
    585e:	2280      	movs	r2, #128	; 0x80
    5860:	04d2      	lsls	r2, r2, #19
    5862:	401a      	ands	r2, r3
    5864:	d05a      	beq.n	591c <__aeabi_d2f+0x104>
    5866:	3601      	adds	r6, #1
    5868:	2eff      	cmp	r6, #255	; 0xff
    586a:	d003      	beq.n	5874 <__aeabi_d2f+0x5c>
    586c:	019b      	lsls	r3, r3, #6
    586e:	0a5b      	lsrs	r3, r3, #9
    5870:	b2f4      	uxtb	r4, r6
    5872:	e001      	b.n	5878 <__aeabi_d2f+0x60>
    5874:	24ff      	movs	r4, #255	; 0xff
    5876:	2300      	movs	r3, #0
    5878:	0258      	lsls	r0, r3, #9
    587a:	05e4      	lsls	r4, r4, #23
    587c:	0a40      	lsrs	r0, r0, #9
    587e:	07c9      	lsls	r1, r1, #31
    5880:	4320      	orrs	r0, r4
    5882:	4308      	orrs	r0, r1
    5884:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5886:	2c00      	cmp	r4, #0
    5888:	d007      	beq.n	589a <__aeabi_d2f+0x82>
    588a:	431d      	orrs	r5, r3
    588c:	d0f2      	beq.n	5874 <__aeabi_d2f+0x5c>
    588e:	2080      	movs	r0, #128	; 0x80
    5890:	00db      	lsls	r3, r3, #3
    5892:	0480      	lsls	r0, r0, #18
    5894:	4303      	orrs	r3, r0
    5896:	26ff      	movs	r6, #255	; 0xff
    5898:	e7da      	b.n	5850 <__aeabi_d2f+0x38>
    589a:	432b      	orrs	r3, r5
    589c:	d003      	beq.n	58a6 <__aeabi_d2f+0x8e>
    589e:	2305      	movs	r3, #5
    58a0:	08db      	lsrs	r3, r3, #3
    58a2:	2cff      	cmp	r4, #255	; 0xff
    58a4:	d003      	beq.n	58ae <__aeabi_d2f+0x96>
    58a6:	025b      	lsls	r3, r3, #9
    58a8:	0a5b      	lsrs	r3, r3, #9
    58aa:	b2e4      	uxtb	r4, r4
    58ac:	e7e4      	b.n	5878 <__aeabi_d2f+0x60>
    58ae:	2b00      	cmp	r3, #0
    58b0:	d032      	beq.n	5918 <__aeabi_d2f+0x100>
    58b2:	2080      	movs	r0, #128	; 0x80
    58b4:	03c0      	lsls	r0, r0, #15
    58b6:	4303      	orrs	r3, r0
    58b8:	025b      	lsls	r3, r3, #9
    58ba:	0a5b      	lsrs	r3, r3, #9
    58bc:	e7dc      	b.n	5878 <__aeabi_d2f+0x60>
    58be:	0032      	movs	r2, r6
    58c0:	3217      	adds	r2, #23
    58c2:	db14      	blt.n	58ee <__aeabi_d2f+0xd6>
    58c4:	2280      	movs	r2, #128	; 0x80
    58c6:	271e      	movs	r7, #30
    58c8:	0412      	lsls	r2, r2, #16
    58ca:	4313      	orrs	r3, r2
    58cc:	1bbf      	subs	r7, r7, r6
    58ce:	2f1f      	cmp	r7, #31
    58d0:	dc0f      	bgt.n	58f2 <__aeabi_d2f+0xda>
    58d2:	4a14      	ldr	r2, [pc, #80]	; (5924 <__aeabi_d2f+0x10c>)
    58d4:	4694      	mov	ip, r2
    58d6:	4464      	add	r4, ip
    58d8:	002a      	movs	r2, r5
    58da:	40a5      	lsls	r5, r4
    58dc:	002e      	movs	r6, r5
    58de:	40a3      	lsls	r3, r4
    58e0:	1e75      	subs	r5, r6, #1
    58e2:	41ae      	sbcs	r6, r5
    58e4:	40fa      	lsrs	r2, r7
    58e6:	4333      	orrs	r3, r6
    58e8:	4313      	orrs	r3, r2
    58ea:	2600      	movs	r6, #0
    58ec:	e7b0      	b.n	5850 <__aeabi_d2f+0x38>
    58ee:	2400      	movs	r4, #0
    58f0:	e7d5      	b.n	589e <__aeabi_d2f+0x86>
    58f2:	2202      	movs	r2, #2
    58f4:	4252      	negs	r2, r2
    58f6:	1b96      	subs	r6, r2, r6
    58f8:	001a      	movs	r2, r3
    58fa:	40f2      	lsrs	r2, r6
    58fc:	2f20      	cmp	r7, #32
    58fe:	d009      	beq.n	5914 <__aeabi_d2f+0xfc>
    5900:	4809      	ldr	r0, [pc, #36]	; (5928 <__aeabi_d2f+0x110>)
    5902:	4684      	mov	ip, r0
    5904:	4464      	add	r4, ip
    5906:	40a3      	lsls	r3, r4
    5908:	432b      	orrs	r3, r5
    590a:	1e5d      	subs	r5, r3, #1
    590c:	41ab      	sbcs	r3, r5
    590e:	2600      	movs	r6, #0
    5910:	4313      	orrs	r3, r2
    5912:	e79d      	b.n	5850 <__aeabi_d2f+0x38>
    5914:	2300      	movs	r3, #0
    5916:	e7f7      	b.n	5908 <__aeabi_d2f+0xf0>
    5918:	2300      	movs	r3, #0
    591a:	e7ad      	b.n	5878 <__aeabi_d2f+0x60>
    591c:	0034      	movs	r4, r6
    591e:	e7bf      	b.n	58a0 <__aeabi_d2f+0x88>
    5920:	fffffc80 	.word	0xfffffc80
    5924:	fffffc82 	.word	0xfffffc82
    5928:	fffffca2 	.word	0xfffffca2

0000592c <__clzsi2>:
    592c:	211c      	movs	r1, #28
    592e:	2301      	movs	r3, #1
    5930:	041b      	lsls	r3, r3, #16
    5932:	4298      	cmp	r0, r3
    5934:	d301      	bcc.n	593a <__clzsi2+0xe>
    5936:	0c00      	lsrs	r0, r0, #16
    5938:	3910      	subs	r1, #16
    593a:	0a1b      	lsrs	r3, r3, #8
    593c:	4298      	cmp	r0, r3
    593e:	d301      	bcc.n	5944 <__clzsi2+0x18>
    5940:	0a00      	lsrs	r0, r0, #8
    5942:	3908      	subs	r1, #8
    5944:	091b      	lsrs	r3, r3, #4
    5946:	4298      	cmp	r0, r3
    5948:	d301      	bcc.n	594e <__clzsi2+0x22>
    594a:	0900      	lsrs	r0, r0, #4
    594c:	3904      	subs	r1, #4
    594e:	a202      	add	r2, pc, #8	; (adr r2, 5958 <__clzsi2+0x2c>)
    5950:	5c10      	ldrb	r0, [r2, r0]
    5952:	1840      	adds	r0, r0, r1
    5954:	4770      	bx	lr
    5956:	46c0      	nop			; (mov r8, r8)
    5958:	02020304 	.word	0x02020304
    595c:	01010101 	.word	0x01010101
	...

00005968 <__clzdi2>:
    5968:	b510      	push	{r4, lr}
    596a:	2900      	cmp	r1, #0
    596c:	d103      	bne.n	5976 <__clzdi2+0xe>
    596e:	f7ff ffdd 	bl	592c <__clzsi2>
    5972:	3020      	adds	r0, #32
    5974:	e002      	b.n	597c <__clzdi2+0x14>
    5976:	1c08      	adds	r0, r1, #0
    5978:	f7ff ffd8 	bl	592c <__clzsi2>
    597c:	bd10      	pop	{r4, pc}
    597e:	46c0      	nop			; (mov r8, r8)

00005980 <__divdi3>:
    5980:	b5f0      	push	{r4, r5, r6, r7, lr}
    5982:	464e      	mov	r6, r9
    5984:	4657      	mov	r7, sl
    5986:	46de      	mov	lr, fp
    5988:	4645      	mov	r5, r8
    598a:	b5e0      	push	{r5, r6, r7, lr}
    598c:	0006      	movs	r6, r0
    598e:	2000      	movs	r0, #0
    5990:	000f      	movs	r7, r1
    5992:	b083      	sub	sp, #12
    5994:	0019      	movs	r1, r3
    5996:	4681      	mov	r9, r0
    5998:	2f00      	cmp	r7, #0
    599a:	da00      	bge.n	599e <__divdi3+0x1e>
    599c:	e08c      	b.n	5ab8 <__divdi3+0x138>
    599e:	2900      	cmp	r1, #0
    59a0:	da00      	bge.n	59a4 <__divdi3+0x24>
    59a2:	e080      	b.n	5aa6 <__divdi3+0x126>
    59a4:	0034      	movs	r4, r6
    59a6:	003d      	movs	r5, r7
    59a8:	4692      	mov	sl, r2
    59aa:	4698      	mov	r8, r3
    59ac:	42bb      	cmp	r3, r7
    59ae:	d869      	bhi.n	5a84 <__divdi3+0x104>
    59b0:	d066      	beq.n	5a80 <__divdi3+0x100>
    59b2:	4641      	mov	r1, r8
    59b4:	4650      	mov	r0, sl
    59b6:	f7ff ffd7 	bl	5968 <__clzdi2>
    59ba:	4683      	mov	fp, r0
    59bc:	0039      	movs	r1, r7
    59be:	0030      	movs	r0, r6
    59c0:	f7ff ffd2 	bl	5968 <__clzdi2>
    59c4:	465b      	mov	r3, fp
    59c6:	1a1b      	subs	r3, r3, r0
    59c8:	469c      	mov	ip, r3
    59ca:	3b20      	subs	r3, #32
    59cc:	469b      	mov	fp, r3
    59ce:	d500      	bpl.n	59d2 <__divdi3+0x52>
    59d0:	e087      	b.n	5ae2 <__divdi3+0x162>
    59d2:	4651      	mov	r1, sl
    59d4:	4658      	mov	r0, fp
    59d6:	4081      	lsls	r1, r0
    59d8:	000b      	movs	r3, r1
    59da:	4651      	mov	r1, sl
    59dc:	4660      	mov	r0, ip
    59de:	4081      	lsls	r1, r0
    59e0:	000a      	movs	r2, r1
    59e2:	42bb      	cmp	r3, r7
    59e4:	d900      	bls.n	59e8 <__divdi3+0x68>
    59e6:	e072      	b.n	5ace <__divdi3+0x14e>
    59e8:	d06e      	beq.n	5ac8 <__divdi3+0x148>
    59ea:	0034      	movs	r4, r6
    59ec:	003d      	movs	r5, r7
    59ee:	4659      	mov	r1, fp
    59f0:	1aa4      	subs	r4, r4, r2
    59f2:	419d      	sbcs	r5, r3
    59f4:	2900      	cmp	r1, #0
    59f6:	da00      	bge.n	59fa <__divdi3+0x7a>
    59f8:	e08a      	b.n	5b10 <__divdi3+0x190>
    59fa:	2100      	movs	r1, #0
    59fc:	2000      	movs	r0, #0
    59fe:	2601      	movs	r6, #1
    5a00:	9000      	str	r0, [sp, #0]
    5a02:	9101      	str	r1, [sp, #4]
    5a04:	4659      	mov	r1, fp
    5a06:	408e      	lsls	r6, r1
    5a08:	9601      	str	r6, [sp, #4]
    5a0a:	4661      	mov	r1, ip
    5a0c:	2601      	movs	r6, #1
    5a0e:	408e      	lsls	r6, r1
    5a10:	4661      	mov	r1, ip
    5a12:	9600      	str	r6, [sp, #0]
    5a14:	2900      	cmp	r1, #0
    5a16:	d061      	beq.n	5adc <__divdi3+0x15c>
    5a18:	07d9      	lsls	r1, r3, #31
    5a1a:	0856      	lsrs	r6, r2, #1
    5a1c:	430e      	orrs	r6, r1
    5a1e:	085f      	lsrs	r7, r3, #1
    5a20:	4661      	mov	r1, ip
    5a22:	2201      	movs	r2, #1
    5a24:	2300      	movs	r3, #0
    5a26:	e00c      	b.n	5a42 <__divdi3+0xc2>
    5a28:	42af      	cmp	r7, r5
    5a2a:	d101      	bne.n	5a30 <__divdi3+0xb0>
    5a2c:	42a6      	cmp	r6, r4
    5a2e:	d80a      	bhi.n	5a46 <__divdi3+0xc6>
    5a30:	1ba4      	subs	r4, r4, r6
    5a32:	41bd      	sbcs	r5, r7
    5a34:	1924      	adds	r4, r4, r4
    5a36:	416d      	adcs	r5, r5
    5a38:	3901      	subs	r1, #1
    5a3a:	18a4      	adds	r4, r4, r2
    5a3c:	415d      	adcs	r5, r3
    5a3e:	2900      	cmp	r1, #0
    5a40:	d006      	beq.n	5a50 <__divdi3+0xd0>
    5a42:	42af      	cmp	r7, r5
    5a44:	d9f0      	bls.n	5a28 <__divdi3+0xa8>
    5a46:	3901      	subs	r1, #1
    5a48:	1924      	adds	r4, r4, r4
    5a4a:	416d      	adcs	r5, r5
    5a4c:	2900      	cmp	r1, #0
    5a4e:	d1f8      	bne.n	5a42 <__divdi3+0xc2>
    5a50:	465b      	mov	r3, fp
    5a52:	9800      	ldr	r0, [sp, #0]
    5a54:	9901      	ldr	r1, [sp, #4]
    5a56:	1900      	adds	r0, r0, r4
    5a58:	4169      	adcs	r1, r5
    5a5a:	2b00      	cmp	r3, #0
    5a5c:	db4d      	blt.n	5afa <__divdi3+0x17a>
    5a5e:	002e      	movs	r6, r5
    5a60:	40de      	lsrs	r6, r3
    5a62:	4663      	mov	r3, ip
    5a64:	002c      	movs	r4, r5
    5a66:	40dc      	lsrs	r4, r3
    5a68:	465b      	mov	r3, fp
    5a6a:	2b00      	cmp	r3, #0
    5a6c:	db5b      	blt.n	5b26 <__divdi3+0x1a6>
    5a6e:	0034      	movs	r4, r6
    5a70:	409c      	lsls	r4, r3
    5a72:	0023      	movs	r3, r4
    5a74:	4664      	mov	r4, ip
    5a76:	40a6      	lsls	r6, r4
    5a78:	0032      	movs	r2, r6
    5a7a:	1a80      	subs	r0, r0, r2
    5a7c:	4199      	sbcs	r1, r3
    5a7e:	e003      	b.n	5a88 <__divdi3+0x108>
    5a80:	42b2      	cmp	r2, r6
    5a82:	d996      	bls.n	59b2 <__divdi3+0x32>
    5a84:	2000      	movs	r0, #0
    5a86:	2100      	movs	r1, #0
    5a88:	464b      	mov	r3, r9
    5a8a:	2b00      	cmp	r3, #0
    5a8c:	d004      	beq.n	5a98 <__divdi3+0x118>
    5a8e:	0003      	movs	r3, r0
    5a90:	000c      	movs	r4, r1
    5a92:	2100      	movs	r1, #0
    5a94:	4258      	negs	r0, r3
    5a96:	41a1      	sbcs	r1, r4
    5a98:	b003      	add	sp, #12
    5a9a:	bc3c      	pop	{r2, r3, r4, r5}
    5a9c:	4690      	mov	r8, r2
    5a9e:	4699      	mov	r9, r3
    5aa0:	46a2      	mov	sl, r4
    5aa2:	46ab      	mov	fp, r5
    5aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5aa6:	4649      	mov	r1, r9
    5aa8:	43c9      	mvns	r1, r1
    5aaa:	0010      	movs	r0, r2
    5aac:	4689      	mov	r9, r1
    5aae:	0019      	movs	r1, r3
    5ab0:	2300      	movs	r3, #0
    5ab2:	4242      	negs	r2, r0
    5ab4:	418b      	sbcs	r3, r1
    5ab6:	e775      	b.n	59a4 <__divdi3+0x24>
    5ab8:	0034      	movs	r4, r6
    5aba:	003d      	movs	r5, r7
    5abc:	3801      	subs	r0, #1
    5abe:	2700      	movs	r7, #0
    5ac0:	4266      	negs	r6, r4
    5ac2:	41af      	sbcs	r7, r5
    5ac4:	4681      	mov	r9, r0
    5ac6:	e76a      	b.n	599e <__divdi3+0x1e>
    5ac8:	42b1      	cmp	r1, r6
    5aca:	d800      	bhi.n	5ace <__divdi3+0x14e>
    5acc:	e78d      	b.n	59ea <__divdi3+0x6a>
    5ace:	2100      	movs	r1, #0
    5ad0:	2000      	movs	r0, #0
    5ad2:	9000      	str	r0, [sp, #0]
    5ad4:	9101      	str	r1, [sp, #4]
    5ad6:	4661      	mov	r1, ip
    5ad8:	2900      	cmp	r1, #0
    5ada:	d19d      	bne.n	5a18 <__divdi3+0x98>
    5adc:	9800      	ldr	r0, [sp, #0]
    5ade:	9901      	ldr	r1, [sp, #4]
    5ae0:	e7d2      	b.n	5a88 <__divdi3+0x108>
    5ae2:	4662      	mov	r2, ip
    5ae4:	4640      	mov	r0, r8
    5ae6:	2320      	movs	r3, #32
    5ae8:	4651      	mov	r1, sl
    5aea:	4090      	lsls	r0, r2
    5aec:	1a9b      	subs	r3, r3, r2
    5aee:	40d9      	lsrs	r1, r3
    5af0:	0003      	movs	r3, r0
    5af2:	9100      	str	r1, [sp, #0]
    5af4:	9900      	ldr	r1, [sp, #0]
    5af6:	430b      	orrs	r3, r1
    5af8:	e76f      	b.n	59da <__divdi3+0x5a>
    5afa:	4662      	mov	r2, ip
    5afc:	2320      	movs	r3, #32
    5afe:	1a9b      	subs	r3, r3, r2
    5b00:	002a      	movs	r2, r5
    5b02:	409a      	lsls	r2, r3
    5b04:	0026      	movs	r6, r4
    5b06:	0013      	movs	r3, r2
    5b08:	4662      	mov	r2, ip
    5b0a:	40d6      	lsrs	r6, r2
    5b0c:	431e      	orrs	r6, r3
    5b0e:	e7a8      	b.n	5a62 <__divdi3+0xe2>
    5b10:	4661      	mov	r1, ip
    5b12:	2620      	movs	r6, #32
    5b14:	2701      	movs	r7, #1
    5b16:	1a76      	subs	r6, r6, r1
    5b18:	2000      	movs	r0, #0
    5b1a:	2100      	movs	r1, #0
    5b1c:	40f7      	lsrs	r7, r6
    5b1e:	9000      	str	r0, [sp, #0]
    5b20:	9101      	str	r1, [sp, #4]
    5b22:	9701      	str	r7, [sp, #4]
    5b24:	e771      	b.n	5a0a <__divdi3+0x8a>
    5b26:	4662      	mov	r2, ip
    5b28:	2320      	movs	r3, #32
    5b2a:	0035      	movs	r5, r6
    5b2c:	4094      	lsls	r4, r2
    5b2e:	1a9b      	subs	r3, r3, r2
    5b30:	40dd      	lsrs	r5, r3
    5b32:	0023      	movs	r3, r4
    5b34:	432b      	orrs	r3, r5
    5b36:	e79d      	b.n	5a74 <__divdi3+0xf4>

00005b38 <__libc_init_array>:
    5b38:	b570      	push	{r4, r5, r6, lr}
    5b3a:	2600      	movs	r6, #0
    5b3c:	4d0c      	ldr	r5, [pc, #48]	; (5b70 <__libc_init_array+0x38>)
    5b3e:	4c0d      	ldr	r4, [pc, #52]	; (5b74 <__libc_init_array+0x3c>)
    5b40:	1b64      	subs	r4, r4, r5
    5b42:	10a4      	asrs	r4, r4, #2
    5b44:	42a6      	cmp	r6, r4
    5b46:	d109      	bne.n	5b5c <__libc_init_array+0x24>
    5b48:	2600      	movs	r6, #0
    5b4a:	f000 f8ab 	bl	5ca4 <_init>
    5b4e:	4d0a      	ldr	r5, [pc, #40]	; (5b78 <__libc_init_array+0x40>)
    5b50:	4c0a      	ldr	r4, [pc, #40]	; (5b7c <__libc_init_array+0x44>)
    5b52:	1b64      	subs	r4, r4, r5
    5b54:	10a4      	asrs	r4, r4, #2
    5b56:	42a6      	cmp	r6, r4
    5b58:	d105      	bne.n	5b66 <__libc_init_array+0x2e>
    5b5a:	bd70      	pop	{r4, r5, r6, pc}
    5b5c:	00b3      	lsls	r3, r6, #2
    5b5e:	58eb      	ldr	r3, [r5, r3]
    5b60:	4798      	blx	r3
    5b62:	3601      	adds	r6, #1
    5b64:	e7ee      	b.n	5b44 <__libc_init_array+0xc>
    5b66:	00b3      	lsls	r3, r6, #2
    5b68:	58eb      	ldr	r3, [r5, r3]
    5b6a:	4798      	blx	r3
    5b6c:	3601      	adds	r6, #1
    5b6e:	e7f2      	b.n	5b56 <__libc_init_array+0x1e>
    5b70:	00005cb0 	.word	0x00005cb0
    5b74:	00005cb0 	.word	0x00005cb0
    5b78:	00005cb0 	.word	0x00005cb0
    5b7c:	00005cb4 	.word	0x00005cb4

00005b80 <memcpy>:
    5b80:	2300      	movs	r3, #0
    5b82:	b510      	push	{r4, lr}
    5b84:	429a      	cmp	r2, r3
    5b86:	d100      	bne.n	5b8a <memcpy+0xa>
    5b88:	bd10      	pop	{r4, pc}
    5b8a:	5ccc      	ldrb	r4, [r1, r3]
    5b8c:	54c4      	strb	r4, [r0, r3]
    5b8e:	3301      	adds	r3, #1
    5b90:	e7f8      	b.n	5b84 <memcpy+0x4>

00005b92 <memset>:
    5b92:	0003      	movs	r3, r0
    5b94:	1882      	adds	r2, r0, r2
    5b96:	4293      	cmp	r3, r2
    5b98:	d100      	bne.n	5b9c <memset+0xa>
    5b9a:	4770      	bx	lr
    5b9c:	7019      	strb	r1, [r3, #0]
    5b9e:	3301      	adds	r3, #1
    5ba0:	e7f9      	b.n	5b96 <memset+0x4>
    5ba2:	0000      	movs	r0, r0
    5ba4:	00000318 	.word	0x00000318
    5ba8:	00000326 	.word	0x00000326
    5bac:	00000334 	.word	0x00000334
    5bb0:	00000342 	.word	0x00000342
    5bb4:	00000350 	.word	0x00000350
    5bb8:	00000b50 	.word	0x00000b50
    5bbc:	00000b5e 	.word	0x00000b5e
    5bc0:	00000b6c 	.word	0x00000b6c
    5bc4:	00000b7a 	.word	0x00000b7a
    5bc8:	00000b88 	.word	0x00000b88
    5bcc:	00004905 	.word	0x00004905
    5bd0:	00000905 	.word	0x00000905
    5bd4:	42000000 	.word	0x42000000
    5bd8:	42000400 	.word	0x42000400
    5bdc:	42000800 	.word	0x42000800
    5be0:	42000c00 	.word	0x42000c00
    5be4:	42001000 	.word	0x42001000
    5be8:	43000400 	.word	0x43000400
    5bec:	00002cbe 	.word	0x00002cbe
    5bf0:	00002d3a 	.word	0x00002d3a
    5bf4:	00002d3a 	.word	0x00002d3a
    5bf8:	00002cde 	.word	0x00002cde
    5bfc:	00002cd8 	.word	0x00002cd8
    5c00:	00002ce4 	.word	0x00002ce4
    5c04:	00002cc4 	.word	0x00002cc4
    5c08:	00002cea 	.word	0x00002cea
    5c0c:	00002d20 	.word	0x00002d20
    5c10:	00002e58 	.word	0x00002e58
    5c14:	00002e66 	.word	0x00002e66
    5c18:	00002e74 	.word	0x00002e74
    5c1c:	00002e82 	.word	0x00002e82
    5c20:	00002e90 	.word	0x00002e90
    5c24:	00004720 	.word	0x00004720
    5c28:	00004702 	.word	0x00004702
    5c2c:	000046bc 	.word	0x000046bc
    5c30:	000045da 	.word	0x000045da
    5c34:	000046bc 	.word	0x000046bc
    5c38:	000046f4 	.word	0x000046f4
    5c3c:	000046bc 	.word	0x000046bc
    5c40:	000045da 	.word	0x000045da
    5c44:	00004702 	.word	0x00004702
    5c48:	00004702 	.word	0x00004702
    5c4c:	000046f4 	.word	0x000046f4
    5c50:	000045da 	.word	0x000045da
    5c54:	000045d2 	.word	0x000045d2
    5c58:	000045d2 	.word	0x000045d2
    5c5c:	000045d2 	.word	0x000045d2
    5c60:	00004938 	.word	0x00004938
    5c64:	00004d80 	.word	0x00004d80
    5c68:	00004c40 	.word	0x00004c40
    5c6c:	00004c40 	.word	0x00004c40
    5c70:	00004c3c 	.word	0x00004c3c
    5c74:	00004d58 	.word	0x00004d58
    5c78:	00004d58 	.word	0x00004d58
    5c7c:	00004d4a 	.word	0x00004d4a
    5c80:	00004c3c 	.word	0x00004c3c
    5c84:	00004d58 	.word	0x00004d58
    5c88:	00004d4a 	.word	0x00004d4a
    5c8c:	00004d58 	.word	0x00004d58
    5c90:	00004c3c 	.word	0x00004c3c
    5c94:	00004d60 	.word	0x00004d60
    5c98:	00004d60 	.word	0x00004d60
    5c9c:	00004d60 	.word	0x00004d60
    5ca0:	00004f64 	.word	0x00004f64

00005ca4 <_init>:
    5ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ca6:	46c0      	nop			; (mov r8, r8)
    5ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5caa:	bc08      	pop	{r3}
    5cac:	469e      	mov	lr, r3
    5cae:	4770      	bx	lr

00005cb0 <__init_array_start>:
    5cb0:	000000dd 	.word	0x000000dd

00005cb4 <_fini>:
    5cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cb6:	46c0      	nop			; (mov r8, r8)
    5cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5cba:	bc08      	pop	{r3}
    5cbc:	469e      	mov	lr, r3
    5cbe:	4770      	bx	lr

00005cc0 <__fini_array_start>:
    5cc0:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <g_interrupt_enabled>:
2000000c:	0001 0000                                   ....
