# TODO

## TDC Configuration via Microcontroller
Done.

## TDC Configuration via Registers

- [ ] Output Buffer
- [ ] Control Register
- [ ] Status Register
- [x] Interrupt Level
- [x] Interrupt Vector
- [x] Geo Address Register (not used)
- [x] MCST Base Address (not used)
- [x] MCST Control (not used)
- [x] Module Reset
- [x] Software Clear
- [x] Software Event Reset
- [x] Software Trigger
- [x] Event Counter
- [x] Event Stored
- [x] Almost Full Level
- [x] BLT event number
- [x] Firmware revision
- [x] Testreg
- [x] Output prog control
- [x] Micro
- [x] Micro Handshake
- [ ] Select Flash
- [ ] Flash memory
- [ ] Sram Page
- [x] Event FIFO
- [x] Event FIFO Stored
- [ ] Event FIFO Status
- [x] Dummy32
- [x] Dummy16
- [x] Configuration ROM (partially)
- [ ] Compensation Sram
- [x] ADER 32 (not used)
- [x] ADER 24 (not used)
- [x] Enable ADER (not used)
- [x] ADDR (not used)

## Reading Compensation SRAM
- [ ] Read compensation table from the module
- [ ] Draw a graph of compensation values for some channel 
