[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677906 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677906 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677906 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12530493 heartbeat IPC: 1.13 cumulative IPC: 1.13 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24957602 heartbeat IPC: 0.8047 cumulative IPC: 0.9399 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38197075 heartbeat IPC: 0.7553 cumulative IPC: 0.8691 (Simulation time: 00 hr 03 min 43 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43516040 cumulative IPC: 0.9192 (Simulation time: 00 hr 04 min 36 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43516040 cumulative IPC: 0.9192 (Simulation time: 00 hr 04 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9192 instructions: 40000000 cycles: 43516040
CPU 0 Branch Prediction Accuracy: 96.14% MPKI: 10.78 Average ROB Occupancy at Mispredict: 36.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.236
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457610 HIT:     419888 MISS:      37722 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457610 HIT:     419888 MISS:      37722 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685193 HIT:     467354 MISS:     217839 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359601 HIT:     291795 MISS:      67806 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96903 HIT:       6370 MISS:      90533 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142871 HIT:     142556 MISS:        315 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85818 HIT:      26633 MISS:      59185 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 169.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6469568 HIT:    6384910 MISS:      84658 MSHR_MERGE:      27531
cpu0->cpu0_L1I LOAD         ACCESS:    6469568 HIT:    6384910 MISS:      84658 MSHR_MERGE:      27531
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.06 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13152849 HIT:   12137304 MISS:    1015545 MSHR_MERGE:     530342
cpu0->cpu0_L1D LOAD         ACCESS:    8066941 HIT:    7536042 MISS:     530899 MSHR_MERGE:     228420
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992265 HIT:    4595043 MISS:     397222 MSHR_MERGE:     300316
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93643 HIT:       6219 MISS:      87424 MSHR_MERGE:       1606
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5550057 HIT:    5438333 MISS:     111724 MSHR_MERGE:      50552
cpu0->cpu0_ITLB LOAD         ACCESS:    5550057 HIT:    5438333 MISS:     111724 MSHR_MERGE:      50552
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.919 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12455712 HIT:   11735405 MISS:     720307 MSHR_MERGE:     323869
cpu0->cpu0_DTLB LOAD         ACCESS:   12455712 HIT:   11735405 MISS:     720307 MSHR_MERGE:     323869
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.65 cycles
cpu0->LLC TOTAL        ACCESS:     335494 HIT:      58525 MISS:     276969 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67806 HIT:      18789 MISS:      49017 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90533 HIT:      14228 MISS:      76305 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117970 HIT:      11248 MISS:     106722 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59185 HIT:      14260 MISS:      44925 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1305
  ROW_BUFFER_MISS:     168923
  AVG DBUS CONGESTED CYCLE: 13.08
Channel 0 WQ ROW_BUFFER_HIT:      16071
  ROW_BUFFER_MISS:      92028
  FULL:          0
Channel 0 REFRESHES ISSUED:       3626
