INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sources_1/new/Subrator_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subrator_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.srcs/sim_1/new/Subractor_4_bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subractor_4_bit_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_10/Day_10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
