Timing Analyzer report for lab8
Tue Apr 30 04:19:13 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'main_clk_50'
 24. Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'main_clk_50'
 33. Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'main_clk_50'
 36. Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'main_clk_50'
 43. Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'main_clk_50'
 51. Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'main_clk_50'
 54. Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'main_clk_50'
 61. Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab8                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  53.3%      ;
;     Processor 3            ;  51.8%      ;
;     Processor 4            ;  38.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; lab8.sdc                                                                   ; OK     ; Tue Apr 30 04:18:57 2019 ;
; lab8_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Apr 30 04:18:57 2019 ;
; lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Apr 30 04:18:57 2019 ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc                ; OK     ; Tue Apr 30 04:18:57 2019 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                    ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------+-------------------------------------------+
; altera_reserved_tck                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                         ; { altera_reserved_tck }                   ;
; main_clk_50                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                         ; { CLOCK_50 }                              ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[0] } ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[1] } ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                          ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 7.03 MHz   ; 7.03 MHz        ; main_clk_50                           ;      ;
; 96.89 MHz  ; 96.89 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
; 142.33 MHz ; 142.33 MHz      ; altera_reserved_tck                   ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                              ;
+---------------------------------------+----------+---------------+
; Clock                                 ; Slack    ; End Point TNS ;
+---------------------------------------+----------+---------------+
; main_clk_50                           ; -122.179 ; -78016.507    ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 3.140    ; 0.000         ;
; altera_reserved_tck                   ; 46.487   ; 0.000         ;
+---------------------------------------+----------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; main_clk_50                           ; -0.088 ; -0.256        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.386  ; 0.000         ;
; altera_reserved_tck                   ; 0.402  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 12.346 ; 0.000         ;
; main_clk_50                           ; 13.223 ; 0.000         ;
; altera_reserved_tck                   ; 47.950 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 1.110 ; 0.000         ;
; main_clk_50                           ; 2.593 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 5.922 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; main_clk_50                           ; 9.626  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.697  ; 0.000         ;
; altera_reserved_tck                   ; 49.625 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                       ;
+----------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                    ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -122.179 ; scoreKeeper:sk|level_reg[3]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 142.103    ;
; -122.158 ; scoreKeeper:sk|level_reg[1]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 142.083    ;
; -122.099 ; scoreKeeper:sk|level_reg[0]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 142.024    ;
; -122.070 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 142.377    ;
; -122.051 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 142.358    ;
; -122.049 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.357    ;
; -122.030 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.338    ;
; -121.990 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.298    ;
; -121.971 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.279    ;
; -121.938 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 142.245    ;
; -121.919 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 142.226    ;
; -121.917 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.225    ;
; -121.903 ; scoreKeeper:sk|level_reg[5]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 141.830    ;
; -121.898 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.206    ;
; -121.896 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.811    ;
; -121.896 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.811    ;
; -121.896 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.811    ;
; -121.896 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.811    ;
; -121.896 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.811    ;
; -121.875 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.791    ;
; -121.875 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.791    ;
; -121.875 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.791    ;
; -121.875 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.791    ;
; -121.875 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.791    ;
; -121.858 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.166    ;
; -121.839 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.147    ;
; -121.826 ; scoreKeeper:sk|level_reg[4]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 141.753    ;
; -121.816 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.732    ;
; -121.816 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.732    ;
; -121.816 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.732    ;
; -121.816 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.732    ;
; -121.816 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 141.732    ;
; -121.806 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 142.113    ;
; -121.794 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 142.104    ;
; -121.791 ; scoreKeeper:sk|level_reg[3]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 141.720    ;
; -121.787 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 142.094    ;
; -121.785 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.093    ;
; -121.775 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 142.085    ;
; -121.770 ; scoreKeeper:sk|level_reg[1]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 141.700    ;
; -121.766 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.074    ;
; -121.726 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.034    ;
; -121.721 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.635    ;
; -121.721 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.635    ;
; -121.721 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.635    ;
; -121.721 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.635    ;
; -121.721 ; scoreKeeper:sk|level_reg[3]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.635    ;
; -121.717 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 142.027    ;
; -121.711 ; scoreKeeper:sk|level_reg[0]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 141.641    ;
; -121.708 ; scoreKeeper:sk|level_reg[9]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 141.635    ;
; -121.707 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 142.015    ;
; -121.705 ; scoreKeeper:sk|level_reg[3]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.619    ;
; -121.705 ; scoreKeeper:sk|level_reg[3]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.619    ;
; -121.705 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.619    ;
; -121.705 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 141.619    ;
; -121.700 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.615    ;
; -121.700 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.615    ;
; -121.700 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.615    ;
; -121.700 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.615    ;
; -121.700 ; scoreKeeper:sk|level_reg[1]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.615    ;
; -121.698 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 142.008    ;
; -121.689 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 141.599    ;
; -121.689 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 141.599    ;
; -121.689 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 141.599    ;
; -121.684 ; scoreKeeper:sk|level_reg[6]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 141.611    ;
; -121.684 ; scoreKeeper:sk|level_reg[1]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.599    ;
; -121.684 ; scoreKeeper:sk|level_reg[1]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.599    ;
; -121.684 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.599    ;
; -121.684 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.599    ;
; -121.674 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 141.981    ;
; -121.668 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 141.579    ;
; -121.668 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 141.579    ;
; -121.668 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 141.579    ;
; -121.662 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 141.972    ;
; -121.661 ; scoreKeeper:sk|level_reg[2]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 141.589    ;
; -121.655 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 141.962    ;
; -121.653 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 141.961    ;
; -121.643 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 141.953    ;
; -121.641 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.556    ;
; -121.641 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.556    ;
; -121.641 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.556    ;
; -121.641 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.556    ;
; -121.641 ; scoreKeeper:sk|level_reg[0]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.556    ;
; -121.634 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 141.942    ;
; -121.629 ; scoreKeeper:sk|level_reg[11] ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 141.552    ;
; -121.625 ; scoreKeeper:sk|level_reg[0]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.540    ;
; -121.625 ; scoreKeeper:sk|level_reg[0]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.540    ;
; -121.625 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.540    ;
; -121.625 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 141.540    ;
; -121.620 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 141.538    ;
; -121.620 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 141.538    ;
; -121.620 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 141.538    ;
; -121.620 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 141.538    ;
; -121.620 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 141.538    ;
; -121.609 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 141.520    ;
; -121.609 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 141.520    ;
; -121.609 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 141.520    ;
; -121.604 ; scoreKeeper:sk|level_reg[12] ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 141.527    ;
; -121.599 ; scoreKeeper:sk|level_reg[9]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 141.909    ;
; -121.597 ; scoreKeeper:sk|level_reg[3]  ; Block:block12|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 141.523    ;
; -121.595 ; scoreKeeper:sk|level_reg[3]  ; Block:block5|row[5]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 141.522    ;
+----------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 3.140  ; nios_system|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                             ; nios_system|sdram_pll|sd1|pll7|clk[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.860      ;
; 9.679  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.982      ;
; 9.686  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.992      ;
; 9.686  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.972      ;
; 9.690  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.348     ; 3.962      ;
; 9.696  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.952      ;
; 9.696  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.952      ;
; 9.696  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.342     ; 3.962      ;
; 9.699  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.962      ;
; 9.700  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.348     ; 3.952      ;
; 9.701  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.972      ;
; 9.703  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.952      ;
; 9.705  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.942      ;
; 9.705  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.942      ;
; 9.709  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.962      ;
; 9.713  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.335     ; 3.952      ;
; 9.713  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.345     ; 3.942      ;
; 9.714  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.952      ;
; 9.717  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.932      ;
; 9.721  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.952      ;
; 9.725  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.333     ; 3.942      ;
; 9.726  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.922      ;
; 9.727  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.922      ;
; 9.731  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.942      ;
; 9.733  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.942      ;
; 9.735  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.353     ; 3.912      ;
; 9.736  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.352     ; 3.912      ;
; 9.737  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.912      ;
; 9.740  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.932      ;
; 9.741  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.942      ;
; 9.741  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.932      ;
; 9.743  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.932      ;
; 9.750  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.922      ;
; 9.756  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.922      ;
; 9.759  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.912      ;
; 9.759  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.932      ;
; 9.761  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.317     ; 3.922      ;
; 9.761  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.327     ; 3.912      ;
; 9.761  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.942      ;
; 9.763  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.922      ;
; 9.765  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.932      ;
; 9.766  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.912      ;
; 9.766  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.322     ; 3.912      ;
; 9.769  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.922      ;
; 9.773  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.932      ;
; 9.775  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.922      ;
; 9.779  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.289     ; 3.932      ;
; 9.781  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.922      ;
; 9.791  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.297     ; 3.912      ;
; 9.819  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.351     ; 3.830      ;
; 9.821  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.309     ; 3.870      ;
; 9.831  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.329     ; 3.840      ;
; 9.845  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.335     ; 3.820      ;
; 9.855  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.830      ;
; 9.869  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.869  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.869  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.339     ; 3.792      ;
; 9.870  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.792      ;
; 9.870  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.792      ;
; 9.870  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.338     ; 3.792      ;
; 9.871  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.337     ; 3.792      ;
; 9.874  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.334     ; 3.792      ;
; 9.877  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.792      ;
; 9.877  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.331     ; 3.792      ;
; 9.880  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.792      ;
; 9.880  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.328     ; 3.792      ;
; 9.881  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.289     ; 3.830      ;
; 9.883  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.792      ;
; 9.883  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.325     ; 3.792      ;
; 9.888  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.320     ; 3.792      ;
; 9.889  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.319     ; 3.792      ;
; 9.891  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.289     ; 3.820      ;
; 9.893  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.315     ; 3.792      ;
; 9.894  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.894  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.314     ; 3.792      ;
; 9.895  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.895  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.895  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.895  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.313     ; 3.792      ;
; 9.897  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.792      ;
; 9.897  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.311     ; 3.792      ;
; 9.900  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.308     ; 3.792      ;
; 9.900  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.308     ; 3.792      ;
; 9.905  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.303     ; 3.792      ;
; 9.913  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.792      ;
; 9.925  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.283     ; 3.792      ;
; 9.927  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.281     ; 3.792      ;
; 10.002 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 9.742      ;
; 10.003 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -4.295     ; 3.702      ;
; 10.037 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.169     ; 9.699      ;
; 10.089 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 9.667      ;
; 10.161 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.169     ; 9.575      ;
; 10.172 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 9.546      ;
; 10.193 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 9.546      ;
; 10.213 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 9.548      ;
; 10.229 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 9.515      ;
; 10.237 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 9.524      ;
; 10.247 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 9.492      ;
; 10.263 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 9.512      ;
; 10.282 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 9.449      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.609      ;
; 46.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.575      ;
; 46.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.558      ;
; 46.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.492      ;
; 46.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.488      ;
; 46.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.435      ;
; 46.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.163      ;
; 47.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.098      ;
; 47.132 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.962      ;
; 47.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.937      ;
; 47.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.731      ;
; 47.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.690      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.662      ;
; 47.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.611      ;
; 47.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.550      ;
; 47.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.534      ;
; 47.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.334      ;
; 47.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.187      ;
; 48.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 1.711      ;
; 49.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 1.048      ;
; 49.144 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 0.954      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.868      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.759      ;
; 95.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.743      ;
; 95.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.736      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.735      ;
; 95.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.706      ;
; 95.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.705      ;
; 95.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.698      ;
; 95.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.633      ;
; 95.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.617      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.610      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.608      ;
; 95.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.580      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.579      ;
; 95.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.572      ;
; 95.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.545      ;
; 95.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.544      ;
; 95.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.540      ;
; 95.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.540      ;
; 95.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.537      ;
; 95.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.538      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.531      ;
; 95.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.521      ;
; 95.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.514      ;
; 95.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.512      ;
; 95.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.484      ;
; 95.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.483      ;
; 95.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.476      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.414      ;
; 95.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.412      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.408      ;
; 95.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.407      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.405      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.362      ;
; 95.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.318      ;
; 95.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.316      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.312      ;
; 95.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.311      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.309      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.206      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.206      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.206      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.206      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.206      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.123      ;
; 95.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.037      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                           ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; map[21][9]    ; Row:row21|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.198      ; 1.296      ;
; -0.064 ; blocks[3][5]  ; Block:block2|row[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.304      ;
; -0.035 ; map[11][0]    ; Row:row11|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.180      ; 1.331      ;
; -0.016 ; map[7][7]     ; Row:row07|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.197      ; 1.367      ;
; -0.016 ; map[11][1]    ; Row:row11|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.181      ; 1.351      ;
; -0.013 ; map[10][6]    ; Row:row10|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.189      ; 1.362      ;
; -0.012 ; map[13][7]    ; Row:row13|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.191      ; 1.365      ;
; -0.009 ; map[11][2]    ; Row:row11|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.181      ; 1.358      ;
; -0.003 ; blocks[12][8] ; Block:block11|row[8] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.183      ; 1.366      ;
; 0.002  ; map[14][7]    ; Row:row14|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.175      ; 1.363      ;
; 0.006  ; map[7][4]     ; Row:row07|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.374      ;
; 0.008  ; map[8][8]     ; Row:row08|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.378      ;
; 0.008  ; map[17][7]    ; Row:row17|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.193      ; 1.387      ;
; 0.016  ; map[21][3]    ; Row:row21|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.201      ; 1.403      ;
; 0.023  ; rows[20][6]   ; Row:row19|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.204      ; 1.413      ;
; 0.026  ; map[6][3]     ; Row:row06|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.194      ; 1.406      ;
; 0.026  ; map[11][7]    ; Row:row11|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.394      ;
; 0.030  ; blocks[12][7] ; Block:block11|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.183      ; 1.399      ;
; 0.032  ; map[0][5]     ; Row:row00|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.198      ; 1.416      ;
; 0.036  ; map[16][9]    ; Row:row16|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.408      ;
; 0.037  ; map[9][0]     ; Row:row09|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.201      ; 1.424      ;
; 0.039  ; map[0][2]     ; Row:row00|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.198      ; 1.423      ;
; 0.040  ; map[18][5]    ; Row:row18|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.207      ; 1.433      ;
; 0.041  ; map[21][7]    ; Row:row21|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.198      ; 1.425      ;
; 0.045  ; map[17][4]    ; Row:row17|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.196      ; 1.427      ;
; 0.054  ; map[18][3]    ; Row:row18|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.199      ; 1.439      ;
; 0.059  ; rows[11][8]   ; Row:row10|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.185      ; 1.430      ;
; 0.061  ; map[8][9]     ; Row:row08|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.431      ;
; 0.063  ; map[4][7]     ; Row:row04|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.177      ; 1.426      ;
; 0.063  ; map[21][8]    ; Row:row21|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.198      ; 1.447      ;
; 0.064  ; map[17][0]    ; Row:row17|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.436      ;
; 0.065  ; rows[21][3]   ; Row:row20|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.180      ; 1.431      ;
; 0.066  ; map[4][9]     ; Row:row04|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.177      ; 1.429      ;
; 0.070  ; map[7][6]     ; Row:row07|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.197      ; 1.453      ;
; 0.074  ; map[14][9]    ; Row:row14|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.175      ; 1.435      ;
; 0.074  ; rows[9][8]    ; Row:row08|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.444      ;
; 0.076  ; map[8][3]     ; Row:row08|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.183      ; 1.445      ;
; 0.076  ; rows[20][3]   ; Row:row19|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.204      ; 1.466      ;
; 0.083  ; map[20][5]    ; Row:row20|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.453      ;
; 0.087  ; map[4][6]     ; Row:row04|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.177      ; 1.450      ;
; 0.088  ; map[20][6]    ; Row:row20|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.458      ;
; 0.088  ; rows[19][6]   ; Row:row18|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.195      ; 1.469      ;
; 0.092  ; map[19][9]    ; Row:row19|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.187      ; 1.465      ;
; 0.093  ; map[6][5]     ; Row:row06|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.195      ; 1.474      ;
; 0.096  ; map[14][8]    ; Row:row14|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.174      ; 1.456      ;
; 0.100  ; map[15][7]    ; Row:row15|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.180      ; 1.466      ;
; 0.104  ; map[5][9]     ; Row:row05|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.476      ;
; 0.106  ; map[6][8]     ; Row:row06|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.178      ; 1.470      ;
; 0.109  ; map[20][7]    ; Row:row20|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.479      ;
; 0.110  ; map[15][0]    ; Row:row15|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.175      ; 1.471      ;
; 0.120  ; map[6][7]     ; Row:row06|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.175      ; 1.481      ;
; 0.130  ; map[18][4]    ; Row:row18|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.199      ; 1.515      ;
; 0.136  ; map[2][6]     ; Row:row02|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.508      ;
; 0.141  ; rows[15][2]   ; Row:row14|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.201      ; 1.528      ;
; 0.142  ; blocks[17][8] ; Block:block16|row[8] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.192      ; 1.520      ;
; 0.156  ; map[16][6]    ; Row:row16|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.190      ; 1.532      ;
; 0.158  ; map[0][9]     ; Row:row00|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.177      ; 1.521      ;
; 0.163  ; blocks[3][8]  ; Block:block2|row[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.177      ; 1.526      ;
; 0.167  ; map[14][4]    ; Row:row14|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.537      ;
; 0.169  ; rows[15][9]   ; Row:row14|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.201      ; 1.556      ;
; 0.170  ; map[19][3]    ; Row:row19|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.193      ; 1.549      ;
; 0.171  ; map[13][9]    ; Row:row13|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.191      ; 1.548      ;
; 0.174  ; map[3][7]     ; Row:row03|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.185      ; 1.545      ;
; 0.174  ; map[10][1]    ; Row:row10|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.167      ; 1.527      ;
; 0.175  ; map[2][5]     ; Row:row02|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.547      ;
; 0.177  ; map[16][5]    ; Row:row16|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.190      ; 1.553      ;
; 0.178  ; map[7][2]     ; Row:row07|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.546      ;
; 0.181  ; map[13][3]    ; Row:row13|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.188      ; 1.555      ;
; 0.181  ; map[19][7]    ; Row:row19|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.191      ; 1.558      ;
; 0.182  ; blocks[3][1]  ; Block:block2|row[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.178      ; 1.546      ;
; 0.182  ; map[13][4]    ; Row:row13|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.188      ; 1.556      ;
; 0.184  ; blocks[8][4]  ; Block:block7|row[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.170      ; 1.540      ;
; 0.186  ; map[14][3]    ; Row:row14|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.184      ; 1.556      ;
; 0.187  ; map[16][8]    ; Row:row16|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.190      ; 1.563      ;
; 0.189  ; map[6][6]     ; Row:row06|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.178      ; 1.553      ;
; 0.193  ; blocks[8][1]  ; Block:block7|row[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.170      ; 1.549      ;
; 0.193  ; map[16][7]    ; Row:row16|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.190      ; 1.569      ;
; 0.195  ; blocks[11][3] ; Block:block10|row[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.185      ; 1.566      ;
; 0.196  ; map[12][3]    ; Row:row12|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.194      ; 1.576      ;
; 0.201  ; blocks[14][7] ; Block:block13|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.569      ;
; 0.201  ; map[12][1]    ; Row:row12|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.196      ; 1.583      ;
; 0.202  ; map[5][3]     ; Row:row05|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.574      ;
; 0.202  ; map[19][6]    ; Row:row19|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.574      ;
; 0.209  ; rows[15][1]   ; Row:row14|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.201      ; 1.596      ;
; 0.210  ; map[13][1]    ; Row:row13|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.189      ; 1.585      ;
; 0.212  ; map[0][6]     ; Row:row00|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.196      ; 1.594      ;
; 0.212  ; map[11][9]    ; Row:row11|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.580      ;
; 0.217  ; rows[7][4]    ; Row:row06|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.180      ; 1.583      ;
; 0.218  ; map[12][2]    ; Row:row12|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.180      ; 1.584      ;
; 0.218  ; map[2][4]     ; Row:row02|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.186      ; 1.590      ;
; 0.220  ; rows[20][5]   ; Row:row19|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.204      ; 1.610      ;
; 0.221  ; blocks[12][2] ; Block:block11|row[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.187      ; 1.594      ;
; 0.224  ; blocks[7][8]  ; Block:block6|row[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.170      ; 1.580      ;
; 0.225  ; blocks[20][5] ; Block:block19|row[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.202      ; 1.613      ;
; 0.226  ; map[11][6]    ; Row:row11|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.182      ; 1.594      ;
; 0.227  ; map[11][4]    ; Row:row11|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.181      ; 1.594      ;
; 0.227  ; map[17][9]    ; Row:row17|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.193      ; 1.606      ;
; 0.229  ; blocks[9][8]  ; Block:block8|row[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.172      ; 1.587      ;
; 0.229  ; map[4][5]     ; Row:row04|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.177      ; 1.592      ;
; 0.232  ; map[19][5]    ; Row:row19|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.193      ; 1.611      ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.386 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.420 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.430 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.438 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.000000001                                                                                                                                                                  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.706      ;
; 0.442 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.001                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.447 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.713      ;
; 0.450 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                            ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.468 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.734      ;
; 0.481 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000010                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.483 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.749      ;
; 0.483 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.749      ;
; 0.484 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.750      ;
; 0.504 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.771      ;
; 0.506 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.773      ;
; 0.544 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.550 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[35]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.550 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[60]                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.551 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[32]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_dqm[0]                                                                                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.556 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.576 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.582 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.582 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.582 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.867      ;
; 0.590 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[27]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[27]                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.857      ;
; 0.591 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.857      ;
; 0.594 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[22]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[22]                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.862      ;
; 0.598 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[5]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[5]                                                                                                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.599 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.605 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|saved_grant[1]                                                                                         ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.871      ;
; 0.610 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                            ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.415 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.698      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.452 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.460 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.727      ;
; 0.462 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.728      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.561 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.562 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.576 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.577 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.583 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.866      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.851      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.860      ;
; 0.595 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.860      ;
; 0.596 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.861      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.605 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.868      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.886      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.886      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.886      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.625 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.890      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.901      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 12.346 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[16]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 7.289      ;
; 12.346 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[19]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 7.286      ;
; 12.346 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[20]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 7.286      ;
; 12.346 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[22]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 7.289      ;
; 12.350 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 7.412      ;
; 12.350 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[3]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 7.412      ;
; 12.350 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[17]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.271     ; 7.274      ;
; 12.354 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 7.402      ;
; 12.354 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 7.399      ;
; 12.354 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 7.399      ;
; 12.354 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 7.402      ;
; 12.358 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 7.387      ;
; 12.358 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 7.387      ;
; 12.358 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[18]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.256     ; 7.281      ;
; 12.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[23]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 7.264      ;
; 12.366 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 7.394      ;
; 12.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[21]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.292     ; 7.233      ;
; 12.373 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 7.377      ;
; 12.378 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.181     ; 7.346      ;
; 12.379 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[0]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 7.262      ;
; 12.385 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[7]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 7.296      ;
; 12.385 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[28]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 7.296      ;
; 12.385 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[30]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 7.296      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 7.369      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 7.375      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 7.375      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 7.380      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 7.380      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 7.363      ;
; 12.387 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 7.363      ;
; 12.388 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[12]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 7.281      ;
; 12.388 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[6]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 7.284      ;
; 12.388 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[10]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 7.281      ;
; 12.388 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[5]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 7.284      ;
; 12.389 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[29]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 7.292      ;
; 12.389 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[4]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 7.286      ;
; 12.389 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[3]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 7.271      ;
; 12.389 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[2]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 7.286      ;
; 12.390 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 7.384      ;
; 12.390 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 7.384      ;
; 12.390 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[31]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 7.288      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 7.388      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[9]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 7.267      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[11]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 7.238      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[8]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 7.267      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[24]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 7.267      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[15]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 7.267      ;
; 12.391 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[14]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 7.250      ;
; 12.393 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.409      ;
; 12.393 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.409      ;
; 12.393 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.409      ;
; 12.393 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.409      ;
; 12.394 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.408      ;
; 12.396 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 7.394      ;
; 12.396 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 7.394      ;
; 12.396 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 7.397      ;
; 12.396 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 7.397      ;
; 12.397 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.405      ;
; 12.397 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 7.399      ;
; 12.397 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 7.384      ;
; 12.397 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 7.399      ;
; 12.397 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[10]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 7.405      ;
; 12.398 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 7.401      ;
; 12.398 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 7.401      ;
; 12.399 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 7.380      ;
; 12.399 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 7.380      ;
; 12.399 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[14]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 7.363      ;
; 12.399 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 7.351      ;
; 12.399 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 7.380      ;
; 12.399 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 7.380      ;
; 12.401 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 7.341      ;
; 12.401 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 7.341      ;
; 12.401 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[25]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 7.282      ;
; 12.401 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[26]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 7.282      ;
; 12.401 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[27]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 7.282      ;
; 12.403 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 7.378      ;
; 12.406 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[1]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 7.259      ;
; 12.407 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[13]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 7.246      ;
; 12.409 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 7.395      ;
; 12.409 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 7.395      ;
; 12.409 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[25]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 7.395      ;
; 12.414 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 7.372      ;
; 12.415 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 7.359      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 7.434      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 7.434      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 7.434      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 7.434      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 7.434      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.436      ;
; 12.522 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.436      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.435      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.435      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.435      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 7.436      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.435      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 7.436      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 7.436      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 7.436      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 7.435      ;
; 12.523 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 7.436      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.737      ;
; 13.223 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.735      ;
; 13.254 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.704      ;
; 13.254 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.704      ;
; 13.254 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.704      ;
; 13.254 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.704      ;
; 13.262 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.690      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.665      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.665      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.660      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.660      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.660      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.660      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.660      ;
; 13.289 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 6.661      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.663      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.663      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 6.661      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 6.661      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.663      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 6.661      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 6.661      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 6.661      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.666      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.659      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 6.651      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 6.651      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 6.651      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 6.651      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.658      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.659      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.658      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.659      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.659      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.660      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 6.651      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.659      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.658      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.658      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 6.651      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.290 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.662      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.651      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 6.651      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.291 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 6.649      ;
; 13.301 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 6.645      ;
; 13.301 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 6.645      ;
; 13.301 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 6.645      ;
; 13.301 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 6.645      ;
; 13.301 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 6.654      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.649      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.650      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.649      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.649      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.649      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.651      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.650      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.651      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.651      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.650      ;
; 13.303 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.651      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.153      ;
; 48.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 2.092      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.159      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.159      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.159      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.159      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.153      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.153      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.141      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.136      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.130      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.094      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.094      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.844      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.844      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.844      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.844      ;
; 98.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.761      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.650      ;
; 98.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.621      ;
; 98.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.483      ;
; 98.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.483      ;
; 98.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.483      ;
; 98.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.483      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.110  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.374      ;
; 1.110  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.374      ;
; 1.110  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.374      ;
; 1.110  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.374      ;
; 1.219  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.484      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.501      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.461  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.724      ;
; 1.461  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.724      ;
; 1.461  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.724      ;
; 1.461  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.724      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.975      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.975      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.737  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.008      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.010      ;
; 1.758  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.025      ;
; 1.758  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.025      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.028      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.028      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.028      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.028      ;
; 51.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.253      ; 1.975      ;
; 51.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.246      ; 2.025      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.593 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[6]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.489      ; 3.268      ;
; 2.593 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[2]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.489      ; 3.268      ;
; 2.593 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[0]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.489      ; 3.268      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|read_latency_shift_reg[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.278      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.278      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.278      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.278      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|packet_in_progress                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.282      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.282      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.282      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 3.282      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 3.280      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 3.281      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[14]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 3.279      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.277      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.015 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[15]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 3.275      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 3.274      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.279      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.279      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.279      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.278      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.278      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.076      ; 3.278      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.279      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.279      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.077      ; 3.279      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.277      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 3.277      ;
; 3.016 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 3.269      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 5.922 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 6.626      ;
; 5.922 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 6.626      ;
; 5.952 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.493      ; 6.631      ;
; 5.952 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.493      ; 6.631      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.627      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.627      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.627      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.627      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.627      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.623      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.629      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.629      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 6.629      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_valid                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 6.628      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.624      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.625      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.624      ;
; 6.347 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.624      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.626      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 6.627      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 6.632      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|packet_in_progress                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 6.628      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.620      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[0]                                                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[3]                                                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[6]                                                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
; 6.348 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 6.602      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 30.417 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                           ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 7.78 MHz   ; 7.78 MHz        ; main_clk_50                           ;      ;
; 107.34 MHz ; 107.34 MHz      ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
; 158.18 MHz ; 158.18 MHz      ; altera_reserved_tck                   ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                               ;
+---------------------------------------+----------+---------------+
; Clock                                 ; Slack    ; End Point TNS ;
+---------------------------------------+----------+---------------+
; main_clk_50                           ; -108.504 ; -69240.140    ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 3.691    ; 0.000         ;
; altera_reserved_tck                   ; 46.839   ; 0.000         ;
+---------------------------------------+----------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; main_clk_50                           ; -0.061 ; -0.297        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.339  ; 0.000         ;
; altera_reserved_tck                   ; 0.355  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 13.103 ; 0.000         ;
; main_clk_50                           ; 13.829 ; 0.000         ;
; altera_reserved_tck                   ; 48.235 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 1.011 ; 0.000         ;
; main_clk_50                           ; 2.292 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 5.370 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; main_clk_50                           ; 9.646  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.685  ; 0.000         ;
; altera_reserved_tck                   ; 49.568 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                        ;
+----------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                    ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -108.504 ; scoreKeeper:sk|level_reg[3]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 128.440    ;
; -108.487 ; scoreKeeper:sk|level_reg[1]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 128.424    ;
; -108.465 ; scoreKeeper:sk|level_reg[0]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 128.402    ;
; -108.278 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 128.565    ;
; -108.261 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.549    ;
; -108.257 ; scoreKeeper:sk|level_reg[5]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 128.195    ;
; -108.239 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.527    ;
; -108.234 ; scoreKeeper:sk|level_reg[4]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 128.172    ;
; -108.233 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 128.160    ;
; -108.233 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 128.160    ;
; -108.233 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 128.160    ;
; -108.233 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 128.160    ;
; -108.233 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 128.160    ;
; -108.216 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.144    ;
; -108.216 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.144    ;
; -108.216 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.144    ;
; -108.216 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.144    ;
; -108.216 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.144    ;
; -108.194 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.122    ;
; -108.194 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.122    ;
; -108.194 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.122    ;
; -108.194 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.122    ;
; -108.194 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 128.122    ;
; -108.162 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 128.449    ;
; -108.145 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.433    ;
; -108.133 ; scoreKeeper:sk|level_reg[3]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 128.076    ;
; -108.133 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 128.420    ;
; -108.123 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.411    ;
; -108.116 ; scoreKeeper:sk|level_reg[1]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 128.060    ;
; -108.116 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.404    ;
; -108.095 ; scoreKeeper:sk|level_reg[6]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 128.033    ;
; -108.094 ; scoreKeeper:sk|level_reg[0]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 128.038    ;
; -108.094 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.382    ;
; -108.085 ; scoreKeeper:sk|level_reg[9]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 128.023    ;
; -108.068 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.994    ;
; -108.068 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.994    ;
; -108.068 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.994    ;
; -108.068 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.994    ;
; -108.068 ; scoreKeeper:sk|level_reg[3]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.994    ;
; -108.061 ; scoreKeeper:sk|level_reg[2]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 128.000    ;
; -108.060 ; scoreKeeper:sk|level_reg[3]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 127.985    ;
; -108.060 ; scoreKeeper:sk|level_reg[3]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 127.985    ;
; -108.060 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 127.985    ;
; -108.060 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 127.985    ;
; -108.055 ; scoreKeeper:sk|level_reg[12] ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 127.990    ;
; -108.051 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.978    ;
; -108.051 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.978    ;
; -108.051 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.978    ;
; -108.051 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.978    ;
; -108.051 ; scoreKeeper:sk|level_reg[1]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.978    ;
; -108.046 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 128.333    ;
; -108.043 ; scoreKeeper:sk|level_reg[1]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.969    ;
; -108.043 ; scoreKeeper:sk|level_reg[1]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.969    ;
; -108.043 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.969    ;
; -108.043 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.969    ;
; -108.042 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 127.965    ;
; -108.042 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 127.965    ;
; -108.042 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 127.965    ;
; -108.031 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 128.320    ;
; -108.029 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.956    ;
; -108.029 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.956    ;
; -108.029 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.956    ;
; -108.029 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.956    ;
; -108.029 ; scoreKeeper:sk|level_reg[0]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 127.956    ;
; -108.029 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.317    ;
; -108.025 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 127.949    ;
; -108.025 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 127.949    ;
; -108.025 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 127.949    ;
; -108.021 ; scoreKeeper:sk|level_reg[0]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.947    ;
; -108.021 ; scoreKeeper:sk|level_reg[0]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.947    ;
; -108.021 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.947    ;
; -108.021 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 127.947    ;
; -108.020 ; scoreKeeper:sk|level_reg[11] ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 127.955    ;
; -108.019 ; scoreKeeper:sk|level_reg[8]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 127.957    ;
; -108.017 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 128.304    ;
; -108.008 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 128.297    ;
; -108.007 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.295    ;
; -108.003 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 127.927    ;
; -108.003 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 127.927    ;
; -108.003 ; scoreKeeper:sk|level_reg[0]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 127.927    ;
; -108.000 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.288    ;
; -107.986 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.915    ;
; -107.986 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.915    ;
; -107.986 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.915    ;
; -107.986 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.915    ;
; -107.986 ; scoreKeeper:sk|level_reg[5]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.915    ;
; -107.980 ; scoreKeeper:sk|level_reg[10] ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 127.915    ;
; -107.978 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 128.266    ;
; -107.971 ; scoreKeeper:sk|level_reg[7]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 127.909    ;
; -107.965 ; scoreKeeper:sk|level_reg[14] ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 127.901    ;
; -107.964 ; scoreKeeper:sk|level_reg[3]  ; Block:block21|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 127.896    ;
; -107.964 ; scoreKeeper:sk|level_reg[3]  ; Block:block21|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 127.896    ;
; -107.964 ; scoreKeeper:sk|level_reg[3]  ; Block:block21|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 127.896    ;
; -107.963 ; scoreKeeper:sk|level_reg[4]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.892    ;
; -107.963 ; scoreKeeper:sk|level_reg[4]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.892    ;
; -107.963 ; scoreKeeper:sk|level_reg[4]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.892    ;
; -107.963 ; scoreKeeper:sk|level_reg[4]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.892    ;
; -107.963 ; scoreKeeper:sk|level_reg[4]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 127.892    ;
; -107.957 ; scoreKeeper:sk|level_reg[3]  ; Block:block12|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 127.895    ;
; -107.951 ; scoreKeeper:sk|level_reg[3]  ; Block:block14|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 127.886    ;
+----------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 3.691  ; nios_system|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                             ; nios_system|sdram_pll|sd1|pll7|clk[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.309      ;
; 10.684 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.488      ;
; 10.691 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.498      ;
; 10.691 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.478      ;
; 10.695 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.837     ; 3.468      ;
; 10.699 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.458      ;
; 10.699 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.458      ;
; 10.701 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.468      ;
; 10.704 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.468      ;
; 10.705 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.837     ; 3.458      ;
; 10.706 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.478      ;
; 10.708 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.844     ; 3.448      ;
; 10.708 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.844     ; 3.448      ;
; 10.708 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.834     ; 3.458      ;
; 10.709 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 9.049      ;
; 10.711 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.468      ;
; 10.716 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.458      ;
; 10.717 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.825     ; 3.458      ;
; 10.718 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.834     ; 3.448      ;
; 10.720 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.438      ;
; 10.726 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.458      ;
; 10.728 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.824     ; 3.448      ;
; 10.729 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.428      ;
; 10.731 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.428      ;
; 10.736 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.448      ;
; 10.737 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.448      ;
; 10.737 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 9.014      ;
; 10.738 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.844     ; 3.418      ;
; 10.739 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.843     ; 3.418      ;
; 10.740 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.842     ; 3.418      ;
; 10.743 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.438      ;
; 10.744 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.808     ; 3.448      ;
; 10.746 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.438      ;
; 10.747 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.438      ;
; 10.753 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.819     ; 3.428      ;
; 10.761 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.418      ;
; 10.761 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.428      ;
; 10.764 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.808     ; 3.428      ;
; 10.764 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.438      ;
; 10.766 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.816     ; 3.418      ;
; 10.767 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.448      ;
; 10.767 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.805     ; 3.428      ;
; 10.770 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.792     ; 3.438      ;
; 10.771 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.418      ;
; 10.771 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.418      ;
; 10.774 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.428      ;
; 10.776 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.786     ; 3.438      ;
; 10.780 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.792     ; 3.428      ;
; 10.784 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.778     ; 3.438      ;
; 10.787 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.428      ;
; 10.797 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.418      ;
; 10.818 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 8.952      ;
; 10.837 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.841     ; 3.322      ;
; 10.840 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.362      ;
; 10.842 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.327      ;
; 10.842 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.327      ;
; 10.842 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.831     ; 3.327      ;
; 10.843 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.327      ;
; 10.843 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.327      ;
; 10.843 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.830     ; 3.327      ;
; 10.845 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.828     ; 3.327      ;
; 10.847 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.332      ;
; 10.849 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.824     ; 3.327      ;
; 10.852 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.327      ;
; 10.852 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.821     ; 3.327      ;
; 10.855 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.818     ; 3.327      ;
; 10.855 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.818     ; 3.327      ;
; 10.858 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.327      ;
; 10.858 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.815     ; 3.327      ;
; 10.861 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.812     ; 3.327      ;
; 10.862 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.826     ; 3.312      ;
; 10.862 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.811     ; 3.327      ;
; 10.865 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.808     ; 3.327      ;
; 10.867 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.327      ;
; 10.867 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.806     ; 3.327      ;
; 10.870 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.327      ;
; 10.870 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.327      ;
; 10.870 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.327      ;
; 10.870 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.803     ; 3.327      ;
; 10.871 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.802     ; 3.327      ;
; 10.871 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 8.880      ;
; 10.873 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.805     ; 3.322      ;
; 10.875 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.327      ;
; 10.875 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.798     ; 3.327      ;
; 10.878 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.795     ; 3.327      ;
; 10.878 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 8.859      ;
; 10.888 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.327      ;
; 10.900 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.773     ; 3.327      ;
; 10.900 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.778     ; 3.322      ;
; 10.901 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.772     ; 3.327      ;
; 10.910 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.778     ; 3.312      ;
; 10.924 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 8.829      ;
; 10.931 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 8.846      ;
; 10.934 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 8.824      ;
; 10.952 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 8.794      ;
; 10.969 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 8.789      ;
; 10.993 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.785     ; 3.222      ;
; 10.994 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 8.798      ;
; 10.994 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 8.783      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.328      ;
; 46.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.258      ;
; 46.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.234      ;
; 46.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.231      ;
; 47.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.158      ;
; 47.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.132      ;
; 47.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.908      ;
; 47.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.867      ;
; 47.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.687      ;
; 47.488 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.676      ;
; 47.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.466      ;
; 47.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.443      ;
; 47.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.437      ;
; 47.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.402      ;
; 47.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.284      ;
; 47.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.283      ;
; 48.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.107      ;
; 48.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.983      ;
; 48.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 1.567      ;
; 49.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 0.938      ;
; 49.317 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 0.851      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.486      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.351      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.347      ;
; 95.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.340      ;
; 95.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.339      ;
; 95.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.289      ;
; 95.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.288      ;
; 95.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.282      ;
; 95.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.231      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.227      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.220      ;
; 95.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.219      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.169      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.168      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.162      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.165      ;
; 95.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.164      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.161      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.160      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.158      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.108      ;
; 95.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.104      ;
; 95.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.097      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.096      ;
; 95.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.045      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.044      ;
; 95.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.046      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.045      ;
; 95.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.041      ;
; 95.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.040      ;
; 95.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.038      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.039      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 95.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.007      ;
; 96.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.922      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.921      ;
; 96.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.918      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.917      ;
; 96.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.915      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.870      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.870      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.870      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.870      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.870      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.808      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.697      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.697      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                            ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+
; -0.061 ; map[21][9]    ; Row:row21|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.094      ; 1.204      ;
; -0.051 ; blocks[3][5]  ; Block:block2|row[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.076      ; 1.196      ;
; -0.043 ; map[11][1]    ; Row:row11|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.077      ; 1.205      ;
; -0.043 ; map[13][7]    ; Row:row13|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.087      ; 1.215      ;
; -0.036 ; map[11][2]    ; Row:row11|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.077      ; 1.212      ;
; -0.022 ; map[17][7]    ; Row:row17|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.088      ; 1.237      ;
; -0.018 ; map[11][0]    ; Row:row11|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.076      ; 1.229      ;
; -0.016 ; map[10][6]    ; Row:row10|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.085      ; 1.240      ;
; -0.007 ; map[7][4]     ; Row:row07|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.242      ;
; 0.002  ; map[7][7]     ; Row:row07|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.092      ; 1.265      ;
; 0.019  ; blocks[12][8] ; Block:block11|row[8] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.268      ;
; 0.024  ; map[14][7]    ; Row:row14|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.266      ;
; 0.024  ; map[11][7]    ; Row:row11|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.273      ;
; 0.025  ; map[8][8]     ; Row:row08|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.083      ; 1.279      ;
; 0.031  ; map[6][3]     ; Row:row06|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.090      ; 1.292      ;
; 0.032  ; map[0][5]     ; Row:row00|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.096      ; 1.299      ;
; 0.032  ; map[21][3]    ; Row:row21|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.097      ; 1.300      ;
; 0.036  ; rows[20][6]   ; Row:row19|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.100      ; 1.307      ;
; 0.038  ; map[17][4]    ; Row:row17|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.091      ; 1.300      ;
; 0.040  ; map[17][0]    ; Row:row17|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.084      ; 1.295      ;
; 0.047  ; map[9][0]     ; Row:row09|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.097      ; 1.315      ;
; 0.048  ; blocks[12][7] ; Block:block11|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.297      ;
; 0.048  ; map[0][2]     ; Row:row00|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.096      ; 1.315      ;
; 0.048  ; map[16][9]    ; Row:row16|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.301      ;
; 0.050  ; map[18][5]    ; Row:row18|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.100      ; 1.321      ;
; 0.052  ; map[4][7]     ; Row:row04|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.294      ;
; 0.052  ; map[21][7]    ; Row:row21|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.094      ; 1.317      ;
; 0.055  ; map[8][9]     ; Row:row08|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.083      ; 1.309      ;
; 0.057  ; map[4][9]     ; Row:row04|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.299      ;
; 0.057  ; map[8][3]     ; Row:row08|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.079      ; 1.307      ;
; 0.058  ; map[21][8]    ; Row:row21|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.094      ; 1.323      ;
; 0.062  ; map[14][9]    ; Row:row14|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.304      ;
; 0.062  ; map[18][3]    ; Row:row18|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.095      ; 1.328      ;
; 0.066  ; rows[11][8]   ; Row:row10|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.319      ;
; 0.068  ; map[4][6]     ; Row:row04|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.310      ;
; 0.068  ; map[6][5]     ; Row:row06|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.090      ; 1.329      ;
; 0.069  ; map[7][6]     ; Row:row07|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.092      ; 1.332      ;
; 0.072  ; rows[9][8]    ; Row:row08|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.080      ; 1.323      ;
; 0.075  ; rows[21][3]   ; Row:row20|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.076      ; 1.322      ;
; 0.077  ; map[14][8]    ; Row:row14|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.070      ; 1.318      ;
; 0.080  ; map[15][7]    ; Row:row15|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.074      ; 1.325      ;
; 0.080  ; map[19][9]    ; Row:row19|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.083      ; 1.334      ;
; 0.081  ; rows[19][6]   ; Row:row18|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.091      ; 1.343      ;
; 0.083  ; map[15][0]    ; Row:row15|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.325      ;
; 0.086  ; map[5][9]     ; Row:row05|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.339      ;
; 0.087  ; map[20][5]    ; Row:row20|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.336      ;
; 0.088  ; rows[20][3]   ; Row:row19|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.100      ; 1.359      ;
; 0.091  ; map[6][8]     ; Row:row06|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.072      ; 1.334      ;
; 0.093  ; map[20][6]    ; Row:row20|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.342      ;
; 0.102  ; map[20][7]    ; Row:row20|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.351      ;
; 0.109  ; map[18][4]    ; Row:row18|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.095      ; 1.375      ;
; 0.117  ; map[6][7]     ; Row:row06|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.359      ;
; 0.120  ; blocks[17][8] ; Block:block16|row[8] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.087      ; 1.378      ;
; 0.121  ; map[13][9]    ; Row:row13|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.087      ; 1.379      ;
; 0.123  ; map[16][6]    ; Row:row16|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.086      ; 1.380      ;
; 0.128  ; map[2][6]     ; Row:row02|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.381      ;
; 0.131  ; map[19][7]    ; Row:row19|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.086      ; 1.388      ;
; 0.134  ; map[13][4]    ; Row:row13|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.084      ; 1.389      ;
; 0.135  ; map[0][9]     ; Row:row00|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.073      ; 1.379      ;
; 0.136  ; map[19][3]    ; Row:row19|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.088      ; 1.395      ;
; 0.139  ; map[16][5]    ; Row:row16|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.086      ; 1.396      ;
; 0.140  ; map[16][7]    ; Row:row16|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.086      ; 1.397      ;
; 0.141  ; rows[15][2]   ; Row:row14|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.096      ; 1.408      ;
; 0.143  ; rows[15][9]   ; Row:row14|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.096      ; 1.410      ;
; 0.146  ; map[5][3]     ; Row:row05|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.399      ;
; 0.146  ; map[7][2]     ; Row:row07|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.395      ;
; 0.148  ; blocks[3][8]  ; Block:block2|row[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.390      ;
; 0.148  ; map[2][5]     ; Row:row02|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.401      ;
; 0.150  ; map[13][3]    ; Row:row13|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.084      ; 1.405      ;
; 0.154  ; map[3][7]     ; Row:row03|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.407      ;
; 0.157  ; map[14][4]    ; Row:row14|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.406      ;
; 0.158  ; map[13][1]    ; Row:row13|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.084      ; 1.413      ;
; 0.160  ; map[10][1]    ; Row:row10|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.065      ; 1.396      ;
; 0.163  ; map[12][2]    ; Row:row12|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.075      ; 1.409      ;
; 0.163  ; map[11][9]    ; Row:row11|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.412      ;
; 0.164  ; blocks[3][1]  ; Block:block2|row[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.072      ; 1.407      ;
; 0.167  ; map[6][6]     ; Row:row06|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.072      ; 1.410      ;
; 0.167  ; map[14][3]    ; Row:row14|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.416      ;
; 0.169  ; map[19][6]    ; Row:row19|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.081      ; 1.421      ;
; 0.170  ; map[16][8]    ; Row:row16|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.086      ; 1.427      ;
; 0.177  ; map[11][4]    ; Row:row11|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.077      ; 1.425      ;
; 0.177  ; map[19][5]    ; Row:row19|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.088      ; 1.436      ;
; 0.179  ; map[11][6]    ; Row:row11|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.428      ;
; 0.181  ; blocks[8][1]  ; Block:block7|row[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.069      ; 1.421      ;
; 0.182  ; map[12][1]    ; Row:row12|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.090      ; 1.443      ;
; 0.183  ; map[19][4]    ; Row:row19|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.088      ; 1.442      ;
; 0.184  ; blocks[11][3] ; Block:block10|row[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.081      ; 1.436      ;
; 0.185  ; map[4][3]     ; Row:row04|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.077      ; 1.433      ;
; 0.186  ; map[12][3]    ; Row:row12|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.089      ; 1.446      ;
; 0.188  ; blocks[8][4]  ; Block:block7|row[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.069      ; 1.428      ;
; 0.189  ; map[2][4]     ; Row:row02|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.442      ;
; 0.189  ; map[17][9]    ; Row:row17|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.088      ; 1.448      ;
; 0.190  ; map[4][5]     ; Row:row04|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.071      ; 1.432      ;
; 0.194  ; blocks[14][7] ; Block:block13|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.443      ;
; 0.194  ; rows[7][4]    ; Row:row06|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.076      ; 1.441      ;
; 0.195  ; map[17][8]    ; Row:row17|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.091      ; 1.457      ;
; 0.196  ; map[2][3]     ; Row:row02|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.082      ; 1.449      ;
; 0.198  ; rows[15][1]   ; Row:row14|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.096      ; 1.465      ;
; 0.200  ; map[14][2]    ; Row:row14|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.078      ; 1.449      ;
; 0.202  ; rows[20][5]   ; Row:row19|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.100      ; 1.473      ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.339 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.380 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.622      ;
; 0.397 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.400 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.001                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.404 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.000000001                                                                                                                                                                  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.415 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                            ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.423 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.442 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000010                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.685      ;
; 0.444 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.687      ;
; 0.445 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.688      ;
; 0.445 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.688      ;
; 0.464 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.708      ;
; 0.466 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.710      ;
; 0.494 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.505 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[35]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.505 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[60]                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[32]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_dqm[0]                                                                                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.510 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.523 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.529 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.531 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.790      ;
; 0.533 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.533 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.792      ;
; 0.535 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.535 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.777      ;
; 0.545 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[27]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[27]                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.789      ;
; 0.548 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[22]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[22]                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.554 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[5]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[5]                                                                                                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.798      ;
; 0.556 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|saved_grant[1]                                                                                         ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.798      ;
; 0.558 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.641      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.417 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.423 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.425 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.672      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.515 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.529 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.532 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.791      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.779      ;
; 0.544 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.785      ;
; 0.548 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.789      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.561 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.799      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.814      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.814      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.816      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.816      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.817      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.817      ;
; 0.577 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.832      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 13.103 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[16]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 6.555      ;
; 13.103 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[22]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 6.555      ;
; 13.104 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[19]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.245     ; 6.551      ;
; 13.104 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[20]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.245     ; 6.551      ;
; 13.106 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[17]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 6.541      ;
; 13.117 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[18]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 6.546      ;
; 13.120 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[23]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 6.531      ;
; 13.126 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[21]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.274     ; 6.500      ;
; 13.132 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[0]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.241     ; 6.527      ;
; 13.134 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 6.647      ;
; 13.134 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[3]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 6.647      ;
; 13.136 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 6.638      ;
; 13.136 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 6.638      ;
; 13.137 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 6.634      ;
; 13.137 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 6.634      ;
; 13.139 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.624      ;
; 13.139 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.624      ;
; 13.142 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[6]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 6.549      ;
; 13.142 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[31]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.204     ; 6.554      ;
; 13.142 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[5]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 6.549      ;
; 13.142 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[4]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 6.552      ;
; 13.142 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[2]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 6.552      ;
; 13.143 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[12]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 6.545      ;
; 13.143 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[10]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 6.545      ;
; 13.143 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[29]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.200     ; 6.557      ;
; 13.143 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[14]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.241     ; 6.516      ;
; 13.143 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[3]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 6.538      ;
; 13.144 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[7]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.559      ;
; 13.144 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[28]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.559      ;
; 13.144 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[30]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.559      ;
; 13.145 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[9]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 6.532      ;
; 13.145 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[8]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 6.532      ;
; 13.145 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[24]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 6.532      ;
; 13.145 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[15]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 6.532      ;
; 13.146 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[11]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 6.501      ;
; 13.150 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 6.629      ;
; 13.153 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 6.614      ;
; 13.158 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[25]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.545      ;
; 13.158 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[26]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.545      ;
; 13.158 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[27]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.545      ;
; 13.159 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 6.583      ;
; 13.159 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[1]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.215     ; 6.526      ;
; 13.161 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[13]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 6.511      ;
; 13.164 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.599      ;
; 13.164 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.599      ;
; 13.165 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 6.604      ;
; 13.165 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 6.610      ;
; 13.165 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 6.610      ;
; 13.167 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.615      ;
; 13.167 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.615      ;
; 13.167 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 6.621      ;
; 13.167 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 6.621      ;
; 13.169 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.624      ;
; 13.175 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 6.637      ;
; 13.175 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 6.637      ;
; 13.175 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 6.632      ;
; 13.175 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 6.632      ;
; 13.175 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.635      ;
; 13.175 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.635      ;
; 13.176 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 6.640      ;
; 13.176 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[14]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 6.599      ;
; 13.176 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 6.628      ;
; 13.176 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 6.628      ;
; 13.176 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 6.621      ;
; 13.176 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[10]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 6.640      ;
; 13.177 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.642      ;
; 13.177 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.642      ;
; 13.177 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.642      ;
; 13.177 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.642      ;
; 13.177 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 6.641      ;
; 13.178 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.615      ;
; 13.178 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.615      ;
; 13.178 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.615      ;
; 13.178 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 6.615      ;
; 13.178 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 6.578      ;
; 13.178 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 6.578      ;
; 13.179 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.584      ;
; 13.184 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 6.613      ;
; 13.191 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.628      ;
; 13.191 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.628      ;
; 13.191 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[25]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.628      ;
; 13.191 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 6.610      ;
; 13.193 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 6.595      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.745      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.745      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.745      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.745      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 6.745      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.221 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 6.746      ;
; 13.222 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.746      ;
; 13.222 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.746      ;
; 13.222 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.746      ;
; 13.222 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.746      ;
; 13.222 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.746      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.829 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.141      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.830 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 6.138      ;
; 13.859 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.110      ;
; 13.859 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.110      ;
; 13.859 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.110      ;
; 13.859 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.110      ;
; 13.864 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.099      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.063      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.063      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.063      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.063      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 6.062      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.063      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.063      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.074      ;
; 13.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.077      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.077      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.075      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.075      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.074      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.072      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.075      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.072      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.072      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 6.078      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.072      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.072      ;
; 13.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.073      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.073      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.073      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.073      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.073      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.073      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.071      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.064      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.064      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 6.070      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.071      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 6.070      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.071      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.071      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.072      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.071      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 6.070      ;
; 13.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 6.070      ;
; 13.894 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.072      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.062      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.062      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.062      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.067      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.067      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.067      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 6.067      ;
; 13.895 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.062      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.067      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.061      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.068      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.069      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.067      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.069      ;
; 13.896 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.068      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.938      ;
; 48.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.885      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.941      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.941      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.941      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.941      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.938      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.938      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.923      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.921      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.885      ;
; 98.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.885      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.658      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.658      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.658      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.658      ;
; 98.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.584      ;
; 98.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.584      ;
; 98.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.584      ;
; 98.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.584      ;
; 98.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.584      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.480      ;
; 98.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.462      ;
; 98.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.336      ;
; 98.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.336      ;
; 98.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.336      ;
; 98.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.336      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.011  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.252      ;
; 1.011  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.252      ;
; 1.011  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.252      ;
; 1.011  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.252      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.383      ;
; 1.276  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.516      ;
; 1.276  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.516      ;
; 1.276  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.516      ;
; 1.276  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.516      ;
; 1.276  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.516      ;
; 1.336  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.336  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.336  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.336  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.576      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.804      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.804      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.837      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.842      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.595  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.843      ;
; 1.615  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.858      ;
; 1.615  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.858      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.861      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.861      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.861      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.861      ;
; 51.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.308      ; 1.805      ;
; 51.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.303      ; 1.858      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.292 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[6]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 2.908      ;
; 2.292 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[2]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 2.908      ;
; 2.292 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[0]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 2.908      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.682 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.918      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.918      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.918      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.918      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|read_latency_shift_reg[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|packet_in_progress                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 2.926      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 2.924      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 2.920      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.069      ; 2.923      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 2.927      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[14]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 2.925      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
; 2.683 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.922      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 5.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 6.014      ;
; 5.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 6.014      ;
; 5.395 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 6.018      ;
; 5.395 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 6.018      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.021      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 6.020      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 6.016      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.015      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 6.018      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 6.018      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.015      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 6.012      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.015      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.014      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 6.012      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 6.012      ;
; 5.759 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 6.013      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.015      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.015      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.015      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.015      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.015      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 6.015      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 6.020      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 6.020      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 6.016      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 6.020      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 6.020      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.022      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.023      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 6.020      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.023      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 6.022      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 6.020      ;
; 5.760 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 6.023      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 31.245 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                              ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; main_clk_50                           ; -50.406 ; -32076.262    ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 5.327   ; 0.000         ;
; altera_reserved_tck                   ; 48.439  ; 0.000         ;
+---------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; main_clk_50                           ; -0.070 ; -0.519        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.174  ; 0.000         ;
; altera_reserved_tck                   ; 0.180  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 15.852 ; 0.000         ;
; main_clk_50                           ; 16.328 ; 0.000         ;
; altera_reserved_tck                   ; 49.177 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 0.530 ; 0.000         ;
; main_clk_50                           ; 1.362 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 3.036 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; main_clk_50                           ; 9.372  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.780  ; 0.000         ;
; altera_reserved_tck                   ; 49.477 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                       ;
+---------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -50.406 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.545     ;
; -50.402 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.541     ;
; -50.393 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.533     ;
; -50.389 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.529     ;
; -50.364 ; scoreKeeper:sk|level_reg[3]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 70.324     ;
; -50.358 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.498     ;
; -50.354 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.494     ;
; -50.351 ; scoreKeeper:sk|level_reg[1]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 70.312     ;
; -50.338 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.477     ;
; -50.334 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.473     ;
; -50.325 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.465     ;
; -50.321 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.461     ;
; -50.316 ; scoreKeeper:sk|level_reg[0]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 70.277     ;
; -50.290 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.430     ;
; -50.286 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.426     ;
; -50.270 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.409     ;
; -50.266 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.405     ;
; -50.257 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.397     ;
; -50.253 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.393     ;
; -50.249 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.389     ;
; -50.245 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.385     ;
; -50.222 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.362     ;
; -50.218 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.358     ;
; -50.208 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 70.156     ;
; -50.208 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 70.156     ;
; -50.208 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 70.156     ;
; -50.208 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 70.156     ;
; -50.208 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 70.156     ;
; -50.207 ; scoreKeeper:sk|level_reg[5]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 70.168     ;
; -50.206 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.346     ;
; -50.202 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.341     ;
; -50.202 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.342     ;
; -50.198 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.337     ;
; -50.195 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.144     ;
; -50.195 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.144     ;
; -50.195 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.144     ;
; -50.195 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.144     ;
; -50.195 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.144     ;
; -50.189 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.329     ;
; -50.185 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.325     ;
; -50.181 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.321     ;
; -50.177 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.317     ;
; -50.164 ; scoreKeeper:sk|level_reg[4]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 70.125     ;
; -50.160 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[2]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.109     ;
; -50.160 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.109     ;
; -50.160 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.109     ;
; -50.160 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[3]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.109     ;
; -50.160 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[4]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 70.109     ;
; -50.154 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.294     ;
; -50.150 ; scoreKeeper:sk|level_reg[0]  ; centerTracker:center|centerX[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.290     ;
; -50.149 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.095     ;
; -50.149 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.095     ;
; -50.149 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.095     ;
; -50.149 ; scoreKeeper:sk|level_reg[3]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.095     ;
; -50.149 ; scoreKeeper:sk|level_reg[3]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.095     ;
; -50.149 ; scoreKeeper:sk|level_reg[9]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.289     ;
; -50.146 ; scoreKeeper:sk|level_reg[3]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 70.091     ;
; -50.146 ; scoreKeeper:sk|level_reg[3]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 70.091     ;
; -50.146 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 70.091     ;
; -50.146 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 70.091     ;
; -50.145 ; scoreKeeper:sk|level_reg[9]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.285     ;
; -50.138 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.278     ;
; -50.136 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.083     ;
; -50.136 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.083     ;
; -50.136 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.083     ;
; -50.136 ; scoreKeeper:sk|level_reg[1]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.083     ;
; -50.136 ; scoreKeeper:sk|level_reg[1]  ; Block:block15|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.083     ;
; -50.135 ; scoreKeeper:sk|level_reg[6]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.275     ;
; -50.134 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.273     ;
; -50.134 ; scoreKeeper:sk|level_reg[4]  ; centerTracker:center|centerX[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.274     ;
; -50.133 ; scoreKeeper:sk|level_reg[1]  ; Block:block19|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.079     ;
; -50.133 ; scoreKeeper:sk|level_reg[1]  ; Block:block19|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.079     ;
; -50.133 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[1]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.079     ;
; -50.133 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[0]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 70.079     ;
; -50.131 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 70.074     ;
; -50.131 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 70.074     ;
; -50.131 ; scoreKeeper:sk|level_reg[3]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 70.074     ;
; -50.131 ; scoreKeeper:sk|level_reg[6]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.271     ;
; -50.130 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 70.269     ;
; -50.123 ; scoreKeeper:sk|level_reg[11] ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.131      ; 70.261     ;
; -50.121 ; scoreKeeper:sk|level_reg[3]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 70.087     ;
; -50.121 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.261     ;
; -50.119 ; scoreKeeper:sk|level_reg[11] ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.131      ; 70.257     ;
; -50.118 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 70.062     ;
; -50.118 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[9]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 70.062     ;
; -50.118 ; scoreKeeper:sk|level_reg[1]  ; Block:block18|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 70.062     ;
; -50.117 ; scoreKeeper:sk|level_reg[1]  ; centerTracker:center|centerX[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.257     ;
; -50.114 ; scoreKeeper:sk|level_reg[12] ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.131      ; 70.252     ;
; -50.114 ; scoreKeeper:sk|level_reg[2]  ; centerTracker:center|centerX[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.135      ; 70.256     ;
; -50.113 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.253     ;
; -50.110 ; scoreKeeper:sk|level_reg[12] ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.131      ; 70.248     ;
; -50.110 ; scoreKeeper:sk|level_reg[2]  ; centerTracker:center|centerX[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.135      ; 70.252     ;
; -50.109 ; scoreKeeper:sk|level_reg[5]  ; centerTracker:center|centerX[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 70.249     ;
; -50.108 ; scoreKeeper:sk|level_reg[1]  ; Block:block12|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 70.075     ;
; -50.107 ; scoreKeeper:sk|level_reg[3]  ; centerTracker:center|centerX[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 70.065     ;
; -50.107 ; scoreKeeper:sk|level_reg[9]  ; Block:block2|row[0]              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 70.068     ;
; -50.101 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[5]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.048     ;
; -50.101 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[8]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.048     ;
; -50.101 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[7]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.048     ;
; -50.101 ; scoreKeeper:sk|level_reg[0]  ; Block:block16|row[6]             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 70.048     ;
+---------+------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 5.327  ; nios_system|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                             ; nios_system|sdram_pll|sd1|pll7|clk[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.673      ;
; 13.446 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.215      ;
; 13.451 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.205      ;
; 13.453 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.225      ;
; 13.457 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.195      ;
; 13.461 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.461 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.461 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.195      ;
; 13.466 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.195      ;
; 13.467 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.185      ;
; 13.469 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.205      ;
; 13.469 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.185      ;
; 13.470 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.175      ;
; 13.470 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.175      ;
; 13.473 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.195      ;
; 13.474 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.185      ;
; 13.479 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.175      ;
; 13.479 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.185      ;
; 13.481 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.165      ;
; 13.485 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.175      ;
; 13.489 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.185      ;
; 13.491 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.155      ;
; 13.493 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.155      ;
; 13.494 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.175      ;
; 13.499 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.175      ;
; 13.500 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.355     ; 2.145      ;
; 13.501 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.165      ;
; 13.501 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.145      ;
; 13.501 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.145      ;
; 13.503 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.175      ;
; 13.504 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.165      ;
; 13.509 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.165      ;
; 13.511 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.334     ; 2.155      ;
; 13.523 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.155      ;
; 13.523 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.145      ;
; 13.523 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.155      ;
; 13.524 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.165      ;
; 13.528 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.327     ; 2.145      ;
; 13.528 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.175      ;
; 13.528 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.155      ;
; 13.529 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.145      ;
; 13.531 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.165      ;
; 13.533 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.145      ;
; 13.534 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.165      ;
; 13.534 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.155      ;
; 13.541 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.155      ;
; 13.546 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.165      ;
; 13.547 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.101      ;
; 13.548 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.141      ;
; 13.548 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.155      ;
; 13.557 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.111      ;
; 13.558 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.145      ;
; 13.563 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.563 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.563 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.347     ; 2.090      ;
; 13.564 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.566 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.090      ;
; 13.568 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.091      ;
; 13.570 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.090      ;
; 13.572 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.090      ;
; 13.572 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.338     ; 2.090      ;
; 13.574 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.090      ;
; 13.574 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.090      ;
; 13.578 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.090      ;
; 13.579 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.579 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.582 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.317     ; 2.101      ;
; 13.582 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.328     ; 2.090      ;
; 13.584 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.090      ;
; 13.584 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.090      ;
; 13.586 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.090      ;
; 13.587 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.090      ;
; 13.587 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.090      ;
; 13.591 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.319     ; 2.090      ;
; 13.592 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.596 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.090      ;
; 13.596 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.090      ;
; 13.607 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe                                                                                  ; DRAM_DQ[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.090      ;
; 13.610 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.101      ;
; 13.617 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.293     ; 2.090      ;
; 13.620 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.091      ;
; 13.621 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.090      ;
; 13.662 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.035      ;
; 14.882 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 4.972      ;
; 14.902 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.945      ;
; 14.910 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 4.934      ;
; 14.927 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 4.920      ;
; 14.959 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.909      ;
; 14.990 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 4.874      ;
; 15.001 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 4.845      ;
; 15.011 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 4.843      ;
; 15.021 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 4.818      ;
; 15.023 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 4.850      ;
; 15.027 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 4.861      ;
; 15.029 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[55] ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 4.807      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.831      ;
; 48.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.782      ;
; 48.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.747      ;
; 48.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.753      ;
; 48.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.717      ;
; 48.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.651      ;
; 48.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.547      ;
; 48.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.502      ;
; 48.800 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.467      ;
; 48.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.430      ;
; 48.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.334      ;
; 48.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.276      ;
; 48.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.274      ;
; 49.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.268      ;
; 49.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.260      ;
; 49.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.235      ;
; 49.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.131      ;
; 49.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.072      ;
; 49.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.818      ;
; 49.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.498      ;
; 49.807 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.463      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.407      ;
; 97.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.401      ;
; 97.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.393      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.391      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.390      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.379      ;
; 97.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.378      ;
; 97.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.384      ;
; 97.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.372      ;
; 97.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.376      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.362      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.361      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.355      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.354      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.345      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.339      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.331      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.329      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.317      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.316      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.310      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.287      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.285      ;
; 97.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.281      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.280      ;
; 97.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.278      ;
; 97.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.270      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.264      ;
; 97.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.263      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                            ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.261      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.250      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.225      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.223      ;
; 97.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.219      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.218      ;
; 97.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.216      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]             ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.159      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.051      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.024      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.022      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.009      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.009      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                            ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+
; -0.070 ; blocks[3][5]  ; Block:block2|row[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.575      ;
; -0.057 ; map[21][9]    ; Row:row21|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 0.601      ;
; -0.041 ; map[13][7]    ; Row:row13|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.568      ; 0.611      ;
; -0.038 ; map[10][6]    ; Row:row10|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.565      ; 0.611      ;
; -0.037 ; map[11][1]    ; Row:row11|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.608      ;
; -0.036 ; map[11][0]    ; Row:row11|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 0.608      ;
; -0.035 ; blocks[12][8] ; Block:block11|row[8] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.565      ; 0.614      ;
; -0.032 ; map[7][4]     ; Row:row07|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 0.614      ;
; -0.032 ; map[11][2]    ; Row:row11|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.613      ;
; -0.028 ; map[17][7]    ; Row:row17|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.568      ; 0.624      ;
; -0.022 ; map[7][7]     ; Row:row07|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.573      ; 0.635      ;
; -0.017 ; blocks[12][7] ; Block:block11|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.565      ; 0.632      ;
; -0.013 ; map[11][7]    ; Row:row11|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 0.633      ;
; -0.012 ; map[14][7]    ; Row:row14|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 0.624      ;
; -0.009 ; map[21][3]    ; Row:row21|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.653      ;
; -0.008 ; map[0][5]     ; Row:row00|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.577      ; 0.653      ;
; -0.008 ; map[8][8]     ; Row:row08|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.643      ;
; -0.007 ; map[6][3]     ; Row:row06|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.571      ; 0.648      ;
; -0.005 ; rows[20][6]   ; Row:row19|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 0.662      ;
; -0.004 ; map[17][4]    ; Row:row17|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.572      ; 0.652      ;
; -0.002 ; map[0][2]     ; Row:row00|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.577      ; 0.659      ;
; -0.002 ; map[16][9]    ; Row:row16|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.564      ; 0.646      ;
; -0.002 ; map[21][7]    ; Row:row21|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 0.656      ;
; -0.001 ; map[9][0]     ; Row:row09|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.661      ;
; -0.001 ; map[18][5]    ; Row:row18|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.582      ; 0.665      ;
; 0.006  ; map[18][3]    ; Row:row18|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.577      ; 0.667      ;
; 0.009  ; map[8][3]     ; Row:row08|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.566      ; 0.659      ;
; 0.009  ; map[17][0]    ; Row:row17|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.564      ; 0.657      ;
; 0.010  ; map[7][6]     ; Row:row07|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.573      ; 0.667      ;
; 0.010  ; map[8][9]     ; Row:row08|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.661      ;
; 0.011  ; map[21][8]    ; Row:row21|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.574      ; 0.669      ;
; 0.013  ; rows[11][8]   ; Row:row10|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.563      ; 0.660      ;
; 0.014  ; map[4][7]     ; Row:row04|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.659      ;
; 0.014  ; map[6][5]     ; Row:row06|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.571      ; 0.669      ;
; 0.014  ; rows[19][6]   ; Row:row18|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.572      ; 0.670      ;
; 0.016  ; rows[20][3]   ; Row:row19|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 0.683      ;
; 0.016  ; rows[9][8]    ; Row:row08|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.667      ;
; 0.017  ; map[4][9]     ; Row:row04|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.662      ;
; 0.018  ; map[4][6]     ; Row:row04|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.663      ;
; 0.019  ; map[19][9]    ; Row:row19|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 0.665      ;
; 0.024  ; map[5][9]     ; Row:row05|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.669      ;
; 0.025  ; blocks[17][8] ; Block:block16|row[8] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.569      ; 0.678      ;
; 0.025  ; rows[21][3]   ; Row:row20|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.555      ; 0.664      ;
; 0.028  ; map[14][9]    ; Row:row14|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.552      ; 0.664      ;
; 0.029  ; map[20][5]    ; Row:row20|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.558      ; 0.671      ;
; 0.031  ; map[14][8]    ; Row:row14|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.551      ; 0.666      ;
; 0.033  ; map[20][6]    ; Row:row20|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.558      ; 0.675      ;
; 0.033  ; map[6][8]     ; Row:row06|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.558      ; 0.675      ;
; 0.034  ; map[18][4]    ; Row:row18|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.577      ; 0.695      ;
; 0.034  ; map[19][3]    ; Row:row19|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.570      ; 0.688      ;
; 0.035  ; map[15][7]    ; Row:row15|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.555      ; 0.674      ;
; 0.036  ; map[20][7]    ; Row:row20|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.558      ; 0.678      ;
; 0.038  ; map[15][0]    ; Row:row15|row[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.551      ; 0.673      ;
; 0.042  ; rows[15][2]   ; Row:row14|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.704      ;
; 0.042  ; map[6][7]     ; Row:row06|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.559      ; 0.685      ;
; 0.042  ; map[16][6]    ; Row:row16|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.693      ;
; 0.043  ; rows[15][9]   ; Row:row14|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.705      ;
; 0.046  ; blocks[3][8]  ; Block:block2|row[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.555      ; 0.685      ;
; 0.046  ; map[2][6]     ; Row:row02|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.691      ;
; 0.047  ; map[7][2]     ; Row:row07|row[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 0.693      ;
; 0.047  ; map[13][9]    ; Row:row13|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.568      ; 0.699      ;
; 0.049  ; blocks[3][1]  ; Block:block2|row[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.556      ; 0.689      ;
; 0.053  ; map[0][9]     ; Row:row00|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.558      ; 0.695      ;
; 0.053  ; map[16][5]    ; Row:row16|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.704      ;
; 0.053  ; map[16][7]    ; Row:row16|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.704      ;
; 0.054  ; map[19][7]    ; Row:row19|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.568      ; 0.706      ;
; 0.056  ; map[2][5]     ; Row:row02|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.701      ;
; 0.057  ; map[13][3]    ; Row:row13|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.564      ; 0.705      ;
; 0.057  ; map[16][8]    ; Row:row16|row[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.567      ; 0.708      ;
; 0.059  ; map[3][7]     ; Row:row03|row[7]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 0.703      ;
; 0.060  ; blocks[14][7] ; Block:block13|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.564      ; 0.708      ;
; 0.060  ; blocks[11][3] ; Block:block10|row[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.568      ; 0.712      ;
; 0.065  ; map[13][4]    ; Row:row13|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.564      ; 0.713      ;
; 0.065  ; map[14][4]    ; Row:row14|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.559      ; 0.708      ;
; 0.068  ; blocks[1][2]  ; Block:block0|row[2]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.564      ; 0.716      ;
; 0.068  ; map[6][6]     ; Row:row06|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.558      ; 0.710      ;
; 0.069  ; blocks[8][1]  ; Block:block7|row[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.557      ; 0.710      ;
; 0.069  ; rows[15][1]   ; Row:row14|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.731      ;
; 0.070  ; blocks[8][4]  ; Block:block7|row[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.557      ; 0.711      ;
; 0.070  ; map[14][3]    ; Row:row14|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.559      ; 0.713      ;
; 0.071  ; blocks[19][1] ; Block:block18|row[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.573      ; 0.728      ;
; 0.071  ; map[12][1]    ; Row:row12|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.570      ; 0.725      ;
; 0.071  ; map[11][9]    ; Row:row11|row[9]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 0.717      ;
; 0.072  ; blocks[16][7] ; Block:block15|row[7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.734      ;
; 0.072  ; blocks[9][8]  ; Block:block8|row[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.717      ;
; 0.073  ; blocks[20][5] ; Block:block19|row[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.577      ; 0.734      ;
; 0.073  ; map[19][5]    ; Row:row19|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.570      ; 0.727      ;
; 0.073  ; map[19][6]    ; Row:row19|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 0.717      ;
; 0.074  ; map[5][3]     ; Row:row05|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.719      ;
; 0.074  ; map[10][1]    ; Row:row10|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.549      ; 0.707      ;
; 0.074  ; map[11][6]    ; Row:row11|row[6]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 0.720      ;
; 0.075  ; map[19][4]    ; Row:row19|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.570      ; 0.729      ;
; 0.076  ; blocks[12][2] ; Block:block11|row[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.570      ; 0.730      ;
; 0.076  ; map[13][1]    ; Row:row13|row[1]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.565      ; 0.725      ;
; 0.076  ; map[11][4]    ; Row:row11|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.561      ; 0.721      ;
; 0.077  ; map[12][3]    ; Row:row12|row[3]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.568      ; 0.729      ;
; 0.078  ; blocks[16][1] ; Block:block15|row[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.575      ; 0.737      ;
; 0.079  ; blocks[19][4] ; Block:block18|row[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.578      ; 0.741      ;
; 0.079  ; rows[7][4]    ; Row:row06|row[4]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 0.723      ;
; 0.079  ; rows[20][5]   ; Row:row19|row[5]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 0.746      ;
+--------+---------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.174 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                      ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                         ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                          ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                   ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.000000001                                                                                                                                                                  ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                            ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.111                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                           ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.205 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.001                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.216 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000010                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.217 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.111                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.343      ;
; 0.217 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_next.010                                                                                                                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.343      ;
; 0.218 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.010                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|i_state.011                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.344      ;
; 0.219 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                        ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.010000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.344      ;
; 0.241 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.367      ;
; 0.242 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.368      ;
; 0.247 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[35]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_dqm[3]                                                                                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[32]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_dqm[0]                                                                                                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[60]                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.253 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1     ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.386      ;
; 0.255 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[27]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[27]                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.388      ;
; 0.257 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[22]                                                                                               ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[22]                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.384      ;
; 0.259 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_0[5]                                                                                                ; lab8_soc:nios_system|lab8_soc_sdram:sdram|active_data[5]                                                                                                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                  ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.262 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                       ; lab8_soc:nios_system|lab8_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|saved_grant[1]                                                                                         ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.266 ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                            ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; lab8_soc:nios_system|lab8_soc_sdram:sdram|init_done                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.316      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.216 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.342      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.252 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.387      ;
; 0.253 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.270 ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.396      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.281 ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; lab8_soc:nios_system|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.408      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.410      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 15.852 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 4.034      ;
; 15.852 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[3]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 4.034      ;
; 15.854 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[22]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 4.025      ;
; 15.854 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[16]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 4.025      ;
; 15.855 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[20]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 4.021      ;
; 15.855 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[19]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 4.021      ;
; 15.856 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[16]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 3.967      ;
; 15.856 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[22]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 3.967      ;
; 15.857 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[19]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.963      ;
; 15.857 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[20]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.963      ;
; 15.859 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.009      ;
; 15.859 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[17]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 4.009      ;
; 15.861 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[18]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 4.023      ;
; 15.861 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[17]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 3.951      ;
; 15.863 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[18]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 3.965      ;
; 15.865 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[23]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.007      ;
; 15.867 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[23]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 3.949      ;
; 15.869 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.989      ;
; 15.869 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.989      ;
; 15.870 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.995      ;
; 15.870 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[8]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 4.007      ;
; 15.870 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[6]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 4.007      ;
; 15.871 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[21]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 3.977      ;
; 15.871 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.011      ;
; 15.871 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[12]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 4.011      ;
; 15.872 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.000      ;
; 15.872 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 4.000      ;
; 15.872 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.015      ;
; 15.873 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[21]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 3.919      ;
; 15.874 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[0]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 3.942      ;
; 15.879 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[29]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 4.033      ;
; 15.879 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[10]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 4.033      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.007      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[15]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.007      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[12]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 4.019      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[10]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 4.019      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[9]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.007      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[8]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 4.007      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[6]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 4.023      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[5]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 4.023      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[4]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.025      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.025      ;
; 15.880 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 4.033      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 4.027      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[31]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 4.027      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[30]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.033      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[28]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.033      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[7]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.033      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 4.011      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[7]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 4.011      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.033      ;
; 15.881 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[29]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.975      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[9]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 3.949      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[12]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.961      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[6]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.965      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[8]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 3.949      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[10]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.961      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[24]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 3.949      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[15]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 3.949      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[5]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.965      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[4]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.967      ;
; 15.882 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[2]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.967      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[14]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.989      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[11]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.975      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_addr[2]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.968      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_bank[0]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.968      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[7]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 3.975      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[28]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 3.975      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[30]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 3.975      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[31]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 3.969      ;
; 15.883 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[3]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 3.953      ;
; 15.885 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[11]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 3.917      ;
; 15.885 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[14]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 3.931      ;
; 15.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[27]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.026      ;
; 15.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[26]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.026      ;
; 15.888 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[25]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 4.026      ;
; 15.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[13]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.993      ;
; 15.889 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 4.007      ;
; 15.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[25]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 3.968      ;
; 15.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[26]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 3.968      ;
; 15.890 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[27]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 3.968      ;
; 15.891 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[13]                                                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 3.935      ;
; 15.891 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|za_data[1]                                                                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 3.949      ;
; 15.912 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 4.071      ;
; 15.912 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 4.071      ;
; 15.912 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 4.071      ;
; 15.912 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 4.071      ;
; 15.912 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.024     ; 4.071      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
; 15.913 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.022     ; 4.072      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.328 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.656      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.329 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 3.657      ;
; 16.343 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.642      ;
; 16.343 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.642      ;
; 16.343 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.642      ;
; 16.343 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 3.642      ;
; 16.351 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.631      ;
; 16.363 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.616      ;
; 16.363 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.616      ;
; 16.363 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.616      ;
; 16.363 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.619      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.619      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.619      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.619      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.024     ; 3.619      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.618      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.620      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.606      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.606      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.617      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.364 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 3.616      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.617      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.617      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.605      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.605      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.605      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.605      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 3.604      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.605      ;
; 16.365 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 3.605      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.612      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.612      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.612      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.612      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.612      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.612      ;
; 16.370 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 3.614      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.603      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.603      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.603      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.610      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.025     ; 3.611      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.610      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.610      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.026     ; 3.610      ;
; 16.371 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.033     ; 3.603      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.101      ;
; 49.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.071      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.097      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.094      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.092      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.069      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.069      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.927      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.927      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.927      ;
; 99.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.927      ;
; 99.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.881      ;
; 99.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.881      ;
; 99.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.881      ;
; 99.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.881      ;
; 99.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.881      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.808      ;
; 99.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.729      ;
; 99.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.729      ;
; 99.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.729      ;
; 99.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.729      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.655      ;
; 0.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.655      ;
; 0.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.655      ;
; 0.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.655      ;
; 0.565  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.700      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.782      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.782      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.782      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.782      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.782      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.814      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.814      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.814      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.814      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.937      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.937      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.954      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.959      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.957      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.957      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.957      ;
; 0.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.957      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.959      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.959      ;
; 50.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.364      ; 0.940      ;
; 50.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.359      ; 0.959      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.362 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[6]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.218      ; 1.664      ;
; 1.362 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[2]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.218      ; 1.664      ;
; 1.362 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_keycode:keycode|data_out[0]                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.218      ; 1.664      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|read_latency_shift_reg[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[0]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|packet_in_progress                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][68]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.562 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[14]                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 1.685      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[2]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[3]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[4]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[6]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[7]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.675      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[9]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[11]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[12]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[13]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[14]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[0]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accum_s1_translator|wait_latency_counter[1]                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accum_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 1.684      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 1.683      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
; 1.563 ; lab8_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 1.682      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 3.036 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 3.372      ;
; 3.036 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 3.372      ;
; 3.045 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.375      ;
; 3.045 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.365      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.365      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.365      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.365      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.365      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.374      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.374      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.374      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.377      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.376      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.100000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_next.000000001                                                                                                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|packet_in_progress                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.374      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|m_state.001000000                                                                                                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.354      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.371      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.375      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.374      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.372      ;
; 3.233 ; lab8_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:nios_system|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.373      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
Worst Case Available Settling Time: 35.343 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+----------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                  ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -122.179   ; -0.088 ; 12.346   ; 0.530   ; 9.372               ;
;  altera_reserved_tck                   ; 46.487     ; 0.180  ; 47.950   ; 0.530   ; 49.477              ;
;  main_clk_50                           ; -122.179   ; -0.088 ; 13.223   ; 1.362   ; 9.372               ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; 3.140      ; 0.174  ; 12.346   ; 3.036   ; 9.685               ;
; Design-wide TNS                        ; -78016.507 ; -0.519 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                   ; 0.000      ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                           ; -78016.507 ; -0.519 ; 0.000    ; 0.000   ; 0.000               ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000      ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+------------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 1529         ; 0          ; 40       ; 3        ;
; main_clk_50                           ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; main_clk_50                           ; false path   ; false path ; 0        ; 0        ;
; main_clk_50                           ; main_clk_50                           ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                           ; 68           ; 0          ; 0        ; 0        ;
; main_clk_50                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 101          ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 26114        ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 1            ; 1          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 1529         ; 0          ; 40       ; 3        ;
; main_clk_50                           ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; main_clk_50                           ; false path   ; false path ; 0        ; 0        ;
; main_clk_50                           ; main_clk_50                           ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                           ; 68           ; 0          ; 0        ; 0        ;
; main_clk_50                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 101          ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 26114        ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 1            ; 1          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 69       ; 0        ; 2        ; 0        ;
; main_clk_50                           ; main_clk_50                           ; 1280     ; 0        ; 0        ; 0        ;
; main_clk_50                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                         ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 69       ; 0        ; 2        ; 0        ;
; main_clk_50                           ; main_clk_50                           ; 1280     ; 0        ; 0        ; 0        ;
; main_clk_50                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 7315  ; 7315 ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                    ;
+---------------------------------------+---------------------------------------+-----------+-------------+
; Target                                ; Clock                                 ; Type      ; Status      ;
+---------------------------------------+---------------------------------------+-----------+-------------+
; CLOCK_50                              ; main_clk_50                           ; Base      ; Constrained ;
; altera_reserved_tck                   ; altera_reserved_tck                   ; Base      ; Constrained ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; nios_system|sdram_pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
+---------------------------------------+---------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; CLOCK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; HEX0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RD_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WR_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; CLOCK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; HEX0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RD_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WR_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 30 04:18:53 2019
Info: Command: quartus_sta lab8 -c lab8
Info: qsta_default_script.tcl version: #2
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab8.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab8.sdc(148): hpi_data_in[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 148
Warning (332049): Ignored set_input_delay at lab8.sdc(148): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 148
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 148
Warning (332049): Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 149
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 149
Warning (332174): Ignored filter at lab8.sdc(150): hpi_data_in[1] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 150
Warning (332049): Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 150
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[1]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 150
Warning (332049): Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 151
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[1]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 151
Warning (332174): Ignored filter at lab8.sdc(152): hpi_data_in[2] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 152
Warning (332049): Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 152
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[2]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 152
Warning (332049): Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 153
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[2]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 153
Warning (332174): Ignored filter at lab8.sdc(154): hpi_data_in[3] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 154
Warning (332049): Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 154
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[3]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 154
Warning (332049): Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 155
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[3]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 155
Warning (332174): Ignored filter at lab8.sdc(156): hpi_data_in[4] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 156
Warning (332049): Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 156
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[4]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 156
Warning (332049): Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 157
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[4]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 157
Warning (332174): Ignored filter at lab8.sdc(158): hpi_data_in[5] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 158
Warning (332049): Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 158
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[5]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 158
Warning (332049): Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 159
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[5]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 159
Warning (332174): Ignored filter at lab8.sdc(160): hpi_data_in[6] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 160
Warning (332049): Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 160
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[6]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 160
Warning (332049): Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 161
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[6]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 161
Warning (332174): Ignored filter at lab8.sdc(162): hpi_data_in[7] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 162
Warning (332049): Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 162
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[7]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 162
Warning (332049): Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 163
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[7]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 163
Warning (332174): Ignored filter at lab8.sdc(164): hpi_data_in[8] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 164
Warning (332049): Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 164
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[8]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 164
Warning (332049): Ignored set_input_delay at lab8.sdc(165): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 165
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[8]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 165
Warning (332174): Ignored filter at lab8.sdc(166): hpi_data_in[9] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 166
Warning (332049): Ignored set_input_delay at lab8.sdc(166): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 166
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[9]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 166
Warning (332049): Ignored set_input_delay at lab8.sdc(167): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 167
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[9]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 167
Warning (332174): Ignored filter at lab8.sdc(168): hpi_data_in[10] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 168
Warning (332049): Ignored set_input_delay at lab8.sdc(168): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 168
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[10]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 168
Warning (332049): Ignored set_input_delay at lab8.sdc(169): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 169
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[10]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 169
Warning (332174): Ignored filter at lab8.sdc(170): hpi_data_in[11] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 170
Warning (332049): Ignored set_input_delay at lab8.sdc(170): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 170
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[11]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 170
Warning (332049): Ignored set_input_delay at lab8.sdc(171): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 171
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[11]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 171
Warning (332174): Ignored filter at lab8.sdc(172): hpi_data_in[12] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 172
Warning (332049): Ignored set_input_delay at lab8.sdc(172): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 172
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[12]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 172
Warning (332049): Ignored set_input_delay at lab8.sdc(173): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 173
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[12]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 173
Warning (332174): Ignored filter at lab8.sdc(174): hpi_data_in[13] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 174
Warning (332049): Ignored set_input_delay at lab8.sdc(174): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 174
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[13]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 174
Warning (332174): Ignored filter at lab8.sdc(175): hpi_data_in[14] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 175
Warning (332049): Ignored set_input_delay at lab8.sdc(175): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 175
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[14]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 175
Warning (332174): Ignored filter at lab8.sdc(176): hpi_data_in[15] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 176
Warning (332049): Ignored set_input_delay at lab8.sdc(176): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 176
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {hpi_data_in[15]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 176
Warning (332049): Ignored set_input_delay at lab8.sdc(177): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 177
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {hpi_data_in[15]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 177
Warning (332174): Ignored filter at lab8.sdc(245): LEDG[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 245
Warning (332049): Ignored set_output_delay at lab8.sdc(245): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 245
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 245
Warning (332174): Ignored filter at lab8.sdc(246): LEDG[1] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 246
Warning (332049): Ignored set_output_delay at lab8.sdc(246): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 246
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[1]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 246
Warning (332174): Ignored filter at lab8.sdc(247): LEDG[2] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 247
Warning (332049): Ignored set_output_delay at lab8.sdc(247): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 247
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[2]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 247
Warning (332174): Ignored filter at lab8.sdc(248): LEDG[3] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 248
Warning (332049): Ignored set_output_delay at lab8.sdc(248): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 248
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[3]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 248
Warning (332174): Ignored filter at lab8.sdc(249): LEDG[4] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 249
Warning (332049): Ignored set_output_delay at lab8.sdc(249): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 249
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[4]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 249
Warning (332174): Ignored filter at lab8.sdc(250): LEDG[5] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 250
Warning (332049): Ignored set_output_delay at lab8.sdc(250): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 250
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[5]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 250
Warning (332174): Ignored filter at lab8.sdc(251): LEDG[6] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 251
Warning (332049): Ignored set_output_delay at lab8.sdc(251): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 251
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[6]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 251
Warning (332174): Ignored filter at lab8.sdc(252): LEDG[7] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 252
Warning (332049): Ignored set_output_delay at lab8.sdc(252): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 252
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[7]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 252
Warning (332174): Ignored filter at lab8.sdc(254): otg_hpi_data_out_port[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 254
Warning (332049): Ignored set_output_delay at lab8.sdc(254): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 254
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 254
Warning (332174): Ignored filter at lab8.sdc(255): otg_hpi_data_out_port[1] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 255
Warning (332049): Ignored set_output_delay at lab8.sdc(255): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 255
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[1]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 255
Warning (332174): Ignored filter at lab8.sdc(256): otg_hpi_data_out_port[2] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 256
Warning (332049): Ignored set_output_delay at lab8.sdc(256): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 256
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[2]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 256
Warning (332174): Ignored filter at lab8.sdc(257): otg_hpi_data_out_port[3] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 257
Warning (332049): Ignored set_output_delay at lab8.sdc(257): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 257
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[3]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 257
Warning (332174): Ignored filter at lab8.sdc(258): otg_hpi_data_out_port[4] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 258
Warning (332049): Ignored set_output_delay at lab8.sdc(258): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 258
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[4]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 258
Warning (332174): Ignored filter at lab8.sdc(259): otg_hpi_data_out_port[5] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 259
Warning (332049): Ignored set_output_delay at lab8.sdc(259): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 259
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[5]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 259
Warning (332174): Ignored filter at lab8.sdc(260): otg_hpi_data_out_port[6] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 260
Warning (332049): Ignored set_output_delay at lab8.sdc(260): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 260
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[6]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 260
Warning (332174): Ignored filter at lab8.sdc(261): otg_hpi_data_out_port[7] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 261
Warning (332049): Ignored set_output_delay at lab8.sdc(261): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 261
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[7]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 261
Warning (332174): Ignored filter at lab8.sdc(262): otg_hpi_data_out_port[8] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 262
Warning (332049): Ignored set_output_delay at lab8.sdc(262): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 262
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[8]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 262
Warning (332174): Ignored filter at lab8.sdc(263): otg_hpi_data_out_port[9] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 263
Warning (332049): Ignored set_output_delay at lab8.sdc(263): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 263
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[9]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 263
Warning (332174): Ignored filter at lab8.sdc(264): otg_hpi_data_out_port[10] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 264
Warning (332049): Ignored set_output_delay at lab8.sdc(264): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 264
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[10]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 264
Warning (332174): Ignored filter at lab8.sdc(265): otg_hpi_data_out_port[11] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 265
Warning (332049): Ignored set_output_delay at lab8.sdc(265): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 265
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[11]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 265
Warning (332174): Ignored filter at lab8.sdc(266): otg_hpi_data_out_port[12] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 266
Warning (332049): Ignored set_output_delay at lab8.sdc(266): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 266
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[12]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 266
Warning (332174): Ignored filter at lab8.sdc(267): otg_hpi_data_out_port[13] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 267
Warning (332049): Ignored set_output_delay at lab8.sdc(267): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 267
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[13]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 267
Warning (332174): Ignored filter at lab8.sdc(268): otg_hpi_data_out_port[14] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 268
Warning (332049): Ignored set_output_delay at lab8.sdc(268): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 268
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[14]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 268
Warning (332174): Ignored filter at lab8.sdc(269): otg_hpi_data_out_port[15] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 269
Warning (332049): Ignored set_output_delay at lab8.sdc(269): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 269
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_data_out_port[15]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 269
Warning (332174): Ignored filter at lab8.sdc(270): otg_hpi_addr_export[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 270
Warning (332049): Ignored set_output_delay at lab8.sdc(270): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 270
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_addr_export[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 270
Warning (332174): Ignored filter at lab8.sdc(271): otg_hpi_addr_export[1] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 271
Warning (332049): Ignored set_output_delay at lab8.sdc(271): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 271
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_addr_export[1]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 271
Warning (332174): Ignored filter at lab8.sdc(272): otg_hpi_cs_export[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 272
Warning (332049): Ignored set_output_delay at lab8.sdc(272): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 272
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_cs_export[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 272
Warning (332174): Ignored filter at lab8.sdc(273): otg_hpi_r_export[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 273
Warning (332049): Ignored set_output_delay at lab8.sdc(273): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 273
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_r_export[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 273
Warning (332174): Ignored filter at lab8.sdc(274): otg_hpi_w_export[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 274
Warning (332049): Ignored set_output_delay at lab8.sdc(274): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 274
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {otg_hpi_w_export[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 274
Warning (332174): Ignored filter at lab8.sdc(275): hpi_reset[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 275
Warning (332049): Ignored set_output_delay at lab8.sdc(275): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 275
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {hpi_reset[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 275
Warning (332174): Ignored filter at lab8.sdc(276): keycode_export[0] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 276
Warning (332049): Ignored set_output_delay at lab8.sdc(276): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 276
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 276
Warning (332174): Ignored filter at lab8.sdc(277): keycode_export[1] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 277
Warning (332049): Ignored set_output_delay at lab8.sdc(277): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 277
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[1]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 277
Warning (332174): Ignored filter at lab8.sdc(278): keycode_export[2] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 278
Warning (332049): Ignored set_output_delay at lab8.sdc(278): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 278
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[2]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 278
Warning (332174): Ignored filter at lab8.sdc(279): keycode_export[3] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 279
Warning (332049): Ignored set_output_delay at lab8.sdc(279): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 279
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[3]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 279
Warning (332174): Ignored filter at lab8.sdc(280): keycode_export[4] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 280
Warning (332049): Ignored set_output_delay at lab8.sdc(280): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 280
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[4]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 280
Warning (332174): Ignored filter at lab8.sdc(281): keycode_export[5] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 281
Warning (332049): Ignored set_output_delay at lab8.sdc(281): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 281
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[5]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 281
Warning (332174): Ignored filter at lab8.sdc(282): keycode_export[6] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 282
Warning (332049): Ignored set_output_delay at lab8.sdc(282): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 282
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[6]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 282
Warning (332174): Ignored filter at lab8.sdc(283): keycode_export[7] could not be matched with a port File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 283
Warning (332049): Ignored set_output_delay at lab8.sdc(283): Argument <targets> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 283
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {nios_system|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {keycode_export[7]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 283
Warning (332174): Ignored filter at lab8.sdc(300): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 300
Warning (332174): Ignored filter at lab8.sdc(300): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 300
Warning (332049): Ignored set_false_path at lab8.sdc(300): Argument <from> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 300
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 300
Warning (332049): Ignored set_false_path at lab8.sdc(300): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 300
Warning (332174): Ignored filter at lab8.sdc(301): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 301
Warning (332174): Ignored filter at lab8.sdc(301): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 301
Warning (332049): Ignored set_false_path at lab8.sdc(301): Argument <from> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 301
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 301
Warning (332049): Ignored set_false_path at lab8.sdc(301): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 301
Warning (332174): Ignored filter at lab8.sdc(302): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 302
Warning (332174): Ignored filter at lab8.sdc(302): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 302
Warning (332049): Ignored set_false_path at lab8.sdc(302): Argument <from> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 302
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 302
Warning (332049): Ignored set_false_path at lab8.sdc(302): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 302
Warning (332174): Ignored filter at lab8.sdc(303): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 303
Warning (332174): Ignored filter at lab8.sdc(303): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 303
Warning (332049): Ignored set_false_path at lab8.sdc(303): Argument <from> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 303
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 303
Warning (332049): Ignored set_false_path at lab8.sdc(303): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 303
Warning (332174): Ignored filter at lab8.sdc(304): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 304
Warning (332049): Ignored set_false_path at lab8.sdc(304): Argument <from> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 304
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 304
Warning (332049): Ignored set_false_path at lab8.sdc(304): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 304
Warning (332174): Ignored filter at lab8.sdc(305): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 305
Warning (332049): Ignored set_false_path at lab8.sdc(305): Argument <from> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 305
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 305
Warning (332049): Ignored set_false_path at lab8.sdc(305): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 305
Warning (332174): Ignored filter at lab8.sdc(306): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 306
Warning (332049): Ignored set_false_path at lab8.sdc(306): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 306
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 306
Warning (332174): Ignored filter at lab8.sdc(307): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 307
Warning (332049): Ignored set_false_path at lab8.sdc(307): Argument <to> is an empty collection File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 307
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}] File: C:/Users/mattk/ECE/ECE_Homework/ece385/FinalProject/tetris_fpga/final/lab8.sdc Line: 307
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: nios_system|sdram_pll|sd1|pll7|clk[0] was found on node: nios_system|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[1] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[1] (Fall) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -122.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -122.179          -78016.507 main_clk_50 
    Info (332119):     3.140               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    46.487               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.088              -0.256 main_clk_50 
    Info (332119):     0.386               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.346               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    13.223               0.000 main_clk_50 
    Info (332119):    47.950               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.110               0.000 altera_reserved_tck 
    Info (332119):     2.593               0.000 main_clk_50 
    Info (332119):     5.922               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.626               0.000 main_clk_50 
    Info (332119):     9.697               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.625               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 30.417 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: nios_system|sdram_pll|sd1|pll7|clk[0] was found on node: nios_system|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[1] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[1] (Fall) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -108.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -108.504          -69240.140 main_clk_50 
    Info (332119):     3.691               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    46.839               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.061              -0.297 main_clk_50 
    Info (332119):     0.339               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.103               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    13.829               0.000 main_clk_50 
    Info (332119):    48.235               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.011               0.000 altera_reserved_tck 
    Info (332119):     2.292               0.000 main_clk_50 
    Info (332119):     5.370               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 main_clk_50 
    Info (332119):     9.685               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.568               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 31.245 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: nios_system|sdram_pll|sd1|pll7|clk[0] was found on node: nios_system|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[1] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[1] (Fall) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -50.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -50.406          -32076.262 main_clk_50 
    Info (332119):     5.327               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.439               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.070              -0.519 main_clk_50 
    Info (332119):     0.174               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.852               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    16.328               0.000 main_clk_50 
    Info (332119):    49.177               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.530               0.000 altera_reserved_tck 
    Info (332119):     1.362               0.000 main_clk_50 
    Info (332119):     3.036               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 main_clk_50 
    Info (332119):     9.780               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.477               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.188
    Info (332114): Worst Case Available Settling Time: 35.343 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 226 warnings
    Info: Peak virtual memory: 5180 megabytes
    Info: Processing ended: Tue Apr 30 04:19:13 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:24


