// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _boxfilter200205_HH_
#define _boxfilter200205_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "net_holes_detectiIfE.h"
#include "boxfilter200205_ibkb.h"

namespace ap_rtl {

struct boxfilter200205 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > ONES_V_V_dout;
    sc_in< sc_logic > ONES_V_V_empty_n;
    sc_out< sc_logic > ONES_V_V_read;
    sc_out< sc_lv<32> > N_V_V_din;
    sc_in< sc_logic > N_V_V_full_n;
    sc_out< sc_logic > N_V_V_write;


    // Module declarations
    boxfilter200205(sc_module_name name);
    SC_HAS_PROCESS(boxfilter200205);

    ~boxfilter200205();

    sc_trace_file* mVcdFile;

    boxfilter200205_ibkb* imCum_val_0_V_U;
    boxfilter200205_ibkb* imCum_val_1_V_U;
    boxfilter200205_ibkb* imCum_val_2_V_U;
    boxfilter200205_ibkb* imCum_val_3_V_U;
    boxfilter200205_ibkb* imCum_val_4_V_U;
    boxfilter200205_ibkb* imCum_val_5_V_U;
    boxfilter200205_ibkb* imCum_val_6_V_U;
    boxfilter200205_ibkb* imCum_val_7_V_U;
    boxfilter200205_ibkb* imCum_val_8_V_U;
    boxfilter200205_ibkb* imCum_val_9_V_U;
    boxfilter200205_ibkb* imCum_val_10_V_U;
    boxfilter200205_ibkb* imCum_val_11_V_U;
    boxfilter200205_ibkb* imCum_val_12_V_U;
    boxfilter200205_ibkb* imCum_val_13_V_U;
    boxfilter200205_ibkb* imCum_val_14_V_U;
    boxfilter200205_ibkb* imCum_val_15_V_U;
    boxfilter200205_ibkb* imCum_val_16_V_U;
    boxfilter200205_ibkb* imCum_val_17_V_U;
    boxfilter200205_ibkb* imCum_val_18_V_U;
    boxfilter200205_ibkb* imCum_val_19_V_U;
    boxfilter200205_ibkb* imCum_val_20_V_U;
    boxfilter200205_ibkb* imCum_val_21_V_U;
    boxfilter200205_ibkb* imCum_val_22_V_U;
    boxfilter200205_ibkb* imCum_val_23_V_U;
    boxfilter200205_ibkb* imCum_val_24_V_U;
    boxfilter200205_ibkb* imCum_val_25_V_U;
    boxfilter200205_ibkb* imCum_val_26_V_U;
    boxfilter200205_ibkb* imCum_val_27_V_U;
    boxfilter200205_ibkb* imCum_val_28_V_U;
    boxfilter200205_ibkb* imCum_val_29_V_U;
    boxfilter200205_ibkb* imCum_val_30_V_U;
    boxfilter200205_ibkb* imCum_val_31_V_U;
    boxfilter200205_ibkb* imCum_val_32_V_U;
    net_holes_detectiIfE<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* net_holes_detectiIfE_U26;
    net_holes_detectiIfE<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* net_holes_detectiIfE_U27;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > ONES_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > select_ln1598_25_reg_1492;
    sc_signal< sc_lv<1> > select_ln1598_26_reg_1496;
    sc_signal< sc_logic > N_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > select_ln1598_25_reg_1492_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln1598_30_reg_1514;
    sc_signal< sc_lv<1> > select_ln1598_30_reg_1514_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln1598_28_reg_1506;
    sc_signal< sc_lv<1> > select_ln1598_28_reg_1506_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln1598_29_reg_1510;
    sc_signal< sc_lv<1> > select_ln1598_29_reg_1510_pp0_iter1_reg;
    sc_signal< sc_lv<18> > indvar_flatten_reg_839;
    sc_signal< sc_lv<9> > i_op_assign_reg_850;
    sc_signal< sc_lv<9> > y_0_i_reg_861;
    sc_signal< sc_lv<1> > icmp_ln11_fu_941_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op247_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_predicate_op300_write_state4;
    sc_signal< bool > ap_predicate_op304_write_state4;
    sc_signal< bool > ap_predicate_op309_write_state4;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > add_ln11_fu_947_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<9> > select_ln1598_fu_965_p3;
    sc_signal< sc_lv<9> > select_ln1598_reg_1487;
    sc_signal< sc_lv<1> > select_ln1598_25_fu_979_p3;
    sc_signal< sc_lv<1> > select_ln1598_26_fu_993_p3;
    sc_signal< sc_lv<1> > select_ln1598_27_fu_1007_p3;
    sc_signal< sc_lv<1> > select_ln1598_27_reg_1501;
    sc_signal< sc_lv<1> > select_ln1598_28_fu_1043_p3;
    sc_signal< sc_lv<1> > select_ln1598_29_fu_1063_p3;
    sc_signal< sc_lv<1> > select_ln1598_30_fu_1077_p3;
    sc_signal< sc_lv<9> > select_ln11_fu_1085_p3;
    sc_signal< sc_lv<9> > imCum_val_0_V_addr_5_reg_1523;
    sc_signal< sc_lv<9> > imCum_val_1_V_addr_reg_1529;
    sc_signal< sc_lv<9> > imCum_val_2_V_addr_reg_1535;
    sc_signal< sc_lv<9> > imCum_val_3_V_addr_reg_1541;
    sc_signal< sc_lv<9> > imCum_val_4_V_addr_reg_1547;
    sc_signal< sc_lv<9> > imCum_val_5_V_addr_reg_1553;
    sc_signal< sc_lv<9> > imCum_val_6_V_addr_reg_1559;
    sc_signal< sc_lv<9> > imCum_val_7_V_addr_reg_1565;
    sc_signal< sc_lv<9> > imCum_val_8_V_addr_reg_1571;
    sc_signal< sc_lv<9> > imCum_val_9_V_addr_reg_1577;
    sc_signal< sc_lv<9> > imCum_val_10_V_addr_reg_1583;
    sc_signal< sc_lv<9> > imCum_val_11_V_addr_reg_1589;
    sc_signal< sc_lv<9> > imCum_val_12_V_addr_reg_1595;
    sc_signal< sc_lv<9> > imCum_val_13_V_addr_reg_1601;
    sc_signal< sc_lv<9> > imCum_val_14_V_addr_reg_1607;
    sc_signal< sc_lv<9> > imCum_val_15_V_addr_reg_1613;
    sc_signal< sc_lv<9> > imCum_val_16_V_addr_reg_1619;
    sc_signal< sc_lv<9> > imCum_val_17_V_addr_reg_1625;
    sc_signal< sc_lv<9> > imCum_val_18_V_addr_reg_1631;
    sc_signal< sc_lv<9> > imCum_val_19_V_addr_reg_1637;
    sc_signal< sc_lv<9> > imCum_val_20_V_addr_reg_1643;
    sc_signal< sc_lv<9> > imCum_val_21_V_addr_reg_1649;
    sc_signal< sc_lv<9> > imCum_val_22_V_addr_reg_1655;
    sc_signal< sc_lv<9> > imCum_val_23_V_addr_reg_1661;
    sc_signal< sc_lv<9> > imCum_val_24_V_addr_reg_1667;
    sc_signal< sc_lv<9> > imCum_val_25_V_addr_reg_1673;
    sc_signal< sc_lv<9> > imCum_val_26_V_addr_reg_1679;
    sc_signal< sc_lv<9> > imCum_val_27_V_addr_reg_1685;
    sc_signal< sc_lv<9> > imCum_val_28_V_addr_reg_1691;
    sc_signal< sc_lv<9> > imCum_val_29_V_addr_reg_1697;
    sc_signal< sc_lv<9> > imCum_val_30_V_addr_reg_1703;
    sc_signal< sc_lv<9> > imCum_val_31_V_addr_reg_1709;
    sc_signal< sc_lv<9> > imCum_val_32_V_addr_reg_1715;
    sc_signal< sc_lv<6> > trunc_ln203_10_fu_1133_p1;
    sc_signal< sc_lv<6> > trunc_ln203_10_reg_1721;
    sc_signal< sc_lv<1> > icmp_ln48_fu_1137_p2;
    sc_signal< sc_lv<1> > icmp_ln48_reg_1726;
    sc_signal< sc_lv<9> > y_fu_1171_p2;
    sc_signal< sc_lv<32> > temp4_V_fu_1184_p35;
    sc_signal< sc_lv<32> > temp4_V_reg_1736;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<9> > imCum_val_0_V_address0;
    sc_signal< sc_logic > imCum_val_0_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_0_V_q0;
    sc_signal< sc_lv<9> > imCum_val_0_V_address1;
    sc_signal< sc_logic > imCum_val_0_V_ce1;
    sc_signal< sc_logic > imCum_val_0_V_we1;
    sc_signal< sc_lv<32> > imCum_val_0_V_d1;
    sc_signal< sc_lv<9> > imCum_val_1_V_address0;
    sc_signal< sc_logic > imCum_val_1_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_1_V_q0;
    sc_signal< sc_logic > imCum_val_1_V_ce1;
    sc_signal< sc_logic > imCum_val_1_V_we1;
    sc_signal< sc_lv<9> > imCum_val_2_V_address0;
    sc_signal< sc_logic > imCum_val_2_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_2_V_q0;
    sc_signal< sc_logic > imCum_val_2_V_ce1;
    sc_signal< sc_logic > imCum_val_2_V_we1;
    sc_signal< sc_lv<9> > imCum_val_3_V_address0;
    sc_signal< sc_logic > imCum_val_3_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_3_V_q0;
    sc_signal< sc_logic > imCum_val_3_V_ce1;
    sc_signal< sc_logic > imCum_val_3_V_we1;
    sc_signal< sc_lv<9> > imCum_val_4_V_address0;
    sc_signal< sc_logic > imCum_val_4_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_4_V_q0;
    sc_signal< sc_logic > imCum_val_4_V_ce1;
    sc_signal< sc_logic > imCum_val_4_V_we1;
    sc_signal< sc_lv<9> > imCum_val_5_V_address0;
    sc_signal< sc_logic > imCum_val_5_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_5_V_q0;
    sc_signal< sc_logic > imCum_val_5_V_ce1;
    sc_signal< sc_logic > imCum_val_5_V_we1;
    sc_signal< sc_lv<9> > imCum_val_6_V_address0;
    sc_signal< sc_logic > imCum_val_6_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_6_V_q0;
    sc_signal< sc_logic > imCum_val_6_V_ce1;
    sc_signal< sc_logic > imCum_val_6_V_we1;
    sc_signal< sc_lv<9> > imCum_val_7_V_address0;
    sc_signal< sc_logic > imCum_val_7_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_7_V_q0;
    sc_signal< sc_logic > imCum_val_7_V_ce1;
    sc_signal< sc_logic > imCum_val_7_V_we1;
    sc_signal< sc_lv<9> > imCum_val_8_V_address0;
    sc_signal< sc_logic > imCum_val_8_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_8_V_q0;
    sc_signal< sc_logic > imCum_val_8_V_ce1;
    sc_signal< sc_logic > imCum_val_8_V_we1;
    sc_signal< sc_lv<9> > imCum_val_9_V_address0;
    sc_signal< sc_logic > imCum_val_9_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_9_V_q0;
    sc_signal< sc_logic > imCum_val_9_V_ce1;
    sc_signal< sc_logic > imCum_val_9_V_we1;
    sc_signal< sc_lv<9> > imCum_val_10_V_address0;
    sc_signal< sc_logic > imCum_val_10_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_10_V_q0;
    sc_signal< sc_logic > imCum_val_10_V_ce1;
    sc_signal< sc_logic > imCum_val_10_V_we1;
    sc_signal< sc_lv<9> > imCum_val_11_V_address0;
    sc_signal< sc_logic > imCum_val_11_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_11_V_q0;
    sc_signal< sc_logic > imCum_val_11_V_ce1;
    sc_signal< sc_logic > imCum_val_11_V_we1;
    sc_signal< sc_lv<9> > imCum_val_12_V_address0;
    sc_signal< sc_logic > imCum_val_12_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_12_V_q0;
    sc_signal< sc_logic > imCum_val_12_V_ce1;
    sc_signal< sc_logic > imCum_val_12_V_we1;
    sc_signal< sc_lv<9> > imCum_val_13_V_address0;
    sc_signal< sc_logic > imCum_val_13_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_13_V_q0;
    sc_signal< sc_logic > imCum_val_13_V_ce1;
    sc_signal< sc_logic > imCum_val_13_V_we1;
    sc_signal< sc_lv<9> > imCum_val_14_V_address0;
    sc_signal< sc_logic > imCum_val_14_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_14_V_q0;
    sc_signal< sc_logic > imCum_val_14_V_ce1;
    sc_signal< sc_logic > imCum_val_14_V_we1;
    sc_signal< sc_lv<9> > imCum_val_15_V_address0;
    sc_signal< sc_logic > imCum_val_15_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_15_V_q0;
    sc_signal< sc_logic > imCum_val_15_V_ce1;
    sc_signal< sc_logic > imCum_val_15_V_we1;
    sc_signal< sc_lv<9> > imCum_val_16_V_address0;
    sc_signal< sc_logic > imCum_val_16_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_16_V_q0;
    sc_signal< sc_logic > imCum_val_16_V_ce1;
    sc_signal< sc_logic > imCum_val_16_V_we1;
    sc_signal< sc_lv<9> > imCum_val_17_V_address0;
    sc_signal< sc_logic > imCum_val_17_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_17_V_q0;
    sc_signal< sc_logic > imCum_val_17_V_ce1;
    sc_signal< sc_logic > imCum_val_17_V_we1;
    sc_signal< sc_lv<9> > imCum_val_18_V_address0;
    sc_signal< sc_logic > imCum_val_18_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_18_V_q0;
    sc_signal< sc_logic > imCum_val_18_V_ce1;
    sc_signal< sc_logic > imCum_val_18_V_we1;
    sc_signal< sc_lv<9> > imCum_val_19_V_address0;
    sc_signal< sc_logic > imCum_val_19_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_19_V_q0;
    sc_signal< sc_logic > imCum_val_19_V_ce1;
    sc_signal< sc_logic > imCum_val_19_V_we1;
    sc_signal< sc_lv<9> > imCum_val_20_V_address0;
    sc_signal< sc_logic > imCum_val_20_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_20_V_q0;
    sc_signal< sc_logic > imCum_val_20_V_ce1;
    sc_signal< sc_logic > imCum_val_20_V_we1;
    sc_signal< sc_lv<9> > imCum_val_21_V_address0;
    sc_signal< sc_logic > imCum_val_21_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_21_V_q0;
    sc_signal< sc_logic > imCum_val_21_V_ce1;
    sc_signal< sc_logic > imCum_val_21_V_we1;
    sc_signal< sc_lv<9> > imCum_val_22_V_address0;
    sc_signal< sc_logic > imCum_val_22_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_22_V_q0;
    sc_signal< sc_logic > imCum_val_22_V_ce1;
    sc_signal< sc_logic > imCum_val_22_V_we1;
    sc_signal< sc_lv<9> > imCum_val_23_V_address0;
    sc_signal< sc_logic > imCum_val_23_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_23_V_q0;
    sc_signal< sc_logic > imCum_val_23_V_ce1;
    sc_signal< sc_logic > imCum_val_23_V_we1;
    sc_signal< sc_lv<9> > imCum_val_24_V_address0;
    sc_signal< sc_logic > imCum_val_24_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_24_V_q0;
    sc_signal< sc_logic > imCum_val_24_V_ce1;
    sc_signal< sc_logic > imCum_val_24_V_we1;
    sc_signal< sc_lv<9> > imCum_val_25_V_address0;
    sc_signal< sc_logic > imCum_val_25_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_25_V_q0;
    sc_signal< sc_logic > imCum_val_25_V_ce1;
    sc_signal< sc_logic > imCum_val_25_V_we1;
    sc_signal< sc_lv<9> > imCum_val_26_V_address0;
    sc_signal< sc_logic > imCum_val_26_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_26_V_q0;
    sc_signal< sc_logic > imCum_val_26_V_ce1;
    sc_signal< sc_logic > imCum_val_26_V_we1;
    sc_signal< sc_lv<9> > imCum_val_27_V_address0;
    sc_signal< sc_logic > imCum_val_27_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_27_V_q0;
    sc_signal< sc_logic > imCum_val_27_V_ce1;
    sc_signal< sc_logic > imCum_val_27_V_we1;
    sc_signal< sc_lv<9> > imCum_val_28_V_address0;
    sc_signal< sc_logic > imCum_val_28_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_28_V_q0;
    sc_signal< sc_logic > imCum_val_28_V_ce1;
    sc_signal< sc_logic > imCum_val_28_V_we1;
    sc_signal< sc_lv<9> > imCum_val_29_V_address0;
    sc_signal< sc_logic > imCum_val_29_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_29_V_q0;
    sc_signal< sc_logic > imCum_val_29_V_ce1;
    sc_signal< sc_logic > imCum_val_29_V_we1;
    sc_signal< sc_lv<9> > imCum_val_30_V_address0;
    sc_signal< sc_logic > imCum_val_30_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_30_V_q0;
    sc_signal< sc_logic > imCum_val_30_V_ce1;
    sc_signal< sc_logic > imCum_val_30_V_we1;
    sc_signal< sc_lv<9> > imCum_val_31_V_address0;
    sc_signal< sc_logic > imCum_val_31_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_31_V_q0;
    sc_signal< sc_logic > imCum_val_31_V_ce1;
    sc_signal< sc_logic > imCum_val_31_V_we1;
    sc_signal< sc_lv<9> > imCum_val_32_V_address0;
    sc_signal< sc_logic > imCum_val_32_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_32_V_q0;
    sc_signal< sc_logic > imCum_val_32_V_ce1;
    sc_signal< sc_logic > imCum_val_32_V_we1;
    sc_signal< sc_lv<64> > zext_ln22_fu_1096_p1;
    sc_signal< sc_lv<64> > zext_ln18_fu_1431_p1;
    sc_signal< sc_lv<32> > i_op_assign_10_fu_142;
    sc_signal< sc_lv<32> > myx_5_fu_1158_p3;
    sc_signal< sc_lv<32> > p_Val2_s_fu_146;
    sc_signal< sc_lv<32> > temp3_V_fu_1342_p2;
    sc_signal< sc_lv<32> > i_op_assign_9_fu_150;
    sc_signal< sc_lv<32> > myx1_10_fu_1418_p3;
    sc_signal< sc_lv<32> > p_Val2_73_fu_154;
    sc_signal< sc_lv<32> > temp_V_fu_1256_p35;
    sc_signal< sc_lv<32> > temp_V_5_fu_1335_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > temp1_V_fu_1435_p2;
    sc_signal< sc_lv<32> > temp6_V_fu_1441_p2;
    sc_signal< sc_lv<5> > tmp_fu_907_p4;
    sc_signal< sc_lv<1> > icmp_ln38_fu_923_p2;
    sc_signal< sc_lv<1> > icmp_ln24_fu_895_p2;
    sc_signal< sc_lv<1> > icmp_ln891_11_fu_917_p2;
    sc_signal< sc_lv<1> > icmp_ln12_fu_959_p2;
    sc_signal< sc_lv<9> > x_fu_953_p2;
    sc_signal< sc_lv<1> > icmp_ln15_5_fu_973_p2;
    sc_signal< sc_lv<1> > icmp_ln15_fu_889_p2;
    sc_signal< sc_lv<1> > icmp_ln24_5_fu_987_p2;
    sc_signal< sc_lv<1> > icmp_ln891_10_fu_1001_p2;
    sc_signal< sc_lv<1> > icmp_ln891_fu_901_p2;
    sc_signal< sc_lv<5> > tmp_56_fu_1015_p4;
    sc_signal< sc_lv<1> > icmp_ln38_5_fu_1031_p2;
    sc_signal< sc_lv<1> > and_ln38_5_fu_1037_p2;
    sc_signal< sc_lv<1> > and_ln38_fu_929_p2;
    sc_signal< sc_lv<1> > icmp_ln42_fu_1051_p2;
    sc_signal< sc_lv<1> > icmp_ln42402_fu_1057_p2;
    sc_signal< sc_lv<1> > icmp_ln891_12_fu_1025_p2;
    sc_signal< sc_lv<1> > or_ln35_5_fu_1071_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_935_p2;
    sc_signal< sc_lv<1> > icmp_ln879_5_fu_1146_p2;
    sc_signal< sc_lv<32> > myx_fu_1152_p2;
    sc_signal< sc_lv<6> > temp4_V_fu_1184_p34;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1398_p2;
    sc_signal< sc_lv<32> > myx1_fu_1404_p2;
    sc_signal< sc_lv<1> > and_ln48_fu_1394_p2;
    sc_signal< sc_lv<32> > myx1_9_fu_1410_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_689;
    sc_signal< bool > ap_condition_60;
    sc_signal< bool > ap_condition_647;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<9> ap_const_lv9_10E;
    static const sc_lv<9> ap_const_lv9_21;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_20;
    static const sc_lv<18> ap_const_lv18_21840;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_10D;
    static const sc_lv<9> ap_const_lv9_1DF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_N_V_V_blk_n();
    void thread_N_V_V_din();
    void thread_N_V_V_write();
    void thread_ONES_V_V_blk_n();
    void thread_ONES_V_V_read();
    void thread_add_ln11_fu_947_p2();
    void thread_and_ln38_5_fu_1037_p2();
    void thread_and_ln38_fu_929_p2();
    void thread_and_ln48_fu_1394_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_60();
    void thread_ap_condition_647();
    void thread_ap_condition_689();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_predicate_op247_read_state3();
    void thread_ap_predicate_op300_write_state4();
    void thread_ap_predicate_op304_write_state4();
    void thread_ap_predicate_op309_write_state4();
    void thread_ap_ready();
    void thread_icmp_ln11_fu_941_p2();
    void thread_icmp_ln12_fu_959_p2();
    void thread_icmp_ln15_5_fu_973_p2();
    void thread_icmp_ln15_fu_889_p2();
    void thread_icmp_ln24_5_fu_987_p2();
    void thread_icmp_ln24_fu_895_p2();
    void thread_icmp_ln38_5_fu_1031_p2();
    void thread_icmp_ln38_fu_923_p2();
    void thread_icmp_ln42402_fu_1057_p2();
    void thread_icmp_ln42_fu_1051_p2();
    void thread_icmp_ln48_fu_1137_p2();
    void thread_icmp_ln879_5_fu_1146_p2();
    void thread_icmp_ln879_fu_1398_p2();
    void thread_icmp_ln891_10_fu_1001_p2();
    void thread_icmp_ln891_11_fu_917_p2();
    void thread_icmp_ln891_12_fu_1025_p2();
    void thread_icmp_ln891_fu_901_p2();
    void thread_imCum_val_0_V_address0();
    void thread_imCum_val_0_V_address1();
    void thread_imCum_val_0_V_ce0();
    void thread_imCum_val_0_V_ce1();
    void thread_imCum_val_0_V_d1();
    void thread_imCum_val_0_V_we1();
    void thread_imCum_val_10_V_address0();
    void thread_imCum_val_10_V_ce0();
    void thread_imCum_val_10_V_ce1();
    void thread_imCum_val_10_V_we1();
    void thread_imCum_val_11_V_address0();
    void thread_imCum_val_11_V_ce0();
    void thread_imCum_val_11_V_ce1();
    void thread_imCum_val_11_V_we1();
    void thread_imCum_val_12_V_address0();
    void thread_imCum_val_12_V_ce0();
    void thread_imCum_val_12_V_ce1();
    void thread_imCum_val_12_V_we1();
    void thread_imCum_val_13_V_address0();
    void thread_imCum_val_13_V_ce0();
    void thread_imCum_val_13_V_ce1();
    void thread_imCum_val_13_V_we1();
    void thread_imCum_val_14_V_address0();
    void thread_imCum_val_14_V_ce0();
    void thread_imCum_val_14_V_ce1();
    void thread_imCum_val_14_V_we1();
    void thread_imCum_val_15_V_address0();
    void thread_imCum_val_15_V_ce0();
    void thread_imCum_val_15_V_ce1();
    void thread_imCum_val_15_V_we1();
    void thread_imCum_val_16_V_address0();
    void thread_imCum_val_16_V_ce0();
    void thread_imCum_val_16_V_ce1();
    void thread_imCum_val_16_V_we1();
    void thread_imCum_val_17_V_address0();
    void thread_imCum_val_17_V_ce0();
    void thread_imCum_val_17_V_ce1();
    void thread_imCum_val_17_V_we1();
    void thread_imCum_val_18_V_address0();
    void thread_imCum_val_18_V_ce0();
    void thread_imCum_val_18_V_ce1();
    void thread_imCum_val_18_V_we1();
    void thread_imCum_val_19_V_address0();
    void thread_imCum_val_19_V_ce0();
    void thread_imCum_val_19_V_ce1();
    void thread_imCum_val_19_V_we1();
    void thread_imCum_val_1_V_address0();
    void thread_imCum_val_1_V_ce0();
    void thread_imCum_val_1_V_ce1();
    void thread_imCum_val_1_V_we1();
    void thread_imCum_val_20_V_address0();
    void thread_imCum_val_20_V_ce0();
    void thread_imCum_val_20_V_ce1();
    void thread_imCum_val_20_V_we1();
    void thread_imCum_val_21_V_address0();
    void thread_imCum_val_21_V_ce0();
    void thread_imCum_val_21_V_ce1();
    void thread_imCum_val_21_V_we1();
    void thread_imCum_val_22_V_address0();
    void thread_imCum_val_22_V_ce0();
    void thread_imCum_val_22_V_ce1();
    void thread_imCum_val_22_V_we1();
    void thread_imCum_val_23_V_address0();
    void thread_imCum_val_23_V_ce0();
    void thread_imCum_val_23_V_ce1();
    void thread_imCum_val_23_V_we1();
    void thread_imCum_val_24_V_address0();
    void thread_imCum_val_24_V_ce0();
    void thread_imCum_val_24_V_ce1();
    void thread_imCum_val_24_V_we1();
    void thread_imCum_val_25_V_address0();
    void thread_imCum_val_25_V_ce0();
    void thread_imCum_val_25_V_ce1();
    void thread_imCum_val_25_V_we1();
    void thread_imCum_val_26_V_address0();
    void thread_imCum_val_26_V_ce0();
    void thread_imCum_val_26_V_ce1();
    void thread_imCum_val_26_V_we1();
    void thread_imCum_val_27_V_address0();
    void thread_imCum_val_27_V_ce0();
    void thread_imCum_val_27_V_ce1();
    void thread_imCum_val_27_V_we1();
    void thread_imCum_val_28_V_address0();
    void thread_imCum_val_28_V_ce0();
    void thread_imCum_val_28_V_ce1();
    void thread_imCum_val_28_V_we1();
    void thread_imCum_val_29_V_address0();
    void thread_imCum_val_29_V_ce0();
    void thread_imCum_val_29_V_ce1();
    void thread_imCum_val_29_V_we1();
    void thread_imCum_val_2_V_address0();
    void thread_imCum_val_2_V_ce0();
    void thread_imCum_val_2_V_ce1();
    void thread_imCum_val_2_V_we1();
    void thread_imCum_val_30_V_address0();
    void thread_imCum_val_30_V_ce0();
    void thread_imCum_val_30_V_ce1();
    void thread_imCum_val_30_V_we1();
    void thread_imCum_val_31_V_address0();
    void thread_imCum_val_31_V_ce0();
    void thread_imCum_val_31_V_ce1();
    void thread_imCum_val_31_V_we1();
    void thread_imCum_val_32_V_address0();
    void thread_imCum_val_32_V_ce0();
    void thread_imCum_val_32_V_ce1();
    void thread_imCum_val_32_V_we1();
    void thread_imCum_val_3_V_address0();
    void thread_imCum_val_3_V_ce0();
    void thread_imCum_val_3_V_ce1();
    void thread_imCum_val_3_V_we1();
    void thread_imCum_val_4_V_address0();
    void thread_imCum_val_4_V_ce0();
    void thread_imCum_val_4_V_ce1();
    void thread_imCum_val_4_V_we1();
    void thread_imCum_val_5_V_address0();
    void thread_imCum_val_5_V_ce0();
    void thread_imCum_val_5_V_ce1();
    void thread_imCum_val_5_V_we1();
    void thread_imCum_val_6_V_address0();
    void thread_imCum_val_6_V_ce0();
    void thread_imCum_val_6_V_ce1();
    void thread_imCum_val_6_V_we1();
    void thread_imCum_val_7_V_address0();
    void thread_imCum_val_7_V_ce0();
    void thread_imCum_val_7_V_ce1();
    void thread_imCum_val_7_V_we1();
    void thread_imCum_val_8_V_address0();
    void thread_imCum_val_8_V_ce0();
    void thread_imCum_val_8_V_ce1();
    void thread_imCum_val_8_V_we1();
    void thread_imCum_val_9_V_address0();
    void thread_imCum_val_9_V_ce0();
    void thread_imCum_val_9_V_ce1();
    void thread_imCum_val_9_V_we1();
    void thread_internal_ap_ready();
    void thread_myx1_10_fu_1418_p3();
    void thread_myx1_9_fu_1410_p3();
    void thread_myx1_fu_1404_p2();
    void thread_myx_5_fu_1158_p3();
    void thread_myx_fu_1152_p2();
    void thread_or_ln35_5_fu_1071_p2();
    void thread_or_ln35_fu_935_p2();
    void thread_real_start();
    void thread_select_ln11_fu_1085_p3();
    void thread_select_ln1598_25_fu_979_p3();
    void thread_select_ln1598_26_fu_993_p3();
    void thread_select_ln1598_27_fu_1007_p3();
    void thread_select_ln1598_28_fu_1043_p3();
    void thread_select_ln1598_29_fu_1063_p3();
    void thread_select_ln1598_30_fu_1077_p3();
    void thread_select_ln1598_fu_965_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_temp1_V_fu_1435_p2();
    void thread_temp3_V_fu_1342_p2();
    void thread_temp4_V_fu_1184_p34();
    void thread_temp6_V_fu_1441_p2();
    void thread_temp_V_5_fu_1335_p3();
    void thread_tmp_56_fu_1015_p4();
    void thread_tmp_fu_907_p4();
    void thread_trunc_ln203_10_fu_1133_p1();
    void thread_x_fu_953_p2();
    void thread_y_fu_1171_p2();
    void thread_zext_ln18_fu_1431_p1();
    void thread_zext_ln22_fu_1096_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
