Completion: June 2023

This project is about adding new instructions to a simple single-cycle processor.
Made in System Verilog.