{
  "module_name": "clk-mt6795-vdecsys.c",
  "hash_id": "4f3ec57571cb8dc88a05230cdbc980aa2af564f727e92255224f21003ae5c263",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt6795-vdecsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt6795-clk.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#define GATE_VDEC(_id, _name, _parent, _regs)\t\t\t\\\n\t\tGATE_MTK(_id, _name, _parent, _regs, 0,\t\t\\\n\t\t\t &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate_regs vdec0_cg_regs = {\n\t.set_ofs = 0x0000,\n\t.clr_ofs = 0x0004,\n\t.sta_ofs = 0x0000,\n};\n\nstatic const struct mtk_gate_regs vdec1_cg_regs = {\n\t.set_ofs = 0x0008,\n\t.clr_ofs = 0x000c,\n\t.sta_ofs = 0x0008,\n};\n\nstatic const struct mtk_gate vdec_clks[] = {\n\tGATE_VDEC(CLK_VDEC_CKEN, \"vdec_cken\", \"vdec_sel\", &vdec0_cg_regs),\n\tGATE_VDEC(CLK_VDEC_LARB_CKEN, \"vdec_larb_cken\", \"mm_sel\", &vdec1_cg_regs),\n};\n\nstatic const struct mtk_clk_desc vdec_desc = {\n\t.clks = vdec_clks,\n\t.num_clks = ARRAY_SIZE(vdec_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt6795_vdecsys[] = {\n\t{ .compatible = \"mediatek,mt6795-vdecsys\", .data = &vdec_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt6795_vdecsys);\n\nstatic struct platform_driver clk_mt6795_vdecsys_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt6795-vdecsys\",\n\t\t.of_match_table = of_match_clk_mt6795_vdecsys,\n\t},\n};\nmodule_platform_driver(clk_mt6795_vdecsys_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT6795 vdecsys clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}