{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729203133266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729203133267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 01:12:13 2024 " "Processing started: Fri Oct 18 01:12:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729203133267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203133267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs -c rs " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs -c rs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203133267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729203133702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729203133702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "rs.bdf" "" { Schematic "C:/Users/alexz/Documents/Quartus/lab3/rs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notand-behavior " "Found design unit 1: notand-behavior" {  } { { "notand.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/notand.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144899 ""} { "Info" "ISGN_ENTITY_NAME" "1 notand " "Found entity 1: notand" {  } { { "notand.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/notand.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rstr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rstr-behav " "Found design unit 1: rstr-behav" {  } { { "rstr.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/rstr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 con " "Found design unit 2: con" {  } { { "rstr.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/rstr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144901 ""} { "Info" "ISGN_ENTITY_NAME" "1 rstr " "Found entity 1: rstr" {  } { { "rstr.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/rstr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rstr1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rstr1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rstr1-behav " "Found design unit 1: rstr1-behav" {  } { { "rstr1.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/rstr1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144903 ""} { "Info" "ISGN_ENTITY_NAME" "1 rstr1 " "Found entity 1: rstr1" {  } { { "rstr1.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/rstr1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_trigger " "Found entity 1: d_trigger" {  } { { "d_trigger.bdf" "" { Schematic "C:/Users/alexz/Documents/Quartus/lab3/d_trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trigger_struct.vhd 3 1 " "Found 3 design units, including 1 entities, in source file d_trigger_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_trigger_struct-behav " "Found design unit 1: d_trigger_struct-behav" {  } { { "d_trigger_struct.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/d_trigger_struct.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 conf " "Found design unit 2: conf" {  } { { "d_trigger_struct.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/d_trigger_struct.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144906 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_trigger_struct " "Found entity 1: d_trigger_struct" {  } { { "d_trigger_struct.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/d_trigger_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trigger_pov.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_trigger_pov.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_trigger_pov-behav " "Found design unit 1: d_trigger_pov-behav" {  } { { "d_trigger_pov.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/d_trigger_pov.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144908 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_trigger_pov " "Found entity 1: d_trigger_pov" {  } { { "d_trigger_pov.vhd" "" { Text "C:/Users/alexz/Documents/Quartus/lab3/d_trigger_pov.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729203144908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203144908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_trigger_pov " "Elaborating entity \"d_trigger_pov\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729203144947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729203145305 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729203145305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729203145305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729203145305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729203145360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 01:12:25 2024 " "Processing ended: Fri Oct 18 01:12:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729203145360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729203145360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729203145360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729203145360 ""}
