{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668294038287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668294038287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 23:00:38 2022 " "Processing started: Sat Nov 12 23:00:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668294038287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668294038287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serieEncoder -c serieEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serieEncoder -c serieEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668294038287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668294038876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668294038876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 12 6 " "Found 12 design units, including 6 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateAnd4-logicFunction " "Found design unit 2: gateAnd4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOr2-logicFunction " "Found design unit 3: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXOr2-logicFunction " "Found design unit 4: gateXOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_2to1-Behavioral " "Found design unit 5: mux_2to1-Behavioral" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux_4to1-Behavioral " "Found design unit 6: mux_4to1-Behavioral" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateAnd4 " "Found entity 2: gateAnd4" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOr2 " "Found entity 3: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXOr2 " "Found entity 4: gateXOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_2to1 " "Found entity 5: mux_2to1" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_4to1 " "Found entity 6: mux_4to1" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668294052660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder_bitserial-structural " "Found design unit 1: Encoder_bitserial-structural" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder_bitserial " "Found entity 1: Encoder_bitserial" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668294052666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668294052666 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "serial_encoder " "Top-level design entity \"serial_encoder\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1668294052752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668294052915 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 12 23:00:52 2022 " "Processing ended: Sat Nov 12 23:00:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668294052915 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668294052915 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668294052915 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668294052915 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668294053550 ""}
