

================================================================
== Vitis HLS Report for 'ClefiaF1Xor'
================================================================
* Date:           Tue Dec  6 19:10:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    415|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     189|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     189|    660|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_52_fu_337_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_53_fu_351_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_fu_326_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_34_fu_550_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_35_fu_592_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_36_fu_635_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_37_fu_753_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_38_fu_795_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_39_fu_837_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_40_fu_380_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_41_fu_422_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_42_fu_464_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_43_fu_677_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_44_fu_719_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_508_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_302_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_3_fu_484_p2      |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_47_fu_902_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_48_fu_930_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_49_fu_951_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_50_fu_972_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_78_fu_881_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_79_fu_886_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_80_fu_891_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_81_fu_896_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_82_fu_909_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_83_fu_915_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_84_fu_920_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_85_fu_925_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_86_fu_937_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_87_fu_942_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_88_fu_946_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_89_fu_958_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_90_fu_963_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_91_fu_967_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_320_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_34_fu_544_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_35_fu_586_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_36_fu_629_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_37_fu_747_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_38_fu_789_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_39_fu_831_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_40_fu_374_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_41_fu_416_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_42_fu_458_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_43_fu_671_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_44_fu_713_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_502_p2        |       xor|   0|  0|   8|           8|           4|
    |xor_ln180_fu_612_p2        |       xor|   0|  0|   8|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 415|         309|         327|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    4|         20|
    |dst_address1             |  25|          5|    4|         20|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_297                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    8|         40|
    |src_address0             |  25|          5|    4|         20|
    |src_address1             |  25|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   67|        257|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |  1|   0|    1|          0|
    |or_ln134_4_reg_1163          |  8|   0|    8|          0|
    |or_ln134_7_reg_1168          |  8|   0|    8|          0|
    |or_ln134_9_reg_1173          |  8|   0|    8|          0|
    |or_ln_reg_1158               |  8|   0|    8|          0|
    |reg_297                      |  8|   0|    8|          0|
    |reg_308                      |  8|   0|    8|          0|
    |rk_offset_cast_reg_999       |  7|   0|    8|          1|
    |rk_offset_read_reg_979       |  7|   0|    7|          0|
    |src_load_24_reg_1030         |  8|   0|    8|          0|
    |tmp_81_reg_1090              |  1|   0|    1|          0|
    |tmp_89_reg_1143              |  1|   0|    1|          0|
    |tmp_95_reg_1065              |  1|   0|    1|          0|
    |tmp_99_reg_1122              |  1|   0|    1|          0|
    |trunc_ln134_35_reg_1085      |  7|   0|    7|          0|
    |trunc_ln134_39_reg_1138      |  7|   0|    7|          0|
    |trunc_ln134_42_reg_1060      |  7|   0|    7|          0|
    |trunc_ln134_44_reg_1117      |  7|   0|    7|          0|
    |x_assign_14_reg_1111         |  8|   0|    8|          0|
    |x_assign_15_reg_1132         |  8|   0|    8|          0|
    |x_assign_17_reg_1055         |  8|   0|    8|          0|
    |xor_ln124_3_reg_1070         |  8|   0|    8|          0|
    |xor_ln124_reg_1005           |  8|   0|    8|          0|
    |xor_ln180_reg_1095           |  8|   0|    8|          0|
    |z_10_reg_1075                |  8|   0|    8|          0|
    |z_11_reg_1101                |  8|   0|    8|          0|
    |z_12_reg_1127                |  8|   0|    8|          0|
    |z_reg_1045                   |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |189|   0|  190|          1|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|dst_address0  |  out|    4|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|    8|   ap_memory|           dst|         array|
|dst_address1  |  out|    4|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|    8|   ap_memory|           dst|         array|
|src_address0  |  out|    4|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|    8|   ap_memory|           src|         array|
|src_address1  |  out|    4|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|    8|   ap_memory|           src|         array|
|rk_address0   |  out|    8|   ap_memory|            rk|         array|
|rk_ce0        |  out|    1|   ap_memory|            rk|         array|
|rk_q0         |   in|    8|   ap_memory|            rk|         array|
|rk_offset     |   in|    7|     ap_none|     rk_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

