`default_nettype none

module top (
  // Input
  input logic clk_i,
  input logic req_i,
  // Output
  output logic [3:0] counter_o,
  output logic       busy_o
);

  counter c0 (
    .clk_i    (clk_i),
    .req_i    (req_i),
    .counter_o(counter_o),
    .busy_o   (busy_o)
  );

endmodule : top
