Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 03:19:01 2024
****************************************


Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)


Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             35000             saed14rvt_ss0p6vm40c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv_core                               84.639  221.763 1.56e+05  306.558 100.0
  debug_unit_i (riscv_debug_unit)         0.772    8.085 2.22e+03    8.860   2.9
  cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0)
                                          0.292    8.663 4.64e+03    8.959   2.9
    add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0)
                                       3.28e-05 7.49e-05  574.479 6.82e-04   0.0
  load_store_unit_i (riscv_load_store_unit)
                                          0.913    4.980 3.67e+03    5.896   1.9
    add_463_aco (riscv_load_store_unit_DW01_add_0)
                                       3.96e-03 2.43e-02  778.861 2.90e-02   0.0
    mult_add_463_aco (riscv_load_store_unit_DW02_mult_0)
                                       4.50e-02 1.55e-02  186.660 6.07e-02   0.0
  ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.749   11.828 7.29e+04   12.650   4.1
    mult_i (riscv_mult_SHARED_DSP_MULT0)
                                       2.43e-03    0.385 5.20e+04    0.439   0.1
      add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)
                                          0.000    0.000  782.823 7.83e-04   0.0
      add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)
                                          0.000    0.000  782.823 7.83e-04   0.0
      mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)
                                       2.00e-04 3.42e-05 7.25e+03 7.48e-03   0.0
      mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)
                                       2.00e-04 3.42e-05 7.25e+03 7.48e-03   0.0
      add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)
                                          0.000    0.000  782.823 7.83e-04   0.0
      add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)
                                          0.000    0.000  782.823 7.83e-04   0.0
      add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)
                                          0.000    0.000  454.313 4.54e-04   0.0
      add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)
                                          0.000    0.000  479.583 4.80e-04   0.0
      mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)
                                       4.57e-05 9.76e-06 1.85e+03 1.91e-03   0.0
      mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)
                                       6.53e-05 1.63e-05 1.85e+03 1.93e-03   0.0
      mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)
                                       4.57e-05 9.76e-06 1.85e+03 1.91e-03   0.0
      mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)
                                       6.53e-05 1.63e-05 1.85e+03 1.93e-03   0.0
      add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)
                                          0.000    0.000  782.823 7.83e-04   0.0
      mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)
                                          0.000    0.000 1.26e+04 1.26e-02   0.0
      add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)
                                          0.000    0.000  782.823 7.83e-04   0.0
      add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                       8.03e-06 2.34e-05  870.129 9.02e-04   0.0
      add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)
                                       5.91e-06 2.33e-05  830.957 8.60e-04   0.0
      mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                          0.000    0.000 7.20e+03 7.20e-03   0.0
      sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)
                                       1.03e-04 7.87e-05  313.183 4.95e-04   0.0
      sra_117 (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                       8.91e-04 2.49e-04 1.11e+03 2.25e-03   0.0
    alu_i (riscv_alu_SHARED_INT_DIV0_FPU0)
                                          0.634   10.721 2.04e+04   11.375   3.7
      add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                       1.97e-02 2.77e-02  884.923 4.83e-02   0.0
      sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)
                                          0.000    0.000  142.950 1.43e-04   0.0
      sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)
                                          0.000    0.000 1.35e+03 1.35e-03   0.0
      add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                       6.47e-03 3.67e-02  902.769 4.41e-02   0.0
      srl_283 (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                       5.28e-02 5.56e-02 1.74e+03    0.110   0.0
      int_div_div_i (riscv_alu_div)       0.243   10.319 5.43e+03   10.568   3.4
        r76 (riscv_alu_div_DW01_cmp6_0)
                                          0.000    0.000  289.450 2.89e-04   0.0
        sub_100 (riscv_alu_div_DW01_sub_1)
                                          0.000    0.000  451.445 4.51e-04   0.0
        add_107 (riscv_alu_div_DW01_add_0)
                                          0.000    0.000  782.823 7.83e-04   0.0
        sub_107 (riscv_alu_div_DW01_sub_0)
                                          0.000    0.000  568.507 5.69e-04   0.0
      alu_ff_i (alu_ff)                   0.000    0.000  261.188 2.61e-04   0.0
      alu_popcnt_i (alu_popcnt)        9.03e-03 1.47e-02  738.803 2.44e-02   0.0
  id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          6.227  154.130 5.91e+04  160.416  52.3
    r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4)
                                       1.43e-02 4.47e-02  742.310 5.97e-02   0.0
    sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0)
                                       1.85e-02 1.16e-02  341.555 3.04e-02   0.0
    sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0)
                                       3.82e-02 4.62e-02  360.625 8.47e-02   0.0
    add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3)
                                       3.01e-02 5.72e-02  523.724 8.78e-02   0.0
    add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2)
                                       3.33e-02 3.40e-02  446.876 6.78e-02   0.0
    add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1)
                                       4.19e-02    0.116  711.723    0.159   0.1
    add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0)
                                       4.12e-02    0.106  697.389    0.148   0.0
    hwloop_regs_i (riscv_hwloop_regs_N_REGS2)
                                          0.444   18.510 5.10e+03   18.959   6.2
      sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)
                                       2.53e-04 3.13e-04  440.831 1.01e-03   0.0
      sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)
                                          0.000    0.000  440.950 4.41e-04   0.0
    int_controller_i (riscv_int_controller_PULP_SECURE0)
                                          0.000    0.770  174.452    0.771   0.3
    controller_i (riscv_controller_FPU0)
                                          0.410    1.079 1.02e+03    1.490   0.5
    decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6)
                                          0.175    0.121 2.13e+03    0.298   0.1
    registers_i (riscv_register_file_ADDR_WIDTH6_FPU0)
                                          3.412   96.202 3.20e+04   99.646  32.5
  if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0)
                                          4.386   33.590 1.30e+04   37.989  12.4
    compressed_decoder_i (riscv_compressed_decoder_FPU0)
                                          0.788    0.699  864.536    1.488   0.5
    hwloop_controller_i (riscv_hwloop_controller_N_REGS2)
                                       6.60e-02    0.245  903.274    0.312   0.1
      eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1)
                                       3.16e-02    0.122  252.868    0.153   0.1
      eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0)
                                       3.27e-02    0.122  252.871    0.155   0.1
    prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer)
                                          2.768   24.853 8.98e+03   27.630   9.0
      add_115 (riscv_prefetch_buffer_DW01_add_0)
                                       9.44e-03 5.50e-02  366.065 6.48e-02   0.0
      fifo_i (riscv_fetch_fifo)           1.851   20.600 6.88e+03   22.457   7.3
        add_182 (riscv_fetch_fifo_DW01_inc_0)
                                       1.71e-02 4.63e-02  526.156 6.39e-02   0.0
  core_clock_gate_i (cluster_clock_gating)
                                         71.223    0.322   18.312   71.545  23.3
1
