#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar  7 23:34:12 2020
# Process ID: 8052
# Current directory: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Initial tests/CMOD Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5944 C:\Users\abuba\Documents\POV Fan Project\POV_Project\POV_Project\VHDL Files\Initial tests\CMOD Test\CMOD Test.xpr
# Log file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Initial tests/CMOD Test/vivado.log
# Journal file: C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Initial tests/CMOD Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/abuba/Documents/POV Fan Project/POV_Project/POV_Project/VHDL Files/Initial tests/CMOD Test/CMOD Test.xpr}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
close_project
create_project project_2 C:/Users/abuba/OneDrive/Desktop/project_2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:cmod_a7-35t:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/new
close [ open C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/new/Top_Level.vhd w ]
add_files C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/new/Top_Level.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/constrs_1
file mkdir C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/constrs_1/new
close [ open C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/constrs_1/new/constraints.xdc
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/abuba/OneDrive/Desktop/project_2/project_2.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/OneDrive/Desktop/project_2/project_2.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.PRIM_IN_FREQ {12.000} CONFIG.CLKIN1_JITTER_PS {833.33} CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} CONFIG.MMCM_CLKIN1_PERIOD {83.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} CONFIG.CLKOUT1_JITTER {479.872} CONFIG.CLKOUT1_PHASE_ERROR {668.310}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/abuba/OneDrive/Desktop/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/abuba/OneDrive/Desktop/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/abuba/OneDrive/Desktop/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/abuba/OneDrive/Desktop/project_2/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/abuba/OneDrive/Desktop/project_2/project_2.cache/compile_simlib/questa} {riviera=C:/Users/abuba/OneDrive/Desktop/project_2/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/abuba/OneDrive/Desktop/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/abuba/OneDrive/Desktop/project_2/project_2.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/new/SPI_Master.vhd w ]
add_files C:/Users/abuba/OneDrive/Desktop/project_2/project_2.srcs/sources_1/new/SPI_Master.vhd
update_compile_order -fileset sources_1
