$date
	Mon Apr 13 10:26:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_HW8 $end
$var wire 4 ! q [3:0] $end
$var reg 3 " addr [2:0] $end
$var reg 3 # addr_reg [2:0] $end
$var reg 1 $ clock $end
$var reg 4 % data [3:0] $end
$var reg 1 & write_enable $end
$var integer 32 ' i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
0&
b0 %
0$
bx #
b0 "
bx !
$end
#100
b1111 !
b0 #
1$
#200
0$
#250
b11 %
b0 '
1&
#300
b11 !
1$
#400
0$
#450
b1 "
b100 %
b1 '
#500
b100 !
b1 #
1$
#600
0$
#650
b10 "
b101 %
b10 '
#700
b101 !
b10 #
1$
#800
0$
#850
b11 "
b110 %
b11 '
#900
b110 !
b11 #
1$
#1000
0$
#1050
b100 "
b111 %
b100 '
#1100
b111 !
b100 #
1$
#1200
0$
#1250
b101 "
b1000 %
b101 '
#1300
b1000 !
b101 #
1$
#1400
0$
#1450
b110 "
b1001 %
b110 '
#1500
b1001 !
b110 #
1$
#1600
0$
#1650
b111 "
b1010 %
b111 '
#1700
b1010 !
b111 #
1$
#1800
0$
#1850
0&
b1000 '
#1900
1$
#2000
0$
#2050
b0 '
#2100
1$
#2200
0$
#2250
b1 '
b0 "
#2300
b11 !
b0 #
1$
#2400
0$
#2450
b10 '
b1 "
#2500
b100 !
b1 #
1$
#2600
0$
#2650
b11 '
b10 "
#2700
b101 !
b10 #
1$
#2800
0$
#2850
b100 '
b11 "
#2900
b110 !
b11 #
1$
#3000
0$
#3050
b101 '
b100 "
#3100
b111 !
b100 #
1$
#3200
0$
#3250
b110 '
b101 "
#3300
b1000 !
b101 #
1$
#3400
0$
#3450
b111 '
b110 "
#3500
b1001 !
b110 #
1$
#3600
0$
#3650
b1000 '
b111 "
#3700
b1010 !
b111 #
1$
#3800
0$
#3850
