    Design and implementation of programmable pipelined FIR filter in FPGA
