Lecture 10

MOSFET (III)

MOSFET Equivalent Circuit Models


Outline 

•	 Low-frequency small-signal equivalent circuit

model 

•	 High-frequency small-signal equivalent circuit

model


Reading Assignment: 
Howe and Sodini; Chapter 4, Sections 4.5-4.6 

6.012 Spring 2009	

Lecture 10 

1 

Large Signal Model for NMOS Transistor 

Regimes of operation: 

ID 

VDSsat=VGS-VT 

linear 

saturation 

�ID 

VDS 

VBS 

VGS 

•  Cut-off 
I D  = 0 

VGS 

VGS=VT 

0 
0 

cutoff 

VDS 

•  Linear / Triode: 
W 
 
μnCox  VGS   
 
L 
•  Saturation 

I D  = 

VDS 
2 

 
 •  VDS 
 VT 

ID  =  IDsat  = 

W 
[ 
2 L μn Cox  VGS   VT
Effect of back bias 

2 

]

[ 
•  1 + VDS

] 

[ 
VT ( VBS ) = VTo  +   2p   VBS   2p

] 

6.012 Spring 2009 

Lecture 10 

2 

Small-signal device modeling 

In many applications, we are only interested in the response 
of the device to a small-signal  applied on top of a bias. 

�ID+id 

+ 
vds 
-

VDS 

+
-

vbs 
VBS 

+ 
vgs 
-
VGS 

Key Points: 

•  Small-signal is small 
–   response of non-linear components becomes 
linear 
•  Since response is linear, lots of linear circuit 
techniques such as superposition can be used to 
determine the circuit response. 
•  Notation: iD = ID + id ---Total = DC + Small Signal 

6.012 Spring 2009 

Lecture 10 

3 

Mathematically: 
i D (VGS, VDS , VBS ; v gs , vds , vbs )  
) + id (v gs , v ds , vbs ) 
( 
ID  VGS , VDS , VBS

With id  linear on small-signal drives: 
id  = gm vgs  + govds  + gmb vbs 
Deﬁne: 

gm   transconductance [S] 
go   output or drain conductance [S] 
gmb   backgate transconductance [S] 

Approach to computing gm, go, and gmb. 
g m    i D 
vGS  Q 
g o    i D 
vDS  Q 
g mb    i D 
vBS  Q 

Q  [vGS = VGS, vDS = VDS, vBS = VBS] 

6.012 Spring 2009 

Lecture 10 

4 

Transconductance 

i D  = 

In saturation regime: 
W 
[ 
2 L μn Cox  vGS   VT
Then (neglecting channel length modulation) the 
transconductance is: 
g m  =  i D 
vGS  Q 

W 
( 
μnCox  VGS   VT
L 

 

2 
]

[ 
•  1 + VDS

] 

) 

Rewrite in terms of ID: 

g m  =  2 

W 
μnCox ID 
L 

gm 

saturation 

0 
0 

ID 

6.012 Spring 2009 

Lecture 10 

5 

Transconductance (contd.) 

Equivalent circuit model representation of gm: 
id 

G 
+ 

vgs 
-
S 

D 

gmvgs 

B 

iD� 
(μA) 

400 

ID + id 

300 

id 

ID 

200 

100 

id = gmvgs 

Q 

VDS 

VGS + vgs 

VGS 

1 

2 

3

4

5

vDS (V) 

6.012 Spring 2009 

Lecture 10 

6 

Output conductance 

In saturation regime: 
W 
μnCox [ vGS   VT  ] • [1 + vDS ] 
2
2 L 

iD  = 

Then: 

iD
g o  = 
v DS  Q 

W 
2
=  μnCox ( VGS   VT ) •   ID
2L

Output resistance is the inverse of output conductance: 

r =
o 

1 
1
= 
g o  ID 

Remember also: 

Hence: 

  

1 
L 

r  Lo 

6.012 Spring 2009 

Lecture 10 

7 

Output conductance (contd.) 

Equivalent circuit model representation of go: 

id 

D 

ro 

G 
+ 

vgs 
-
S 

B 

iD� 
(μA) 

400 

ID + id 

300 

id 

ID 

200 

100 

VGS , VBS 

id = govds 

Q 

vds 
VDS  VDS + vds 

1 

2 

3

4

5

VDS  (V) 

6.012 Spring 2009 

Lecture 10 

8 

Backgate transconductance 

In saturation regime (neglect channel length modulation): 

i D   

W 
[ 
μnCox  vGS   VT
2 L 

] 2 

Then: 

g mb  = 

i D 
v BS  Q 

=   

W 
μnCox  VGS   VT
( 
L 

) • 

 
 
VT 
 
 
v BS  Q 
 
 

Since: 

[ 
VT ( vBS ) = VTo  +   2p   v BS   2p

] 

Then : 

Hence: 

VT 
vBS  Q 

= 

 
2  2p   VBS 

g mb  = 

 g m 
2  2p   VBS 

6.012 Spring 2009 

Lecture 10 

9 

Backgate transconductance (contd.) 

Equivalent circuit representation of gmb: 

id 

D 

gmbvbs 

G 
+ 

vgs 
-
S 
-
vbs 

+ 
B 

iD� 
(μA) 

400 

ID + id 

300 

id 

id = gmbvbs 

VGS , VBS + vbs 

ID 

200 

100 

Q 

VDS 

VGS , VBS 

1 

2 

3

4

5

VDS (V) 

6.012 Spring 2009 

Lecture 10 

10 

 VDS

+
-

 VGS

+
-

Metal interconnect
to gate

n+ polysilicon gate

 VBS = 0

n+ source

0

x

y

p-type

QN (y)

Xd (y)

n+ drain

Metal interconnect to bulk

Figure by MIT OpenCourseWare. 

6.012 Spring 2009 

Lecture  10 

6High-frequency small-signal 
equivalent circuit model 
Need to add capacitances. In saturation: 

source 

fringe electric 
field lines 
\ 

gate
......................................................
......................................................
......................................................
......................................................
......................................................
......................................................
......................................................
........................... 
,  n+ 
=',b  4k ~ N ( % s )  4k 1% depletion] 
overlap LD 
overlap L-
region 

I 

Cgs  = channel charge + overlap capacitance, C,, 
Cg, = overlap capacitance, C,, 
CSb= source junction  depletion capacitance (+sidewall) 
C,  = drain junction depletion capacitance (+sidewall) 

ONLY Channel Charge Capacitance is intrinsic to device 
operation.  All others are parasitic. 

6.012 Spring 2009 

Lecture  10 

Inversion layer charge in saturation 

vGS  VT 
L 
 
 
= W 
qN (vGS ) = W QN ( y) dy 
0 
0 

QN (vC )• 

dy 
dvC

• dvC 

Note that qN is total inversion charge in the channel & 
vC(y) is the channel voltage.  But: 
iD 
dvC 
=  
W μnQN (vC ) 
dy 

Then: 

W 2
μn 
qN (vGS ) =  
iD 

VGS  VT 
 
• 
0 

[ 
QN (vC )

2 
]

• dvC 

Remember: 
[ 
QN (vC ) = Cox  vGS   vC ( y)  VT

] 

Then: 

μnC 2 
W 2 
ox 
qN (vGS ) =  
iD 

vGS  VT 
 
• 
0 

[ 
vGS   vC ( y)  VT

2 
]

• dvC 

6.012 Spring 2009 

Lecture 10 

13 

Inversion layer charge in saturation 
(contd.) 
Do integral, substitute iD in saturation and get: 
2 
( 
WLCox  v GS   VT
qN ( vGS ) =  
3 

) 

Gate charge: 

qG (vGS ) = q N (v GS )  Q B, max 

Intrinsic gate-to-source capacitance: 

Cgs, i  = 

dq G 
dv GS 

= 

2 
WLCox 
3 

Must add overlap capacitance: 
2 
WLC ox  + WCov 
3 

C gs  = 

Gate-to-drain capacitance — only overlap capacitance: 
Cgd  = WCov 

6.012 Spring 2009 

Lecture 10 

14 

ther capacitances 

...............
...............
...............
............... 
Source-to-Bulk capacitance: 
c s b  = WLdvf cj + ( 2 ~ d i & f+w)cjsw 
where  C  :Bottom  Wall  at  Vm  ( F  1em2 ) 
Side  Wall  at  VSB( F 1 cm)

Cjsw 
Drain-to-Bulk capacitance: 
C d b  = W L d i f f j  + ( 2 ~ d i j - f+ w)cjsw 
where  C j  :Bottom  Wall  at  VDB( F I cm2 ) 
Side  Wall  at  VDB (F1cm)
Cjsw 
Gate-to-Bulk capacitance: 

6.012 Spring 2009 

Lecture  10 

.W 

What did we learn today? 

Summary of Key Concepts 

High-frequency small-signal equivalent circuit model of 
MOSFET 

Cgd 

id 

D 

Cgs 

Cgb 

gmvgs 

gmbvbs  ro 

G 
+ 

vgs 
-
S 
-
vbs 

+ 
B 

In saturation: 

Csb 

Cdb 

g m    W 
ID 
L 
L 
I D 
Cgs   WLCox 

ro   

6.012 Spring 2009 

Lecture 10 

16 

MIT OpenCourseWare
http://ocw.mit.edu 

6.012 Microelectronic Devices and Circuits 
Spring 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . 

