

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Dec 22 01:03:19 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   149633|   149633|  1.801 ms|  1.801 ms|  149633|  149633|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |   149632|   149632|      1169|          -|          -|   128|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1157|     1157|        10|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 23 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten61 = phi i8 0, void %.lr.ph18, i8 %add_ln71, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 24 'phi' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i2 1, void %.lr.ph18, i2 %select_ln71_8, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:92]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i8 0, void %.lr.ph18, i8 %select_ln74_3, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 26 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ii = phi i2 1, void %.lr.ph18, i2 %select_ln74_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 27 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 28 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln71 = add i8 %indvar_flatten61, i8 1" [../src/hls/cnn.cpp:71]   --->   Operation 29 'add' 'add_ln71' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = shl i2 %i, i2 1" [../src/hls/cnn.cpp:92]   --->   Operation 30 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i2 %ii, i2 1" [../src/hls/cnn.cpp:74]   --->   Operation 31 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 32 [1/1] (0.17ns) (root node of TernaryAdder)   --->   "%empty_71 = add i2 %tmp, i2 %empty" [../src/hls/cnn.cpp:74]   --->   Operation 32 'add' 'empty_71' <Predicate = true> <Delay = 0.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i8 %indvar_flatten61, i8 128" [../src/hls/cnn.cpp:71]   --->   Operation 33 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 34 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i8 %indvar_flatten38, i8 64" [../src/hls/cnn.cpp:74]   --->   Operation 35 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.26ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i2 1, i2 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 36 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%add_ln71_3 = add i2 %i, i2 1" [../src/hls/cnn.cpp:71]   --->   Operation 37 'add' 'add_ln71_3' <Predicate = (!icmp_ln71)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_76 = shl i2 %add_ln71_3, i2 1" [../src/hls/cnn.cpp:71]   --->   Operation 38 'shl' 'empty_76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln71_7 = select i1 %icmp_ln74, i2 %empty_76, i2 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 39 'select' 'select_ln71_7' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid153 = xor i2 %empty_76, i2 2" [../src/hls/cnn.cpp:71]   --->   Operation 40 'xor' 'p_mid153' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 41 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 42 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 43 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.26ns)   --->   "%select_ln71_8 = select i1 %icmp_ln74, i2 %add_ln71_3, i2 %i" [../src/hls/cnn.cpp:71]   --->   Operation 44 'select' 'select_ln71_8' <Predicate = (!icmp_ln71)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%add_ln74 = add i2 %select_ln71, i2 1" [../src/hls/cnn.cpp:74]   --->   Operation 45 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln74 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:74]   --->   Operation 46 'or' 'or_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %or_ln74, i6 0, i6 %iii" [../src/hls/cnn.cpp:74]   --->   Operation 47 'select' 'select_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp_mid1 = xor i2 %select_ln71, i2 2" [../src/hls/cnn.cpp:71]   --->   Operation 48 'xor' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_mid1 = add i2 %tmp_mid1, i2 %select_ln71_7" [../src/hls/cnn.cpp:71]   --->   Operation 49 'add' 'p_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_9 = select i1 %icmp_ln74, i2 %p_mid153, i2 %empty_71" [../src/hls/cnn.cpp:71]   --->   Operation 50 'select' 'select_ln71_9' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln74_1 = select i1 %and_ln71, i2 %p_mid1, i2 %select_ln71_9" [../src/hls/cnn.cpp:74]   --->   Operation 51 'select' 'select_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln74_1, i5 0" [../src/hls/cnn.cpp:74]   --->   Operation 52 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.26ns)   --->   "%select_ln74_2 = select i1 %and_ln71, i2 %add_ln74, i2 %select_ln71" [../src/hls/cnn.cpp:74]   --->   Operation 53 'select' 'select_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_6 = zext i6 %select_ln74" [../src/hls/cnn.cpp:77]   --->   Operation 54 'zext' 'zext_ln77_6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.89ns) (out node of the LUT)   --->   "%sum19 = add i7 %zext_ln77_6, i7 %p_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 55 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sum19_cast = zext i7 %sum19" [../src/hls/cnn.cpp:77]   --->   Operation 56 'zext' 'sum19_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %sum19_cast" [../src/hls/cnn.cpp:77]   --->   Operation 57 'getelementptr' 'output_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.35ns)   --->   "%output_load = load i7 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 58 'load' 'output_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 59 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 61 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %select_ln74" [../src/hls/cnn.cpp:77]   --->   Operation 63 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i6 %select_ln74" [../src/hls/cnn.cpp:77]   --->   Operation 64 'zext' 'zext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn.cpp:77]   --->   Operation 65 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.35ns)   --->   "%output_load = load i7 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 66 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 67 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 67 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i9 0, void %._crit_edge14.loopexit, i9 %add_ln83, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 68 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge14.loopexit, i6 %select_ln83_7, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 69 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_11, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 70 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_10, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 71 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.split4" [../src/hls/cnn.cpp:95]   --->   Operation 72 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %output_load, void %._crit_edge14.loopexit, i32 %add2, void %.split4" [../src/hls/cnn.cpp:98]   --->   Operation 73 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.92ns)   --->   "%add_ln83 = add i9 %indvar_flatten27, i9 1" [../src/hls/cnn.cpp:83]   --->   Operation 74 'add' 'add_ln83' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i3 %v" [../src/hls/cnn.cpp:92]   --->   Operation 75 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 76 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 77 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_72 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 78 'trunc' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_72, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 79 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %p_shl, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 80 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 81 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_6 = add i4 %sub_ln94, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 81 'add' 'add_ln95_6' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.85ns)   --->   "%icmp_ln83 = icmp_eq  i9 %indvar_flatten27, i9 288" [../src/hls/cnn.cpp:83]   --->   Operation 83 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 84 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 85 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 86 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.88ns)   --->   "%add_ln83_2 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:83]   --->   Operation 87 'add' 'add_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.44ns)   --->   "%select_ln83_7 = select i1 %icmp_ln86, i6 %add_ln83_2, i6 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 88 'select' 'select_ln83_7' <Predicate = (!icmp_ln83)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln83_7" [../src/hls/cnn.cpp:83]   --->   Operation 89 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln83_7" [../src/hls/cnn.cpp:83]   --->   Operation 90 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln83_8 = select i1 %icmp_ln86, i2 3, i2 %trunc_ln92" [../src/hls/cnn.cpp:83]   --->   Operation 91 'select' 'select_ln83_8' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_7)   --->   "%select_ln83_9 = select i1 %icmp_ln86, i4 1, i4 %add_ln95_6" [../src/hls/cnn.cpp:83]   --->   Operation 92 'select' 'select_ln83_9' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 93 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 94 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 95 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 96 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 97 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 98 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%trunc_ln92_1 = trunc i3 %indvars_iv_next34_dup" [../src/hls/cnn.cpp:92]   --->   Operation 99 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86_8 = select i1 %and_ln83, i2 %trunc_ln92_1, i2 %select_ln83_8" [../src/hls/cnn.cpp:86]   --->   Operation 100 'select' 'select_ln86_8' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln86 = add i2 %select_ln71_8, i2 %select_ln86_8" [../src/hls/cnn.cpp:86]   --->   Operation 101 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 102 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 103 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_74 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 104 'trunc' 'empty_74' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_74, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 105 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_3 = sub i4 %p_shl_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 106 'sub' 'sub_ln94_3' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 107 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_8 = add i4 %sub_ln94_3, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 107 'add' 'add_ln95_8' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_7)   --->   "%select_ln86_9 = select i1 %and_ln83, i4 %add_ln95_8, i4 %select_ln83_9" [../src/hls/cnn.cpp:86]   --->   Operation 108 'select' 'select_ln86_9' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.27ns)   --->   "%select_ln86_10 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 109 'select' 'select_ln86_10' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:91]   --->   Operation 110 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.62ns)   --->   "%add_ln91 = add i2 %select_ln74_2, i2 %trunc_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 111 'add' 'add_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %add_ln86, i2 %add_ln91, i5 0" [../src/hls/cnn.cpp:91]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_7)   --->   "%sext_ln94 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:94]   --->   Operation 113 'sext' 'sext_ln94' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln95_7 = add i4 %select_ln86_9, i4 %sext_ln94" [../src/hls/cnn.cpp:95]   --->   Operation 114 'add' 'add_ln95_7' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln95_7, i5 %trunc_ln83, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 115 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.92ns)   --->   "%add_ln98 = add i9 %shl_ln, i9 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 116 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i9 %add_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 117 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 118 'getelementptr' 'input_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (1.35ns)   --->   "%input_load = load i9 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 119 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 120 [1/1] (0.98ns)   --->   "%add_ln98_3 = add i14 %shl_ln2, i14 %zext_ln77_5" [../src/hls/cnn.cpp:98]   --->   Operation 120 'add' 'add_ln98_3' <Predicate = (!icmp_ln83)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i14 %add_ln98_3" [../src/hls/cnn.cpp:98]   --->   Operation 121 'zext' 'zext_ln98_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%layer_6_weights_addr = getelementptr i32 %layer_6_weights, i64 0, i64 %zext_ln98_3" [../src/hls/cnn.cpp:98]   --->   Operation 122 'getelementptr' 'layer_6_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (1.35ns)   --->   "%layer_6_weights_load = load i14 %layer_6_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 123 'load' 'layer_6_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_4 : Operation 124 [1/1] (0.86ns)   --->   "%add_ln86_4 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 124 'add' 'add_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 125 [1/2] (1.35ns)   --->   "%input_load = load i9 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 126 [1/2] (1.35ns)   --->   "%layer_6_weights_load = load i14 %layer_6_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 126 'load' 'layer_6_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_5 : Operation 127 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 127 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 128 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 128 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 129 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 129 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 130 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.45ns)   --->   "%select_ln86_11 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_4" [../src/hls/cnn.cpp:86]   --->   Operation 131 'select' 'select_ln86_11' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 132 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 132 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 133 [5/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 133 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 134 [4/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 134 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 135 [3/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 135 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 136 [2/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 136 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 138 'speclooptripcount' 'empty_73' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls/cnn.cpp:89]   --->   Operation 142 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 143 [1/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 143 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.35>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%layer_6_bias_addr = getelementptr i32 %layer_6_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 145 'getelementptr' 'layer_6_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [2/2] (1.35ns)   --->   "%layer_6_bias_load = load i5 %layer_6_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 146 'load' 'layer_6_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 147 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %select_ln74, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 147 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.90ns)   --->   "%add_ln74_3 = add i8 %indvar_flatten38, i8 1" [../src/hls/cnn.cpp:74]   --->   Operation 148 'add' 'add_ln74_3' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.44ns)   --->   "%select_ln74_3 = select i1 %icmp_ln74, i8 1, i8 %add_ln74_3" [../src/hls/cnn.cpp:74]   --->   Operation 149 'select' 'select_ln74_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 150 [1/2] (1.35ns)   --->   "%layer_6_bias_load = load i5 %layer_6_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 150 'load' 'layer_6_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 151 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 151 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 152 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 152 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 153 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 153 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 154 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 154 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 155 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 155 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 156 [2/2] (3.34ns)   --->   "%tmp_48 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 156 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.22>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 157 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 158 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 159 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 160 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln49_8 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 161 'icmp' 'icmp_ln49_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_8, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 162 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/2] (3.34ns)   --->   "%tmp_48 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 163 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_48" [../src/hls/cnn.cpp:49]   --->   Operation 164 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 165 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i7 %output_addr" [../src/hls/cnn.cpp:49]   --->   Operation 166 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_6_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_6_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln71                     (br               ) [ 01111111111111111111111]
indvar_flatten61            (phi              ) [ 00100000000000000000000]
i                           (phi              ) [ 00100000000000000000000]
indvar_flatten38            (phi              ) [ 00111111111111100000000]
ii                          (phi              ) [ 00100000000000000000000]
iii                         (phi              ) [ 00100000000000000000000]
add_ln71                    (add              ) [ 01111111111111111111111]
empty                       (shl              ) [ 00000000000000000000000]
tmp                         (add              ) [ 00000000000000000000000]
empty_71                    (add              ) [ 00000000000000000000000]
icmp_ln71                   (icmp             ) [ 00111111111111111111111]
br_ln71                     (br               ) [ 00000000000000000000000]
icmp_ln74                   (icmp             ) [ 00011111111111100000000]
select_ln71                 (select           ) [ 00000000000000000000000]
add_ln71_3                  (add              ) [ 00000000000000000000000]
empty_76                    (shl              ) [ 00000000000000000000000]
select_ln71_7               (select           ) [ 00000000000000000000000]
p_mid153                    (xor              ) [ 00000000000000000000000]
xor_ln71                    (xor              ) [ 00000000000000000000000]
icmp_ln77                   (icmp             ) [ 00000000000000000000000]
and_ln71                    (and              ) [ 00000000000000000000000]
select_ln71_8               (select           ) [ 01111111111111111111111]
add_ln74                    (add              ) [ 00000000000000000000000]
or_ln74                     (or               ) [ 00000000000000000000000]
select_ln74                 (select           ) [ 00011111111111100000000]
tmp_mid1                    (xor              ) [ 00000000000000000000000]
p_mid1                      (add              ) [ 00000000000000000000000]
select_ln71_9               (select           ) [ 00000000000000000000000]
select_ln74_1               (select           ) [ 00000000000000000000000]
p_mid2                      (bitconcatenate   ) [ 00000000000000000000000]
select_ln74_2               (select           ) [ 01111111111111111111111]
zext_ln77_6                 (zext             ) [ 00000000000000000000000]
sum19                       (add              ) [ 00000000000000000000000]
sum19_cast                  (zext             ) [ 00000000000000000000000]
output_addr                 (getelementptr    ) [ 00011111111111111111111]
ret_ln111                   (ret              ) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
empty_75                    (speclooptripcount) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
zext_ln77                   (zext             ) [ 00001111111111100000000]
zext_ln77_5                 (zext             ) [ 00001111111111000000000]
specloopname_ln77           (specloopname     ) [ 00000000000000000000000]
output_load                 (load             ) [ 00111111111111111111111]
br_ln83                     (br               ) [ 00111111111111111111111]
indvar_flatten27            (phi              ) [ 00001000000000000000000]
iv                          (phi              ) [ 00001000000000000000000]
indvar_flatten              (phi              ) [ 00001000000000000000000]
v                           (phi              ) [ 00001000000000000000000]
vi                          (phi              ) [ 00001000000000000000000]
add4320                     (phi              ) [ 00001111111111111111100]
add_ln83                    (add              ) [ 00111111111111111111111]
trunc_ln92                  (trunc            ) [ 00000000000000000000000]
indvars_iv_next34           (add              ) [ 00000000000000000000000]
indvars_iv_next34_cast      (zext             ) [ 00000000000000000000000]
empty_72                    (trunc            ) [ 00000000000000000000000]
p_shl                       (bitconcatenate   ) [ 00000000000000000000000]
sub_ln94                    (sub              ) [ 00000000000000000000000]
add_ln95_6                  (add              ) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
icmp_ln83                   (icmp             ) [ 00111111111111111111111]
br_ln83                     (br               ) [ 00000000000000000000000]
icmp_ln86                   (icmp             ) [ 00000111000000000000000]
select_ln83                 (select           ) [ 00000000000000000000000]
add_ln83_2                  (add              ) [ 00000000000000000000000]
select_ln83_7               (select           ) [ 00111111111111111111111]
zext_ln83                   (zext             ) [ 00000000000000000000000]
trunc_ln83                  (trunc            ) [ 00000000000000000000000]
select_ln83_8               (select           ) [ 00000000000000000000000]
select_ln83_9               (select           ) [ 00000000000000000000000]
xor_ln83                    (xor              ) [ 00000000000000000000000]
icmp_ln89                   (icmp             ) [ 00000000000000000000000]
and_ln83                    (and              ) [ 00000000000000000000000]
indvars_iv_next34_dup       (add              ) [ 00000000000000000000000]
or_ln86                     (or               ) [ 00000000000000000000000]
select_ln86                 (select           ) [ 00000111000000000000000]
trunc_ln92_1                (trunc            ) [ 00000000000000000000000]
select_ln86_8               (select           ) [ 00000000000000000000000]
add_ln86                    (add              ) [ 00000000000000000000000]
indvars_iv_next34_mid1      (add              ) [ 00000000000000000000000]
indvars_iv_next34_cast_mid1 (zext             ) [ 00000000000000000000000]
empty_74                    (trunc            ) [ 00000000000000000000000]
p_shl_mid1                  (bitconcatenate   ) [ 00000000000000000000000]
sub_ln94_3                  (sub              ) [ 00000000000000000000000]
add_ln95_8                  (add              ) [ 00000000000000000000000]
select_ln86_9               (select           ) [ 00000000000000000000000]
select_ln86_10              (select           ) [ 00111111111111111111111]
trunc_ln91                  (trunc            ) [ 00000000000000000000000]
add_ln91                    (add              ) [ 00000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 00000000000000000000000]
sext_ln94                   (sext             ) [ 00000000000000000000000]
add_ln95_7                  (add              ) [ 00000000000000000000000]
shl_ln2                     (bitconcatenate   ) [ 00000000000000000000000]
add_ln98                    (add              ) [ 00000000000000000000000]
zext_ln98                   (zext             ) [ 00000000000000000000000]
input_addr                  (getelementptr    ) [ 00000100000000000000000]
add_ln98_3                  (add              ) [ 00000000000000000000000]
zext_ln98_3                 (zext             ) [ 00000000000000000000000]
layer_6_weights_addr        (getelementptr    ) [ 00000100000000000000000]
add_ln86_4                  (add              ) [ 00000111000000000000000]
input_load                  (load             ) [ 00001011100000000000000]
layer_6_weights_load        (load             ) [ 00001011100000000000000]
add_ln95                    (add              ) [ 00111111111111111111111]
select_ln86_11              (select           ) [ 00111111111111111111111]
mul                         (fmul             ) [ 00001111011111000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
empty_73                    (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
specloopname_ln89           (specloopname     ) [ 00000000000000000000000]
add2                        (fadd             ) [ 00111111111111111111111]
br_ln0                      (br               ) [ 00111111111111111111111]
layer_6_bias_addr           (getelementptr    ) [ 00000000000000010000000]
add_ln77                    (add              ) [ 01100000000000011111111]
add_ln74_3                  (add              ) [ 00000000000000000000000]
select_ln74_3               (select           ) [ 01100000000000011111111]
layer_6_bias_load           (load             ) [ 00000000000000001111100]
add                         (fadd             ) [ 00000000000000000000011]
bitcast_ln49                (bitcast          ) [ 00000000000000000000000]
tmp_s                       (partselect       ) [ 00000000000000000000000]
trunc_ln49                  (trunc            ) [ 00000000000000000000000]
icmp_ln49                   (icmp             ) [ 00000000000000000000000]
icmp_ln49_8                 (icmp             ) [ 00000000000000000000000]
or_ln49                     (or               ) [ 00000000000000000000000]
tmp_48                      (fcmp             ) [ 00000000000000000000000]
and_ln49                    (and              ) [ 00000000000000000000000]
select_ln49                 (select           ) [ 00000000000000000000000]
store_ln49                  (store            ) [ 00000000000000000000000]
br_ln0                      (br               ) [ 01111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_6_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_6_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_6_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_6_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="output_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 store_ln49/22 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer_6_weights_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="14" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_6_weights_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_6_weights_load/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="layer_6_bias_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="2"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_6_bias_addr/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_6_bias_load/14 "/>
</bind>
</comp>

<comp id="156" class="1005" name="indvar_flatten61_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten61 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten61_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten61/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="1"/>
<pin id="169" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten38_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten38 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten38_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="8" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten38/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="ii_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="ii_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="iii_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="iii_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="6" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="indvar_flatten27_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="1"/>
<pin id="214" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvar_flatten27_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="iv_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iv (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="iv_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iv/4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="indvar_flatten_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvar_flatten_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="4" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="v_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="v_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="vi_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vi (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="vi_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="3" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="add4320_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="3"/>
<pin id="269" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add4320 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="add4320_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4320/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="3"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/9 add/16 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_48/21 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln71_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="empty_71_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln71_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln74_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln71_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln71_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_76_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln71_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="0" index="2" bw="2" slack="0"/>
<pin id="353" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_7/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_mid153_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_mid153/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln71_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln77_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln71_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln71_8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="0" index="2" bw="2" slack="0"/>
<pin id="385" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_8/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln74_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln74_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln74_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_mid1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="2" slack="0"/>
<pin id="412" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln71_9_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_9/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln74_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="0" index="2" bw="2" slack="0"/>
<pin id="433" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_mid2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln74_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="0" index="2" bw="2" slack="0"/>
<pin id="449" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74_2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln77_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_6/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sum19_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum19/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sum19_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum19_cast/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln77_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln77_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="1"/>
<pin id="473" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_5/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln83_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln92_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="indvars_iv_next34_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="indvars_iv_next34_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="empty_72_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_shl_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln94_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln95_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_6/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln83_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln86_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln83_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="3" slack="0"/>
<pin id="534" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln83_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_2/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln83_7_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_7/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln83_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln83_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln83_8_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="2" slack="0"/>
<pin id="564" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_8/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln83_9_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_9/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln83_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln89_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="and_ln83_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="indvars_iv_next34_dup_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_dup/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln86_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln86_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="3" slack="0"/>
<pin id="610" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln92_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln86_8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="0" index="2" bw="2" slack="0"/>
<pin id="622" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_8/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln86_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="2"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="indvars_iv_next34_mid1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="0" index="1" bw="3" slack="0"/>
<pin id="634" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_mid1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="indvars_iv_next34_cast_mid1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast_mid1/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="empty_74_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_shl_mid1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="0" index="1" bw="2" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sub_ln94_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94_3/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln95_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_8/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln86_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="4" slack="0"/>
<pin id="668" dir="0" index="2" bw="4" slack="0"/>
<pin id="669" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_9/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln86_10_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="3" slack="0"/>
<pin id="676" dir="0" index="2" bw="3" slack="0"/>
<pin id="677" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_10/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln91_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln91_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="2"/>
<pin id="687" dir="0" index="1" bw="2" slack="0"/>
<pin id="688" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="shl_ln_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="0" index="1" bw="2" slack="0"/>
<pin id="693" dir="0" index="2" bw="2" slack="0"/>
<pin id="694" dir="0" index="3" bw="1" slack="0"/>
<pin id="695" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln94_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln95_7_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="0"/>
<pin id="706" dir="0" index="1" bw="2" slack="0"/>
<pin id="707" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_7/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="shl_ln2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="0"/>
<pin id="712" dir="0" index="1" bw="4" slack="0"/>
<pin id="713" dir="0" index="2" bw="5" slack="0"/>
<pin id="714" dir="0" index="3" bw="1" slack="0"/>
<pin id="715" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln98_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="0" index="1" bw="6" slack="0"/>
<pin id="723" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln98_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln98_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="0" index="1" bw="6" slack="1"/>
<pin id="734" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_3/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln98_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="14" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_3/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln86_4_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_4/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln95_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="3"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln86_11_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="3"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="4" slack="3"/>
<pin id="756" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_11/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln77_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="3"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln74_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="3"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_3/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln74_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="3"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="0" index="2" bw="8" slack="0"/>
<pin id="773" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74_3/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="bitcast_ln49_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="2"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/22 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_s_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="6" slack="0"/>
<pin id="783" dir="0" index="3" bw="6" slack="0"/>
<pin id="784" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln49_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/22 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln49_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/22 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln49_8_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="23" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_8/22 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln49_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/22 "/>
</bind>
</comp>

<comp id="811" class="1004" name="and_ln49_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/22 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln49_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="2"/>
<pin id="820" dir="0" index="2" bw="32" slack="0"/>
<pin id="821" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/22 "/>
</bind>
</comp>

<comp id="825" class="1005" name="add_ln71_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln74_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="3"/>
<pin id="835" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln71_8_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln71_8 "/>
</bind>
</comp>

<comp id="844" class="1005" name="select_ln74_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="1"/>
<pin id="846" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln74_2_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="0"/>
<pin id="853" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln74_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="output_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="1"/>
<pin id="859" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="zext_ln77_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="2"/>
<pin id="864" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="867" class="1005" name="zext_ln77_5_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="14" slack="1"/>
<pin id="869" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_5 "/>
</bind>
</comp>

<comp id="872" class="1005" name="output_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln83_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="9" slack="0"/>
<pin id="879" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="882" class="1005" name="icmp_ln83_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="886" class="1005" name="icmp_ln86_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="3"/>
<pin id="888" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="891" class="1005" name="select_ln83_7_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="0"/>
<pin id="893" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_7 "/>
</bind>
</comp>

<comp id="896" class="1005" name="select_ln86_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="3"/>
<pin id="898" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="901" class="1005" name="select_ln86_10_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="3" slack="0"/>
<pin id="903" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln86_10 "/>
</bind>
</comp>

<comp id="906" class="1005" name="input_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="9" slack="1"/>
<pin id="908" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="layer_6_weights_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="14" slack="1"/>
<pin id="913" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="layer_6_weights_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln86_4_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="3"/>
<pin id="918" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln86_4 "/>
</bind>
</comp>

<comp id="921" class="1005" name="input_load_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="926" class="1005" name="layer_6_weights_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_6_weights_load "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln95_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="1"/>
<pin id="933" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln86_11_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="1"/>
<pin id="938" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_11 "/>
</bind>
</comp>

<comp id="941" class="1005" name="mul_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="946" class="1005" name="add2_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="951" class="1005" name="layer_6_bias_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="1"/>
<pin id="953" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_6_bias_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="add_ln77_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="1"/>
<pin id="958" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="961" class="1005" name="select_ln74_3_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="1"/>
<pin id="963" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74_3 "/>
</bind>
</comp>

<comp id="966" class="1005" name="layer_6_bias_load_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_6_bias_load "/>
</bind>
</comp>

<comp id="971" class="1005" name="add_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="276"><net_src comp="270" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="281"><net_src comp="267" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="124" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="137" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="92" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="160" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="171" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="194" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="160" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="182" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="194" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="171" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="10" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="323" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="299" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="343" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="323" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="205" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="323" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="337" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="171" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="329" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="10" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="375" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="323" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="12" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="205" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="329" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="20" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="349" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="323" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="357" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="311" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="375" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="415" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="421" pin="3"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="429" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="28" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="375" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="389" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="329" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="401" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="437" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="478"><net_src comp="216" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="249" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="249" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="490" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="216" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="70" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="238" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="72" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="48" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="249" pin="4"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="227" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="74" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="524" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="227" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="544" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="524" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="480" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="524" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="512" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="524" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="22" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="260" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="576" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="530" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="52" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="588" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="524" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="260" pin="4"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="594" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="588" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="560" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="618" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="530" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="78" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="54" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="56" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="637" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="588" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="568" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="588" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="594" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="530" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="606" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="80" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="626" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="685" pin="2"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="28" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="681" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="665" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="716"><net_src comp="82" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="556" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="28" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="724"><net_src comp="690" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="552" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="735"><net_src comp="710" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="745"><net_src comp="238" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="58" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="58" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="74" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="178" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="14" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="14" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="769" pin=2"/></net>

<net id="785"><net_src comp="94" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="776" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="96" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="98" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="792"><net_src comp="776" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="779" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="789" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="102" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="793" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="288" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="92" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="824"><net_src comp="817" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="828"><net_src comp="293" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="836"><net_src comp="323" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="841"><net_src comp="381" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="847"><net_src comp="401" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="854"><net_src comp="445" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="860"><net_src comp="104" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="865"><net_src comp="468" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="870"><net_src comp="471" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="875"><net_src comp="111" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="880"><net_src comp="474" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="885"><net_src comp="518" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="524" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="894"><net_src comp="544" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="899"><net_src comp="606" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="904"><net_src comp="673" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="909"><net_src comp="117" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="914"><net_src comp="130" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="919"><net_src comp="741" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="924"><net_src comp="124" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="929"><net_src comp="137" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="934"><net_src comp="747" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="939"><net_src comp="752" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="944"><net_src comp="282" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="949"><net_src comp="277" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="954"><net_src comp="143" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="959"><net_src comp="758" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="964"><net_src comp="769" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="969"><net_src comp="150" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="974"><net_src comp="277" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="817" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {22 }
 - Input state : 
	Port: conv2d : input_r | {4 5 }
	Port: conv2d : output_r | {2 3 }
	Port: conv2d : layer_6_weights | {4 5 }
	Port: conv2d : layer_6_bias | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln71 : 1
		empty : 1
		tmp : 1
		empty_71 : 2
		icmp_ln71 : 1
		br_ln71 : 2
		icmp_ln74 : 1
		select_ln71 : 2
		add_ln71_3 : 1
		empty_76 : 2
		select_ln71_7 : 2
		p_mid153 : 2
		xor_ln71 : 2
		icmp_ln77 : 1
		and_ln71 : 2
		select_ln71_8 : 2
		add_ln74 : 3
		or_ln74 : 2
		select_ln74 : 2
		tmp_mid1 : 3
		p_mid1 : 3
		select_ln71_9 : 2
		select_ln74_1 : 4
		p_mid2 : 5
		select_ln74_2 : 2
		zext_ln77_6 : 3
		sum19 : 4
		sum19_cast : 5
		output_addr : 6
		output_load : 7
	State 3
	State 4
		add_ln83 : 1
		trunc_ln92 : 1
		indvars_iv_next34 : 1
		indvars_iv_next34_cast : 2
		empty_72 : 2
		p_shl : 3
		sub_ln94 : 4
		add_ln95_6 : 5
		icmp_ln83 : 1
		br_ln83 : 2
		icmp_ln86 : 1
		select_ln83 : 2
		add_ln83_2 : 1
		select_ln83_7 : 2
		zext_ln83 : 3
		trunc_ln83 : 3
		select_ln83_8 : 2
		select_ln83_9 : 6
		xor_ln83 : 2
		icmp_ln89 : 1
		and_ln83 : 2
		indvars_iv_next34_dup : 3
		or_ln86 : 2
		select_ln86 : 2
		trunc_ln92_1 : 4
		select_ln86_8 : 5
		add_ln86 : 6
		indvars_iv_next34_mid1 : 3
		indvars_iv_next34_cast_mid1 : 4
		empty_74 : 4
		p_shl_mid1 : 5
		sub_ln94_3 : 6
		add_ln95_8 : 7
		select_ln86_9 : 8
		select_ln86_10 : 2
		trunc_ln91 : 3
		add_ln91 : 4
		shl_ln : 5
		sext_ln94 : 4
		add_ln95_7 : 9
		shl_ln2 : 10
		add_ln98 : 6
		zext_ln98 : 7
		input_addr : 8
		input_load : 9
		add_ln98_3 : 11
		zext_ln98_3 : 12
		layer_6_weights_addr : 13
		layer_6_weights_load : 14
		add_ln86_4 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		layer_6_bias_load : 1
		select_ln74_3 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_s : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_8 : 2
		or_ln49 : 3
		and_ln49 : 3
		select_ln49 : 3
		store_ln49 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_277             |    2    |   205   |   206   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_282             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln71_fu_293          |    0    |    0    |    15   |
|          |             tmp_fu_305             |    0    |    0    |    2    |
|          |           empty_71_fu_311          |    0    |    0    |    2    |
|          |          add_ln71_3_fu_337         |    0    |    0    |    9    |
|          |           add_ln74_fu_389          |    0    |    0    |    9    |
|          |            p_mid1_fu_415           |    0    |    0    |    9    |
|          |            sum19_fu_457            |    0    |    0    |    14   |
|          |           add_ln83_fu_474          |    0    |    0    |    16   |
|          |      indvars_iv_next34_fu_484      |    0    |    0    |    10   |
|          |          add_ln95_6_fu_512         |    0    |    0    |    2    |
|          |          add_ln83_2_fu_538         |    0    |    0    |    13   |
|    add   |    indvars_iv_next34_dup_fu_594    |    0    |    0    |    10   |
|          |           add_ln86_fu_626          |    0    |    0    |    9    |
|          |    indvars_iv_next34_mid1_fu_631   |    0    |    0    |    10   |
|          |          add_ln95_8_fu_659         |    0    |    0    |    2    |
|          |           add_ln91_fu_685          |    0    |    0    |    9    |
|          |          add_ln95_7_fu_704         |    0    |    0    |    12   |
|          |           add_ln98_fu_720          |    0    |    0    |    16   |
|          |          add_ln98_3_fu_731         |    0    |    0    |    21   |
|          |          add_ln86_4_fu_741         |    0    |    0    |    12   |
|          |           add_ln95_fu_747          |    0    |    0    |    10   |
|          |           add_ln77_fu_758          |    0    |    0    |    13   |
|          |          add_ln74_3_fu_763         |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln71_fu_329         |    0    |    0    |    2    |
|          |        select_ln71_7_fu_349        |    0    |    0    |    2    |
|          |        select_ln71_8_fu_381        |    0    |    0    |    2    |
|          |         select_ln74_fu_401         |    0    |    0    |    6    |
|          |        select_ln71_9_fu_421        |    0    |    0    |    2    |
|          |        select_ln74_1_fu_429        |    0    |    0    |    2    |
|          |        select_ln74_2_fu_445        |    0    |    0    |    2    |
|          |         select_ln83_fu_530         |    0    |    0    |    3    |
|  select  |        select_ln83_7_fu_544        |    0    |    0    |    6    |
|          |        select_ln83_8_fu_560        |    0    |    0    |    2    |
|          |        select_ln83_9_fu_568        |    0    |    0    |    4    |
|          |         select_ln86_fu_606         |    0    |    0    |    3    |
|          |        select_ln86_8_fu_618        |    0    |    0    |    2    |
|          |        select_ln86_9_fu_665        |    0    |    0    |    4    |
|          |        select_ln86_10_fu_673       |    0    |    0    |    3    |
|          |        select_ln86_11_fu_752       |    0    |    0    |    4    |
|          |        select_ln74_3_fu_769        |    0    |    0    |    8    |
|          |         select_ln49_fu_817         |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln71_fu_317          |    0    |    0    |    11   |
|          |          icmp_ln74_fu_323          |    0    |    0    |    11   |
|          |          icmp_ln77_fu_369          |    0    |    0    |    10   |
|   icmp   |          icmp_ln83_fu_518          |    0    |    0    |    11   |
|          |          icmp_ln86_fu_524          |    0    |    0    |    9    |
|          |          icmp_ln89_fu_582          |    0    |    0    |    8    |
|          |          icmp_ln49_fu_793          |    0    |    0    |    11   |
|          |         icmp_ln49_8_fu_799         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|          |           p_mid153_fu_357          |    0    |    0    |    2    |
|    xor   |           xor_ln71_fu_363          |    0    |    0    |    2    |
|          |           tmp_mid1_fu_409          |    0    |    0    |    2    |
|          |           xor_ln83_fu_576          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln71_fu_375          |    0    |    0    |    2    |
|    and   |           and_ln83_fu_588          |    0    |    0    |    2    |
|          |           and_ln49_fu_811          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           or_ln74_fu_395           |    0    |    0    |    2    |
|    or    |           or_ln86_fu_600           |    0    |    0    |    2    |
|          |           or_ln49_fu_805           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln94_fu_506          |    0    |    0    |    2    |
|          |          sub_ln94_3_fu_653         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_288             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|    shl   |            empty_fu_299            |    0    |    0    |    0    |
|          |           empty_76_fu_343          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_mid2_fu_437           |    0    |    0    |    0    |
|          |            p_shl_fu_498            |    0    |    0    |    0    |
|bitconcatenate|          p_shl_mid1_fu_645         |    0    |    0    |    0    |
|          |            shl_ln_fu_690           |    0    |    0    |    0    |
|          |           shl_ln2_fu_710           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         zext_ln77_6_fu_453         |    0    |    0    |    0    |
|          |          sum19_cast_fu_463         |    0    |    0    |    0    |
|          |          zext_ln77_fu_468          |    0    |    0    |    0    |
|          |         zext_ln77_5_fu_471         |    0    |    0    |    0    |
|   zext   |    indvars_iv_next34_cast_fu_490   |    0    |    0    |    0    |
|          |          zext_ln83_fu_552          |    0    |    0    |    0    |
|          | indvars_iv_next34_cast_mid1_fu_637 |    0    |    0    |    0    |
|          |          zext_ln98_fu_726          |    0    |    0    |    0    |
|          |         zext_ln98_3_fu_736         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln92_fu_480         |    0    |    0    |    0    |
|          |           empty_72_fu_494          |    0    |    0    |    0    |
|          |          trunc_ln83_fu_556         |    0    |    0    |    0    |
|   trunc  |         trunc_ln92_1_fu_614        |    0    |    0    |    0    |
|          |           empty_74_fu_641          |    0    |    0    |    0    |
|          |          trunc_ln91_fu_681         |    0    |    0    |    0    |
|          |          trunc_ln49_fu_789         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |          sext_ln94_fu_700          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_779            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |   348   |   786   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        add2_reg_946        |   32   |
|       add4320_reg_267      |   32   |
|      add_ln71_reg_825      |    8   |
|      add_ln77_reg_956      |    6   |
|      add_ln83_reg_877      |    9   |
|     add_ln86_4_reg_916     |    4   |
|      add_ln95_reg_931      |    3   |
|         add_reg_971        |   32   |
|          i_reg_167         |    2   |
|      icmp_ln74_reg_833     |    1   |
|      icmp_ln83_reg_882     |    1   |
|      icmp_ln86_reg_886     |    1   |
|         ii_reg_190         |    2   |
|         iii_reg_201        |    6   |
|  indvar_flatten27_reg_212  |    9   |
|  indvar_flatten38_reg_178  |    8   |
|  indvar_flatten61_reg_156  |    8   |
|   indvar_flatten_reg_234   |    4   |
|     input_addr_reg_906     |    9   |
|     input_load_reg_921     |   32   |
|         iv_reg_223         |    6   |
|  layer_6_bias_addr_reg_951 |    5   |
|  layer_6_bias_load_reg_966 |   32   |
|layer_6_weights_addr_reg_911|   14   |
|layer_6_weights_load_reg_926|   32   |
|         mul_reg_941        |   32   |
|     output_addr_reg_857    |    7   |
|     output_load_reg_872    |   32   |
|    select_ln71_8_reg_838   |    2   |
|    select_ln74_2_reg_851   |    2   |
|    select_ln74_3_reg_961   |    8   |
|     select_ln74_reg_844    |    6   |
|    select_ln83_7_reg_891   |    6   |
|   select_ln86_10_reg_901   |    3   |
|   select_ln86_11_reg_936   |    4   |
|     select_ln86_reg_896    |    3   |
|          v_reg_245         |    3   |
|         vi_reg_256         |    3   |
|     zext_ln77_5_reg_867    |   14   |
|      zext_ln77_reg_862     |   64   |
+----------------------------+--------+
|            Total           |   487  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_111    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_access_fu_124    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_137    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_150    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten38_reg_178 |  p0  |   2  |   8  |   16   ||    9    |
|        grp_fu_277        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_282        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_282        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   278  ||  3.912  ||    72   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   786  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   835  |   858  |
+-----------+--------+--------+--------+--------+
