
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Xilinx/PCD1/pa.fromHdl.tcl
# create_project -name PCD1 -dir "C:/Xilinx/PCD1/planAhead_run_1" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 452.824 ; gain = 59.887
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "C:/Users/RAMZI/Desktop/Final/data/system.ucf" [current_fileset -constrset]
Adding file 'C:/Users/RAMZI/Desktop/Final/data/system.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/microblaze_mcs.ngc}]
# set hdlfile [add_files [list {ipcore_dir/microblaze_mcs.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mcs_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top mcs_top $srcset
# add_files [list {C:/Users/RAMZI/Desktop/Final/data/system.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/microblaze_mcs.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Xilinx/PCD1/ipcore_dir/microblaze_mcs.v" into library work
Analyzing Verilog file "C:/Xilinx/PCD1/mcs_top.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design microblaze_mcs.ngc ...
WARNING:NetListWriters:298 - No output is written to microblaze_mcs.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[
   6 : 0] on block microblaze_mcs is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/op1_s
   hift[29 : 0] on block microblaze_mcs is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file microblaze_mcs.edif ...
ngc2edif: Total memory usage is 81448 kilobytes

Reading core file 'C:/Xilinx/PCD1/ipcore_dir/microblaze_mcs.ngc' for (cell view 'microblaze_mcs', library 'work', file 'microblaze_mcs.v')
Parsing EDIF File [./.Xil/PlanAhead-4320-RAMZI-PC/ngc2edif/microblaze_mcs.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-4320-RAMZI-PC/ngc2edif/microblaze_mcs.edif]
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/RAMZI/Desktop/Final/data/system.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'CLK' [C:/Users/RAMZI/Desktop/Final/data/system.ucf:8]
Finished Parsing UCF File [C:/Users/RAMZI/Desktop/Final/data/system.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'sys_clk_pin', timing constraint is ignored [C:/Users/RAMZI/Desktop/Final/data/system.ucf:9]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 154 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Phase 0 | Netlist Checksum: 5bb3dec6
open_rtl_design: Time (s): elapsed = 00:00:44 . Memory (MB): peak = 649.902 ; gain = 192.387
update_compile_order -fileset sim_1
startgroup
set_property package_pin N12 [get_ports {leds[7]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {leds[6]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {leds[5]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {leds[4]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin E4 [get_ports {switchs[7]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {switchs[6]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {switchs[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {switchs[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {switchs[3]}]
endgroup
startgroup
set_property package_pin C14 [get_ports {switchs[2]}]
endgroup
startgroup
set_property package_pin C14 [get_ports {switchs[2]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {switchs[1]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {switchs[0]}]
endgroup
startgroup
set_property package_pin A16 [get_ports tx]
endgroup
startgroup
set_property package_pin B16 [get_ports rx]
endgroup
startgroup
set_property package_pin T15 [get_ports reset]
endgroup
startgroup
set_property package_pin L15 [get_ports clk_fpga]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Mar 24 18:41:12 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
