HNAE_LED_ACTIVE	,	V_28
HNS_MAC_HILINK4_REG	,	V_66
DSAF_LED_LINK_B	,	V_20
hns_mac_get_phy_if	,	F_22
dsaf_get_bit	,	F_23
"please confirm sfp is present or not\n"	,	L_3
sub_ctrl	,	V_5
HNAE_LED_INACTIVE	,	V_31
hns_mac_config_sds_loopback	,	F_25
dev	,	V_16
DSAF_XGE_NUM	,	V_42
DSAF_LED_ANCHOR_B	,	V_29
cpld_ctrl_reg	,	V_24
serdes_vaddr	,	V_77
dsaf_set_reg_field	,	F_28
val	,	V_4
hns_ppe_srst_by_port	,	F_20
DSAF_GE_NUM	,	V_49
hns_ppe_com_srst	,	F_21
port_mode_off	,	V_70
cpld_led_value	,	V_19
nt_reg_addr	,	V_33
base_addr	,	V_76
ppe_common_cb	,	V_58
dsaf_write_sub	,	F_1
DSAF_SUB_SC_GE_RESET_DREQ0_REG	,	V_53
DSAF_SUB_SC_GE_RESET_REQ1_REG	,	V_51
pr_err	,	F_8
hns_dsaf_ge_srst_by_port	,	F_17
DSAF_SUB_SC_RCB_PPE_COM_RESET_REQ_REG	,	V_60
status	,	V_27
ENODEV	,	V_73
DSAF_SUB_SC_PPE_RESET_REQ_REG	,	V_56
DSAF_SUB_SC_PPE_RESET_DREQ_REG	,	V_57
MAC_SPEED_10000	,	V_18
DSAF_SUB_SC_GE_RESET_REQ0_REG	,	V_52
reg_val	,	V_40
hns_dsaf_xge_core_srst_by_port	,	F_16
dsaf_set_field	,	F_11
u16	,	T_2
"mac_id=%d, cpld syscon is null !\n"	,	L_2
sfp_prsnt	,	V_72
DSAF_LED_SPEED_M	,	V_21
u8	,	T_3
dsaf_read_syscon	,	F_5
pr_info	,	F_27
HNS_DSAF_IS_DEBUG	,	F_18
DSAF_LED_SPEED_S	,	V_22
dsaf_ver	,	V_50
reg_offset	,	V_79
DSAF_SUB_SC_NT_RESET_REQ_REG	,	V_35
phy_interface_t	,	T_4
HNS_MAC_HILINK3_REG	,	V_67
hnae_led_state	,	V_26
serdes_ctrl	,	V_81
dsaf_set_bit	,	F_10
reset_offset	,	V_55
speed_reg	,	V_13
data	,	V_12
CPLD_LED_ON_VALUE	,	V_30
link_status	,	V_10
phy_if	,	V_64
mac_id	,	V_17
DSAF_SUB_SC_XBAR_RESET_REQ_REG	,	V_34
mode	,	V_62
dsaf_write_syscon	,	F_2
reg_val_1	,	V_47
ppe_common	,	V_59
reg_val_2	,	V_48
xbar_reg_addr	,	V_32
u32	,	T_1
reg	,	V_3
DSAF_SUB_SC_GE_RESET_DREQ1_REG	,	V_54
RX_CSR	,	F_26
dsaf_read_sub	,	F_4
PHY_INTERFACE_MODE_SGMII	,	V_65
ret	,	V_7
sc_base	,	V_6
en	,	V_75
lane_id	,	V_78
hns_dsaf_xge_srst_by_port	,	F_15
DSAF_SUB_SC_RCB_PPE_COM_RESET_DREQ_REG	,	V_61
MAC_SFP_PORT_OFFSET	,	V_74
port	,	V_39
AE_IS_VER1	,	F_19
hns_mac_get_sfp_prsnt	,	F_24
port_rst_off	,	V_43
CPLD_LED_DEFAULT_VALUE	,	V_25
HNS_MAC_HILINK4V2_REG	,	V_68
DSAF_LED_DATA_B	,	V_23
origin	,	V_82
dsaf_write_reg	,	F_3
mac_cb	,	V_9
dsaf_read_reg	,	F_6
cpld_set_led_id	,	F_13
hns_cpld_set_led	,	F_7
speed	,	V_11
dev_err	,	F_9
DSAF_SUB_SC_XBAR_RESET_DREQ_REG	,	V_36
dsaf_device	,	V_1
cpld_led_reset	,	F_12
DSAF_SUB_SC_XGE_RESET_REQ_REG	,	V_44
value	,	V_14
"sfp_led_opt mac_dev is null!\n"	,	L_1
lane	,	T_5
hns_dsaf_rst	,	F_14
XGMAC_TRX_CORE_SRST_M	,	V_46
HNS_MAC_HILINK3V2_REG	,	V_69
RESET_REQ_OR_DREQ	,	V_38
PHY_INTERFACE_MODE_XGMII	,	V_71
cpld_ctrl	,	V_15
u64	,	T_6
phy_node	,	V_80
DSAF_SUB_SC_NT_RESET_DREQ_REG	,	V_37
dsaf_dev	,	V_2
"no sfp in this eth\n"	,	L_4
reg_addr	,	V_41
hns_mac_cb	,	V_8
DSAF_SUB_SC_XGE_RESET_DREQ_REG	,	V_45
is_ver1	,	V_63
