entity mux4x1 is
	port(
		x: in bit_vector (3 downto 0);
		Sel: in bit_vector (1 downto 0);
		y: out bit
	);
end entity;


architecture ifsc_v1 of mux4x1 is
	begin 
	
		y <= x(0) when	 Sel = "00" else
			  x(1) when	 Sel = "01" else
			  x(2) when  Sel ="10" else
			  x(3) when others;	
			  
end architecture;