library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM is
port(clk,rd,we: std_logic;
addr: in integer range( 0 to 3);
Data_in: in std_logic_vector(7 downto 0); 
Data_out: out std_logic_vector(7 downto 0)
);