Warning (10268): Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments File: C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/vga_control.v Line: 44
Warning (10268): Verilog HDL information at char_engine.v(69): always construct contains both blocking and non-blocking assignments File: C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/char_engine.v Line: 69
Warning (10268): Verilog HDL information at char_engine.v(103): always construct contains both blocking and non-blocking assignments File: C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_Components/char_engine.v Line: 103
