\hypertarget{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim_8h_source}{}\doxysection{stm32l4xx\+\_\+hal\+\_\+tim.\+h}
\label{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim_8h_source}\index{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_tim.h@{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_tim.h}}
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32L4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32L4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{38 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{46 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{47 \{}
\DoxyCodeLine{48   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};         }
\DoxyCodeLine{51   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}};       }
\DoxyCodeLine{54   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a49500eef6a2354eeee4adc005bf9cef6}{Period}};            }
\DoxyCodeLine{58   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}};     }
\DoxyCodeLine{61   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a3c2ea8434bbce30aa191a816e27f9c1f}{RepetitionCounter}};  }
\DoxyCodeLine{72   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}};  }
\DoxyCodeLine{74 \} \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{75 }
\DoxyCodeLine{79 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{80 \{}
\DoxyCodeLine{81   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};        }
\DoxyCodeLine{84   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};         }
\DoxyCodeLine{87   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};    }
\DoxyCodeLine{90   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};   }
\DoxyCodeLine{94   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};    }
\DoxyCodeLine{99   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};   }
\DoxyCodeLine{103   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};  }
\DoxyCodeLine{106 \} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}};}
\DoxyCodeLine{107 }
\DoxyCodeLine{111 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{112 \{}
\DoxyCodeLine{113   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}};        }
\DoxyCodeLine{116   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};         }
\DoxyCodeLine{119   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};    }
\DoxyCodeLine{122   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};   }
\DoxyCodeLine{126   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};   }
\DoxyCodeLine{130   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};  }
\DoxyCodeLine{134   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};    }
\DoxyCodeLine{137   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};   }
\DoxyCodeLine{140   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};      }
\DoxyCodeLine{142 \} \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}};}
\DoxyCodeLine{143 }
\DoxyCodeLine{147 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{148 \{}
\DoxyCodeLine{149   uint32\_t  \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};  }
\DoxyCodeLine{152   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};  }
\DoxyCodeLine{155   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};  }
\DoxyCodeLine{158   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};     }
\DoxyCodeLine{160 \} \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{161 }
\DoxyCodeLine{165 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{166 \{}
\DoxyCodeLine{167   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}};   }
\DoxyCodeLine{170   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};   }
\DoxyCodeLine{173   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}};  }
\DoxyCodeLine{176   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};  }
\DoxyCodeLine{179   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};     }
\DoxyCodeLine{182   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}};   }
\DoxyCodeLine{185   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}};  }
\DoxyCodeLine{188   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}};  }
\DoxyCodeLine{191   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}};     }
\DoxyCodeLine{193 \} \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{194 }
\DoxyCodeLine{198 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{199 \{}
\DoxyCodeLine{200   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}};     }
\DoxyCodeLine{202   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}};   }
\DoxyCodeLine{204   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}};  }
\DoxyCodeLine{206   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_aed791f661f8bca36911e905631bebfa5}{ClockFilter}};     }
\DoxyCodeLine{208 \} \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{209 }
\DoxyCodeLine{213 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{214 \{}
\DoxyCodeLine{215   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}};      }
\DoxyCodeLine{217   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}};     }
\DoxyCodeLine{219   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}};   }
\DoxyCodeLine{221   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}};  }
\DoxyCodeLine{224   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}};     }
\DoxyCodeLine{226 \} \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{227 }
\DoxyCodeLine{233 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{234 \{}
\DoxyCodeLine{235   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};   }
\DoxyCodeLine{237   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}};  }
\DoxyCodeLine{239   uint32\_t  \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};       }
\DoxyCodeLine{246 \} \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}};}
\DoxyCodeLine{247 }
\DoxyCodeLine{251 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{252 \{}
\DoxyCodeLine{253   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}};         }
\DoxyCodeLine{255   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}};      }
\DoxyCodeLine{257   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}};   }
\DoxyCodeLine{259   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}};  }
\DoxyCodeLine{261   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}};     }
\DoxyCodeLine{264 \} \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{265 }
\DoxyCodeLine{271 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{272 \{}
\DoxyCodeLine{273   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}};      }
\DoxyCodeLine{275   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}};     }
\DoxyCodeLine{277   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}};            }
\DoxyCodeLine{279   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}};             }
\DoxyCodeLine{281   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}};           }
\DoxyCodeLine{283   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}};        }
\DoxyCodeLine{285   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}};          }
\DoxyCodeLine{287   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}};          }
\DoxyCodeLine{289   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}};       }
\DoxyCodeLine{291   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}};         }
\DoxyCodeLine{293   uint32\_t \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}};      }
\DoxyCodeLine{295 \} \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}};}
\DoxyCodeLine{296 }
\DoxyCodeLine{300 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{301 \{}
\DoxyCodeLine{302   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}             = 0x00U,    }
\DoxyCodeLine{303   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}             = 0x01U,    }
\DoxyCodeLine{304   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}              = 0x02U,    }
\DoxyCodeLine{305   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}           = 0x03U,    }
\DoxyCodeLine{306   \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}             = 0x04U     }
\DoxyCodeLine{307 \} \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{308 }
\DoxyCodeLine{312 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{313 \{}
\DoxyCodeLine{314   \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}}             = 0x00U,    }
\DoxyCodeLine{315   \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}             = 0x01U,    }
\DoxyCodeLine{316   \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}              = 0x02U,    }
\DoxyCodeLine{317 \} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}};}
\DoxyCodeLine{318 }
\DoxyCodeLine{322 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{323 \{}
\DoxyCodeLine{324   \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}}             = 0x00U,    }
\DoxyCodeLine{325   \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}}             = 0x01U,    }
\DoxyCodeLine{326   \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}}              = 0x02U,    }
\DoxyCodeLine{327 \} \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}};}
\DoxyCodeLine{328 }
\DoxyCodeLine{332 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{333 \{}
\DoxyCodeLine{334   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}        = 0x01U,    }
\DoxyCodeLine{335   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}        = 0x02U,    }
\DoxyCodeLine{336   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}        = 0x04U,    }
\DoxyCodeLine{337   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}        = 0x08U,    }
\DoxyCodeLine{338   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a50b9b4be055407e9f566d8da0a7e07cc}{HAL\_TIM\_ACTIVE\_CHANNEL\_5}}        = 0x10U,    }
\DoxyCodeLine{339   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a368a574b486286c87f763957a0ef9d93}{HAL\_TIM\_ACTIVE\_CHANNEL\_6}}        = 0x20U,    }
\DoxyCodeLine{340   \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}  = 0x00U     }
\DoxyCodeLine{341 \} \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{342 }
\DoxyCodeLine{346 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{347 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef}
\DoxyCodeLine{348 \#else}
\DoxyCodeLine{349 typedef struct}
\DoxyCodeLine{350 \#endif \textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}}
\DoxyCodeLine{351 \{}
\DoxyCodeLine{352   \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}                        *\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac436dc25a2728f72a239cafc5f4b52ae}{Instance}};         }
\DoxyCodeLine{353   \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}               \mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}};              }
\DoxyCodeLine{354   \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}              \mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}};           }
\DoxyCodeLine{355   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}                  *hdma[7];          }
\DoxyCodeLine{357   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}                    \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};              }
\DoxyCodeLine{358   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}          \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};             }
\DoxyCodeLine{359   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}   ChannelState[6];   }
\DoxyCodeLine{360   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}   ChannelNState[4];  }
\DoxyCodeLine{361   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}  \mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}};     }
\DoxyCodeLine{363 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{364   void (* Base\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);              }
\DoxyCodeLine{365   void (* Base\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);            }
\DoxyCodeLine{366   void (* IC\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                }
\DoxyCodeLine{367   void (* IC\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);              }
\DoxyCodeLine{368   void (* OC\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                }
\DoxyCodeLine{369   void (* OC\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);              }
\DoxyCodeLine{370   void (* PWM\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);               }
\DoxyCodeLine{371   void (* PWM\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);             }
\DoxyCodeLine{372   void (* OnePulse\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);          }
\DoxyCodeLine{373   void (* OnePulse\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);        }
\DoxyCodeLine{374   void (* Encoder\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);           }
\DoxyCodeLine{375   void (* Encoder\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);         }
\DoxyCodeLine{376   void (* HallSensor\_MspInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);        }
\DoxyCodeLine{377   void (* HallSensor\_MspDeInitCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);      }
\DoxyCodeLine{378   void (* PeriodElapsedCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);             }
\DoxyCodeLine{379   void (* PeriodElapsedHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);     }
\DoxyCodeLine{380   void (* TriggerCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                   }
\DoxyCodeLine{381   void (* TriggerHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);           }
\DoxyCodeLine{382   void (* IC\_CaptureCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                }
\DoxyCodeLine{383   void (* IC\_CaptureHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);        }
\DoxyCodeLine{384   void (* OC\_DelayElapsedCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);           }
\DoxyCodeLine{385   void (* PWM\_PulseFinishedCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);         }
\DoxyCodeLine{386   void (* PWM\_PulseFinishedHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim); }
\DoxyCodeLine{387   void (* ErrorCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                     }
\DoxyCodeLine{388   void (* CommutationCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);               }
\DoxyCodeLine{389   void (* CommutationHalfCpltCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);       }
\DoxyCodeLine{390   void (* BreakCallback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                     }
\DoxyCodeLine{391   void (* Break2Callback)(\textcolor{keyword}{struct }\_\_TIM\_HandleTypeDef *htim);                    }
\DoxyCodeLine{392 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{393 \} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{394 }
\DoxyCodeLine{395 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{399 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{400 \{}
\DoxyCodeLine{401   HAL\_TIM\_BASE\_MSPINIT\_CB\_ID              = 0x00U   }
\DoxyCodeLine{402   , HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID          = 0x01U   }
\DoxyCodeLine{403   , HAL\_TIM\_IC\_MSPINIT\_CB\_ID              = 0x02U   }
\DoxyCodeLine{404   , HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID            = 0x03U   }
\DoxyCodeLine{405   , HAL\_TIM\_OC\_MSPINIT\_CB\_ID              = 0x04U   }
\DoxyCodeLine{406   , HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID            = 0x05U   }
\DoxyCodeLine{407   , HAL\_TIM\_PWM\_MSPINIT\_CB\_ID             = 0x06U   }
\DoxyCodeLine{408   , HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID           = 0x07U   }
\DoxyCodeLine{409   , HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID       = 0x08U   }
\DoxyCodeLine{410   , HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID     = 0x09U   }
\DoxyCodeLine{411   , HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID         = 0x0AU   }
\DoxyCodeLine{412   , HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID       = 0x0BU   }
\DoxyCodeLine{413   , HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID     = 0x0CU   }
\DoxyCodeLine{414   , HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID   = 0x0DU   }
\DoxyCodeLine{415   , HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID          = 0x0EU   }
\DoxyCodeLine{416   , HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID     = 0x0FU   }
\DoxyCodeLine{417   , HAL\_TIM\_TRIGGER\_CB\_ID                 = 0x10U   }
\DoxyCodeLine{418   , HAL\_TIM\_TRIGGER\_HALF\_CB\_ID            = 0x11U   }
\DoxyCodeLine{420   , HAL\_TIM\_IC\_CAPTURE\_CB\_ID              = 0x12U   }
\DoxyCodeLine{421   , HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID         = 0x13U   }
\DoxyCodeLine{422   , HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID        = 0x14U   }
\DoxyCodeLine{423   , HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID      = 0x15U   }
\DoxyCodeLine{424   , HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID = 0x16U   }
\DoxyCodeLine{425   , HAL\_TIM\_ERROR\_CB\_ID                   = 0x17U   }
\DoxyCodeLine{426   , HAL\_TIM\_COMMUTATION\_CB\_ID             = 0x18U   }
\DoxyCodeLine{427   , HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID        = 0x19U   }
\DoxyCodeLine{428   , HAL\_TIM\_BREAK\_CB\_ID                   = 0x1AU   }
\DoxyCodeLine{429   , HAL\_TIM\_BREAK2\_CB\_ID                  = 0x1BU   }
\DoxyCodeLine{430 \} HAL\_TIM\_CallbackIDTypeDef;}
\DoxyCodeLine{431 }
\DoxyCodeLine{435 \textcolor{keyword}{typedef}  void (*pTIM\_CallbackTypeDef)(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);  }
\DoxyCodeLine{437 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{438 }
\DoxyCodeLine{442 \textcolor{comment}{/* End of exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{443 }
\DoxyCodeLine{444 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_NONE           0x00000000U   }}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_ETR            0x00000001U   }}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_OCREFCLR       0x00000002U   }}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CR1                    0x00000000U}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CR2                    0x00000001U}}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define TIM\_DMABASE\_SMCR                   0x00000002U}}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define TIM\_DMABASE\_DIER                   0x00000003U}}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define TIM\_DMABASE\_SR                     0x00000004U}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define TIM\_DMABASE\_EGR                    0x00000005U}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCMR1                  0x00000006U}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCMR2                  0x00000007U}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCER                   0x00000008U}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CNT                    0x00000009U}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define TIM\_DMABASE\_PSC                    0x0000000AU}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define TIM\_DMABASE\_ARR                    0x0000000BU}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define TIM\_DMABASE\_RCR                    0x0000000CU}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR1                   0x0000000DU}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR2                   0x0000000EU}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR3                   0x0000000FU}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR4                   0x00000010U}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define TIM\_DMABASE\_BDTR                   0x00000011U}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define TIM\_DMABASE\_DCR                    0x00000012U}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define TIM\_DMABASE\_DMAR                   0x00000013U}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define TIM\_DMABASE\_OR1                    0x00000014U}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCMR3                  0x00000015U}}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR5                   0x00000016U}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define TIM\_DMABASE\_CCR6                   0x00000017U}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define TIM\_DMABASE\_OR2                    0x00000018U}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define TIM\_DMABASE\_OR3                    0x00000019U}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_UPDATE              TIM\_EGR\_UG     }}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC1                 TIM\_EGR\_CC1G   }}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC2                 TIM\_EGR\_CC2G   }}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC3                 TIM\_EGR\_CC3G   }}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_CC4                 TIM\_EGR\_CC4G   }}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_COM                 TIM\_EGR\_COMG   }}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_TRIGGER             TIM\_EGR\_TG     }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_BREAK               TIM\_EGR\_BG     }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define TIM\_EVENTSOURCE\_BREAK2              TIM\_EGR\_B2G    }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_RISING      0x00000000U                       }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_FALLING     TIM\_CCER\_CC1P                     }}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE    (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP)  }}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define TIM\_ETRPOLARITY\_INVERTED              TIM\_SMCR\_ETP                      }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define TIM\_ETRPOLARITY\_NONINVERTED           0x00000000U                       }}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV1                 0x00000000U                       }}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV2                 TIM\_SMCR\_ETPS\_0                   }}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV4                 TIM\_SMCR\_ETPS\_1                   }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV8                 TIM\_SMCR\_ETPS                     }}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_UP                 0x00000000U                          }}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_DOWN               TIM\_CR1\_DIR                          }}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED1     TIM\_CR1\_CMS\_0                        }}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED2     TIM\_CR1\_CMS\_1                        }}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED3     TIM\_CR1\_CMS                          }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define TIM\_UIFREMAP\_DISABLE               0x00000000U                          }}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define TIM\_UIFREMAP\_ENABLE                TIM\_CR1\_UIFREMAP                     }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV1             0x00000000U                          }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV2             TIM\_CR1\_CKD\_0                        }}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV4             TIM\_CR1\_CKD\_1                        }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define TIM\_OUTPUTSTATE\_DISABLE            0x00000000U                          }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define TIM\_OUTPUTSTATE\_ENABLE             TIM\_CCER\_CC1E                        }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define TIM\_AUTORELOAD\_PRELOAD\_DISABLE                0x00000000U               }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define TIM\_AUTORELOAD\_PRELOAD\_ENABLE                 TIM\_CR1\_ARPE              }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define TIM\_OCFAST\_DISABLE                 0x00000000U                          }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define TIM\_OCFAST\_ENABLE                  TIM\_CCMR1\_OC1FE                      }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define TIM\_OUTPUTNSTATE\_DISABLE           0x00000000U                          }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define TIM\_OUTPUTNSTATE\_ENABLE            TIM\_CCER\_CC1NE                       }}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define TIM\_OCPOLARITY\_HIGH                0x00000000U                          }}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define TIM\_OCPOLARITY\_LOW                 TIM\_CCER\_CC1P                        }}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define TIM\_OCNPOLARITY\_HIGH               0x00000000U                          }}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define TIM\_OCNPOLARITY\_LOW                TIM\_CCER\_CC1NP                       }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define TIM\_OCIDLESTATE\_SET                TIM\_CR2\_OIS1                         }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define TIM\_OCIDLESTATE\_RESET              0x00000000U                          }}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define TIM\_OCNIDLESTATE\_SET               TIM\_CR2\_OIS1N                        }}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define TIM\_OCNIDLESTATE\_RESET             0x00000000U                          }}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING      }}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING     }}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE    }}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define  TIM\_ENCODERINPUTPOLARITY\_RISING   TIM\_INPUTCHANNELPOLARITY\_RISING      }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define  TIM\_ENCODERINPUTPOLARITY\_FALLING  TIM\_INPUTCHANNELPOLARITY\_FALLING     }}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_DIRECTTI           TIM\_CCMR1\_CC1S\_0                     }}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_INDIRECTTI         TIM\_CCMR1\_CC1S\_1                     }}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_TRC                TIM\_CCMR1\_CC1S                       }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV1                     0x00000000U                          }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV2                     TIM\_CCMR1\_IC1PSC\_0                   }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV4                     TIM\_CCMR1\_IC1PSC\_1                   }}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV8                     TIM\_CCMR1\_IC1PSC                     }}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define TIM\_OPMODE\_SINGLE                  TIM\_CR1\_OPM                          }}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define TIM\_OPMODE\_REPETITIVE              0x00000000U                          }}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI1                      TIM\_SMCR\_SMS\_0                                                      }}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI2                      TIM\_SMCR\_SMS\_1                                                      }}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI12                     (TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)                                   }}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define TIM\_IT\_UPDATE                      TIM\_DIER\_UIE                         }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define TIM\_IT\_CC1                         TIM\_DIER\_CC1IE                       }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define TIM\_IT\_CC2                         TIM\_DIER\_CC2IE                       }}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define TIM\_IT\_CC3                         TIM\_DIER\_CC3IE                       }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define TIM\_IT\_CC4                         TIM\_DIER\_CC4IE                       }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define TIM\_IT\_COM                         TIM\_DIER\_COMIE                       }}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define TIM\_IT\_TRIGGER                     TIM\_DIER\_TIE                         }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define TIM\_IT\_BREAK                       TIM\_DIER\_BIE                         }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define TIM\_COMMUTATION\_TRGI              TIM\_CR2\_CCUS                          }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define TIM\_COMMUTATION\_SOFTWARE          0x00000000U                           }}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define TIM\_DMA\_UPDATE                     TIM\_DIER\_UDE                         }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define TIM\_DMA\_CC1                        TIM\_DIER\_CC1DE                       }}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define TIM\_DMA\_CC2                        TIM\_DIER\_CC2DE                       }}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define TIM\_DMA\_CC3                        TIM\_DIER\_CC3DE                       }}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define TIM\_DMA\_CC4                        TIM\_DIER\_CC4DE                       }}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define TIM\_DMA\_COM                        TIM\_DIER\_COMDE                       }}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define TIM\_DMA\_TRIGGER                    TIM\_DIER\_TDE                         }}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define TIM\_CCDMAREQUEST\_CC                 0x00000000U                         }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define TIM\_CCDMAREQUEST\_UPDATE             TIM\_CR2\_CCDS                        }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define TIM\_FLAG\_UPDATE                    TIM\_SR\_UIF                           }}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC1                       TIM\_SR\_CC1IF                         }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC2                       TIM\_SR\_CC2IF                         }}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC3                       TIM\_SR\_CC3IF                         }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC4                       TIM\_SR\_CC4IF                         }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC5                       TIM\_SR\_CC5IF                         }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC6                       TIM\_SR\_CC6IF                         }}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define TIM\_FLAG\_COM                       TIM\_SR\_COMIF                         }}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define TIM\_FLAG\_TRIGGER                   TIM\_SR\_TIF                           }}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define TIM\_FLAG\_BREAK                     TIM\_SR\_BIF                           }}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define TIM\_FLAG\_BREAK2                    TIM\_SR\_B2IF                          }}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define TIM\_FLAG\_SYSTEM\_BREAK              TIM\_SR\_SBIF                          }}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC1OF                     TIM\_SR\_CC1OF                         }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC2OF                     TIM\_SR\_CC2OF                         }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC3OF                     TIM\_SR\_CC3OF                         }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC4OF                     TIM\_SR\_CC4OF                         }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_1                      0x00000000U                          }}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_2                      0x00000004U                          }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_3                      0x00000008U                          }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_4                      0x0000000CU                          }}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_5                      0x00000010U                          }}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_6                      0x00000014U                          }}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_ALL                    0x0000003CU                          }}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_INTERNAL    TIM\_SMCR\_ETPS\_0      }}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ETRMODE1    TIM\_TS\_ETRF          }}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ETRMODE2    TIM\_SMCR\_ETPS\_1      }}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI1ED       TIM\_TS\_TI1F\_ED       }}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI1         TIM\_TS\_TI1FP1        }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI2         TIM\_TS\_TI2FP2        }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR0        TIM\_TS\_ITR0          }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR1        TIM\_TS\_ITR1          }}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR2        TIM\_TS\_ITR2          }}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR3        TIM\_TS\_ITR3          }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED           }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED        }}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING    }}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING   }}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE  }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV1                 TIM\_ETRPRESCALER\_DIV1           }}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV2                 TIM\_ETRPRESCALER\_DIV2           }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV4                 TIM\_ETRPRESCALER\_DIV4           }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV8                 TIM\_ETRPRESCALER\_DIV8           }}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED      }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED   }}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV1              TIM\_ETRPRESCALER\_DIV1         }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV2              TIM\_ETRPRESCALER\_DIV2         }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV4              TIM\_ETRPRESCALER\_DIV4         }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV8              TIM\_ETRPRESCALER\_DIV8         }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define TIM\_OSSR\_ENABLE                          TIM\_BDTR\_OSSR                  }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define TIM\_OSSR\_DISABLE                         0x00000000U                    }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define TIM\_OSSI\_ENABLE                          TIM\_BDTR\_OSSI                  }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define TIM\_OSSI\_DISABLE                         0x00000000U                    }}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_OFF                  0x00000000U                          }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_1                    TIM\_BDTR\_LOCK\_0                      }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_2                    TIM\_BDTR\_LOCK\_1                      }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define TIM\_LOCKLEVEL\_3                    TIM\_BDTR\_LOCK                        }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define TIM\_BREAK\_ENABLE                   TIM\_BDTR\_BKE                         }}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define TIM\_BREAK\_DISABLE                  0x00000000U                          }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define TIM\_BREAKPOLARITY\_LOW              0x00000000U                          }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define TIM\_BREAKPOLARITY\_HIGH             TIM\_BDTR\_BKP                         }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define TIM\_BREAK2\_DISABLE                 0x00000000U                          }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define TIM\_BREAK2\_ENABLE                  TIM\_BDTR\_BK2E                        }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define TIM\_BREAK2POLARITY\_LOW             0x00000000U                          }}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define TIM\_BREAK2POLARITY\_HIGH            TIM\_BDTR\_BK2P                        }}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define TIM\_AUTOMATICOUTPUT\_DISABLE        0x00000000U                          }}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define TIM\_AUTOMATICOUTPUT\_ENABLE         TIM\_BDTR\_AOE                         }}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_NONE                  0x00000000U                          }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_OC1REFC               TIM\_CCR5\_GC5C1                       }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_OC2REFC               TIM\_CCR5\_GC5C2                       }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define TIM\_GROUPCH5\_OC3REFC               TIM\_CCR5\_GC5C3                       }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define TIM\_TRGO\_RESET            0x00000000U                                      }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define TIM\_TRGO\_ENABLE           TIM\_CR2\_MMS\_0                                    }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define TIM\_TRGO\_UPDATE           TIM\_CR2\_MMS\_1                                    }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC1              (TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)                  }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC1REF           TIM\_CR2\_MMS\_2                                    }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC2REF           (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_0)                  }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC3REF           (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1)                  }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define TIM\_TRGO\_OC4REF           (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)  }}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define TIM\_TRGO2\_RESET                          0x00000000U                                                         }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define TIM\_TRGO2\_ENABLE                         TIM\_CR2\_MMS2\_0                                                      }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define TIM\_TRGO2\_UPDATE                         TIM\_CR2\_MMS2\_1                                                      }}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC1                            (TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC1REF                         TIM\_CR2\_MMS2\_2                                                      }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC2REF                         (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC3REF                         (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF                         (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC5REF                         TIM\_CR2\_MMS2\_3                                                      }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC6REF                         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF\_RISINGFALLING           (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC6REF\_RISINGFALLING           (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2)                                   }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING   (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 |TIM\_CR2\_MMS2\_1)                   }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING   (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0) }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define TIM\_MASTERSLAVEMODE\_ENABLE         TIM\_SMCR\_MSM                         }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define TIM\_MASTERSLAVEMODE\_DISABLE        0x00000000U                          }}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_DISABLE                0x00000000U                                        }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_RESET                  TIM\_SMCR\_SMS\_2                                     }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_GATED                  (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_0)                  }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_TRIGGER                (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1)                  }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_EXTERNAL1              (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0) }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER  TIM\_SMCR\_SMS\_3                                     }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define TIM\_OCMODE\_TIMING                   0x00000000U                                              }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ACTIVE                   TIM\_CCMR1\_OC1M\_0                                         }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define TIM\_OCMODE\_INACTIVE                 TIM\_CCMR1\_OC1M\_1                                         }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define TIM\_OCMODE\_TOGGLE                   (TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define TIM\_OCMODE\_PWM1                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1)                    }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define TIM\_OCMODE\_PWM2                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0) }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define TIM\_OCMODE\_FORCED\_ACTIVE            (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define TIM\_OCMODE\_FORCED\_INACTIVE          TIM\_CCMR1\_OC1M\_2                                         }}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define TIM\_OCMODE\_RETRIGERRABLE\_OPM1      TIM\_CCMR1\_OC1M\_3                                          }}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define TIM\_OCMODE\_RETRIGERRABLE\_OPM2      (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0)                     }}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define TIM\_OCMODE\_COMBINED\_PWM1           (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_2)                     }}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define TIM\_OCMODE\_COMBINED\_PWM2           (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_2)  }}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ASSYMETRIC\_PWM1         (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_2)  }}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ASSYMETRIC\_PWM2         TIM\_CCMR1\_OC1M                                            }}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define TIM\_TS\_ITR0          0x00000000U                                                       }}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define TIM\_TS\_ITR1          TIM\_SMCR\_TS\_0                                                     }}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define TIM\_TS\_ITR2          TIM\_SMCR\_TS\_1                                                     }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define TIM\_TS\_ITR3          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1)                                   }}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define TIM\_TS\_TI1F\_ED       TIM\_SMCR\_TS\_2                                                     }}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define TIM\_TS\_TI1FP1        (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_2)                                   }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define TIM\_TS\_TI2FP2        (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2)                                   }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define TIM\_TS\_ETRF          (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2)                   }}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define TIM\_TS\_NONE          0x0000FFFFU                                                       }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED               }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED            }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING        }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING       }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE      }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV1             TIM\_ETRPRESCALER\_DIV1             }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV2             TIM\_ETRPRESCALER\_DIV2             }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV4             TIM\_ETRPRESCALER\_DIV4             }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV8             TIM\_ETRPRESCALER\_DIV8             }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define TIM\_TI1SELECTION\_CH1               0x00000000U                          }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define TIM\_TI1SELECTION\_XORCOMBINATION    TIM\_CR2\_TI1S                         }}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_1TRANSFER       0x00000000U                          }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_2TRANSFERS      0x00000100U                          }}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_3TRANSFERS      0x00000200U                          }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_4TRANSFERS      0x00000300U                          }}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_5TRANSFERS      0x00000400U                          }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_6TRANSFERS      0x00000500U                          }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_7TRANSFERS      0x00000600U                          }}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_8TRANSFERS      0x00000700U                          }}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_9TRANSFERS      0x00000800U                          }}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_10TRANSFERS     0x00000900U                          }}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_11TRANSFERS     0x00000A00U                          }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_12TRANSFERS     0x00000B00U                          }}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_13TRANSFERS     0x00000C00U                          }}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_14TRANSFERS     0x00000D00U                          }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_15TRANSFERS     0x00000E00U                          }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_16TRANSFERS     0x00000F00U                          }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_17TRANSFERS     0x00001000U                          }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define TIM\_DMABURSTLENGTH\_18TRANSFERS     0x00001100U                          }}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_UPDATE                ((uint16\_t) 0x0000)       }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC1                   ((uint16\_t) 0x0001)       }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC2                   ((uint16\_t) 0x0002)       }}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC3                   ((uint16\_t) 0x0003)       }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC4                   ((uint16\_t) 0x0004)       }}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_COMMUTATION           ((uint16\_t) 0x0005)       }}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_TRIGGER               ((uint16\_t) 0x0006)       }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define TIM\_CCx\_ENABLE                   0x00000001U                            }}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define TIM\_CCx\_DISABLE                  0x00000000U                            }}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define TIM\_CCxN\_ENABLE                  0x00000004U                            }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define TIM\_CCxN\_DISABLE                 0x00000000U                            }}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_ECC                 SYSCFG\_CFGR2\_ECCL   }}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_PVD                 SYSCFG\_CFGR2\_PVDL   }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_SRAM2\_PARITY\_ERROR  SYSCFG\_CFGR2\_SPL    }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define TIM\_BREAK\_SYSTEM\_LOCKUP              SYSCFG\_CFGR2\_CLL    }}
\DoxyCodeLine{1122 \textcolor{comment}{/* End of exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1123 }
\DoxyCodeLine{1124 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) do \{                                                               \(\backslash\)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>State            = HAL\_TIM\_STATE\_RESET;         \(\backslash\)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[0]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[1]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[2]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[3]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[4]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[5]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[0] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[1] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[2] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[3] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>DMABurstState    = HAL\_DMA\_BURST\_STATE\_RESET;   \(\backslash\)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Base\_MspInitCallback         = NULL;            \(\backslash\)}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Base\_MspDeInitCallback       = NULL;            \(\backslash\)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>IC\_MspInitCallback           = NULL;            \(\backslash\)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>IC\_MspDeInitCallback         = NULL;            \(\backslash\)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OC\_MspInitCallback           = NULL;            \(\backslash\)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OC\_MspDeInitCallback         = NULL;            \(\backslash\)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>PWM\_MspInitCallback          = NULL;            \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>PWM\_MspDeInitCallback        = NULL;            \(\backslash\)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OnePulse\_MspInitCallback     = NULL;            \(\backslash\)}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>OnePulse\_MspDeInitCallback   = NULL;            \(\backslash\)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Encoder\_MspInitCallback      = NULL;            \(\backslash\)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>Encoder\_MspDeInitCallback    = NULL;            \(\backslash\)}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>HallSensor\_MspInitCallback   = NULL;            \(\backslash\)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>HallSensor\_MspDeInitCallback = NULL;            \(\backslash\)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{                                                     \} while(0)}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) do \{                                                               \(\backslash\)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>State            = HAL\_TIM\_STATE\_RESET;         \(\backslash\)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[0]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[1]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[2]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[3]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[4]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelState[5]  = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[0] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[1] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[2] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>ChannelNState[3] = HAL\_TIM\_CHANNEL\_STATE\_RESET; \(\backslash\)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{                                                      (\_\_HANDLE\_\_)-\/>DMABurstState    = HAL\_DMA\_BURST\_STATE\_RESET;   \(\backslash\)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{                                                     \} while(0)}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1178 }
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)                 ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{1185 }
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)             ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{1192 }
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{  do \{ \(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{    if (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{    \{ \(\backslash\)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{      if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxNE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{      \{ \(\backslash\)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{        (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= \string~(TIM\_CR1\_CEN); \(\backslash\)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{      \} \(\backslash\)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{    \} \(\backslash\)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{  do \{ \(\backslash\)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{    if (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{    \{ \(\backslash\)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{      if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& TIM\_CCER\_CCxNE\_MASK) == 0UL) \(\backslash\)}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{      \{ \(\backslash\)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{        (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR \&= \string~(TIM\_BDTR\_MOE); \(\backslash\)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{      \} \(\backslash\)}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{    \} \(\backslash\)}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1226 }
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_DISABLE\_UNCONDITIONALLY(\_\_HANDLE\_\_)  (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR \&= \string~(TIM\_BDTR\_MOE)}}
\DoxyCodeLine{1234 }
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)    ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1250 }
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)   ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1266 }
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_, \_\_DMA\_\_)         ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER |= (\_\_DMA\_\_))}}
\DoxyCodeLine{1281 }
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_, \_\_DMA\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \&= \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{1296 }
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)          (((\_\_HANDLE\_\_)-\/>Instance-\/>SR \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{1320 }
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>SR = \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{1344 }
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_IT\_SOURCE(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \& (\_\_INTERRUPT\_\_)) \(\backslash\)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{                                                             == (\_\_INTERRUPT\_\_)) ? SET : RESET)}}
\DoxyCodeLine{1362 }
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)      ((\_\_HANDLE\_\_)-\/>Instance-\/>SR = \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1378 }
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_UIFREMAP\_ENABLE(\_\_HANDLE\_\_)    (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{1388 }
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_UIFREMAP\_DISABLE(\_\_HANDLE\_\_)    (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= \string~TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{1396 }
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_UIFCPY(\_\_COUNTER\_\_)    (((\_\_COUNTER\_\_) \& (TIM\_CNT\_UIFCPY)) == (TIM\_CNT\_UIFCPY))}}
\DoxyCodeLine{1404 }
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN(\_\_HANDLE\_\_)    (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&(TIM\_CR1\_DIR)) == (TIM\_CR1\_DIR))}}
\DoxyCodeLine{1413 }
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_PRESCALER(\_\_HANDLE\_\_, \_\_PRESC\_\_)       ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC = (\_\_PRESC\_\_))}}
\DoxyCodeLine{1421 }
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_COUNTER(\_\_HANDLE\_\_, \_\_COUNTER\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT = (\_\_COUNTER\_\_))}}
\DoxyCodeLine{1432 }
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_COUNTER(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{1439 }
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_AUTORELOAD(\_\_HANDLE\_\_, \_\_AUTORELOAD\_\_) \(\backslash\)}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{  do\{                                                    \(\backslash\)}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Instance-\/>ARR = (\_\_AUTORELOAD\_\_);  \(\backslash\)}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Init.Period = (\_\_AUTORELOAD\_\_);    \(\backslash\)}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1451 }
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_AUTORELOAD(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{1458 }
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_CLOCKDIVISION(\_\_HANDLE\_\_, \_\_CKD\_\_) \(\backslash\)}}
\DoxyCodeLine{1470 \textcolor{preprocessor}{  do\{                                                   \(\backslash\)}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= (\string~TIM\_CR1\_CKD);  \(\backslash\)}}
\DoxyCodeLine{1472 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= (\_\_CKD\_\_);       \(\backslash\)}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{    (\_\_HANDLE\_\_)-\/>Init.ClockDivision = (\_\_CKD\_\_);   \(\backslash\)}}
\DoxyCodeLine{1474 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1475 }
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_CLOCKDIVISION(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \& TIM\_CR1\_CKD)}}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_ICPRESCALER(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_ICPSC\_\_) \(\backslash\)}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{  do\{                                                    \(\backslash\)}}
\DoxyCodeLine{1506 \textcolor{preprocessor}{    TIM\_RESET\_ICPRESCALERVALUE((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_));  \(\backslash\)}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{    TIM\_SET\_ICPRESCALERVALUE((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_), (\_\_ICPSC\_\_)); \(\backslash\)}}
\DoxyCodeLine{1508 \textcolor{preprocessor}{  \} while(0)}}
\DoxyCodeLine{1509 }
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_ICPRESCALER(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_IC1PSC) :\(\backslash\)}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_IC2PSC) >> 8U) :\(\backslash\)}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_IC3PSC) :\(\backslash\)}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{   (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_IC4PSC)) >> 8U)}}
\DoxyCodeLine{1530 }
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_COMPARE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_COMPARE\_\_) \(\backslash\)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5 = (\_\_COMPARE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6 = (\_\_COMPARE\_\_)))}}
\DoxyCodeLine{1552 }
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_COMPARE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1) :\(\backslash\)}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2) :\(\backslash\)}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3) :\(\backslash\)}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4) :\(\backslash\)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5) :\(\backslash\)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6))}}
\DoxyCodeLine{1573 }
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_OCxPRELOAD(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC1PE) :\(\backslash\)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC2PE) :\(\backslash\)}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC3PE) :\(\backslash\)}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC4PE) :\(\backslash\)}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC5PE) :\(\backslash\)}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{1594 }
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_OCxPRELOAD(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC1PE) :\(\backslash\)}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC2PE) :\(\backslash\)}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC3PE) :\(\backslash\)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC4PE) :\(\backslash\)}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC5PE) :\(\backslash\)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{1615 }
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_OCxFAST(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC1FE) :\(\backslash\)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC2FE) :\(\backslash\)}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC3FE) :\(\backslash\)}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC4FE) :\(\backslash\)}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC5FE) :\(\backslash\)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{1640 }
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_OCxFAST(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)    \(\backslash\)}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC1FE) :\(\backslash\)}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC2FE) :\(\backslash\)}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC3FE) :\(\backslash\)}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC4FE) :\(\backslash\)}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC5FE) :\(\backslash\)}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{1665 }
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_URS\_ENABLE(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|= TIM\_CR1\_URS)}}
\DoxyCodeLine{1675 }
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_URS\_DISABLE(\_\_HANDLE\_\_)  ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\&=\string~TIM\_CR1\_URS)}}
\DoxyCodeLine{1688 }
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_POLARITY\_\_)    \(\backslash\)}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{  do\{                                                                     \(\backslash\)}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{    TIM\_RESET\_CAPTUREPOLARITY((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_));               \(\backslash\)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{    TIM\_SET\_CAPTUREPOLARITY((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_), (\_\_POLARITY\_\_)); \(\backslash\)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{  \}while(0)}}
\DoxyCodeLine{1709 }
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SELECT\_CCDMAREQUEST(\_\_HANDLE\_\_, \_\_CCDMA\_\_)    \(\backslash\)}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{  MODIFY\_REG((\_\_HANDLE\_\_)-\/>Instance-\/>CR2, TIM\_CR2\_CCDS, (\_\_CCDMA\_\_))}}
\DoxyCodeLine{1720 }
\DoxyCodeLine{1724 \textcolor{comment}{/* End of exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1725 }
\DoxyCodeLine{1726 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1730 \textcolor{comment}{/* The counter of a timer instance is disabled only if all the CCx and CCxN}}
\DoxyCodeLine{1731 \textcolor{comment}{   channels have been disabled */}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define TIM\_CCER\_CCxE\_MASK  ((uint32\_t)(TIM\_CCER\_CC1E | TIM\_CCER\_CC2E | TIM\_CCER\_CC3E | TIM\_CCER\_CC4E))}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define TIM\_CCER\_CCxNE\_MASK ((uint32\_t)(TIM\_CCER\_CC1NE | TIM\_CCER\_CC2NE | TIM\_CCER\_CC3NE))}}
\DoxyCodeLine{1737 \textcolor{comment}{/* End of private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1738 }
\DoxyCodeLine{1739 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_SOURCE(\_\_MODE\_\_)  (((\_\_MODE\_\_) == TIM\_CLEARINPUTSOURCE\_ETR)      || \(\backslash\)}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{                                             ((\_\_MODE\_\_) == TIM\_CLEARINPUTSOURCE\_OCREFCLR) || \(\backslash\)}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{                                             ((\_\_MODE\_\_) == TIM\_CLEARINPUTSOURCE\_NONE))}}
\DoxyCodeLine{1746 }
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_BASE(\_\_BASE\_\_) (((\_\_BASE\_\_) == TIM\_DMABASE\_CR1)    || \(\backslash\)}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CR2)    || \(\backslash\)}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_SMCR)   || \(\backslash\)}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_DIER)   || \(\backslash\)}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_SR)     || \(\backslash\)}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_EGR)    || \(\backslash\)}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCMR1)  || \(\backslash\)}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCMR2)  || \(\backslash\)}}
\DoxyCodeLine{1755 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCER)   || \(\backslash\)}}
\DoxyCodeLine{1756 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CNT)    || \(\backslash\)}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_PSC)    || \(\backslash\)}}
\DoxyCodeLine{1758 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_ARR)    || \(\backslash\)}}
\DoxyCodeLine{1759 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_RCR)    || \(\backslash\)}}
\DoxyCodeLine{1760 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR1)   || \(\backslash\)}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR2)   || \(\backslash\)}}
\DoxyCodeLine{1762 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR3)   || \(\backslash\)}}
\DoxyCodeLine{1763 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR4)   || \(\backslash\)}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_BDTR)   || \(\backslash\)}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_OR1)    || \(\backslash\)}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCMR3)  || \(\backslash\)}}
\DoxyCodeLine{1767 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR5)   || \(\backslash\)}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_CCR6)   || \(\backslash\)}}
\DoxyCodeLine{1769 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_OR2)    || \(\backslash\)}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{                                   ((\_\_BASE\_\_) == TIM\_DMABASE\_OR3))}}
\DoxyCodeLine{1771 }
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define IS\_TIM\_EVENT\_SOURCE(\_\_SOURCE\_\_) ((((\_\_SOURCE\_\_) \& 0xFFFFFE00U) == 0x00000000U) \&\& ((\_\_SOURCE\_\_) != 0x00000000U))}}
\DoxyCodeLine{1773 }
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE(\_\_MODE\_\_)      (((\_\_MODE\_\_) == TIM\_COUNTERMODE\_UP)              || \(\backslash\)}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_DOWN)            || \(\backslash\)}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_CENTERALIGNED1)  || \(\backslash\)}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_CENTERALIGNED2)  || \(\backslash\)}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{1779 }
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define IS\_TIM\_UIFREMAP\_MODE(\_\_MODE\_\_)     (((\_\_MODE\_\_) == TIM\_UIFREMAP\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1781 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_UIFREMAP\_ENABLE))}}
\DoxyCodeLine{1782 }
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKDIVISION\_DIV(\_\_DIV\_\_)  (((\_\_DIV\_\_) == TIM\_CLOCKDIVISION\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == TIM\_CLOCKDIVISION\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1785 \textcolor{preprocessor}{                                            ((\_\_DIV\_\_) == TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{1786 }
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define IS\_TIM\_AUTORELOAD\_PRELOAD(PRELOAD) (((PRELOAD) == TIM\_AUTORELOAD\_PRELOAD\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{                                            ((PRELOAD) == TIM\_AUTORELOAD\_PRELOAD\_ENABLE))}}
\DoxyCodeLine{1789 }
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define IS\_TIM\_FAST\_STATE(\_\_STATE\_\_)       (((\_\_STATE\_\_) == TIM\_OCFAST\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{1791 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{1792 }
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define IS\_TIM\_OC\_POLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_OCPOLARITY\_HIGH) || \(\backslash\)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{1795 }
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define IS\_TIM\_OCN\_POLARITY(\_\_POLARITY\_\_)  (((\_\_POLARITY\_\_) == TIM\_OCNPOLARITY\_HIGH) || \(\backslash\)}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{1798 }
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define IS\_TIM\_OCIDLE\_STATE(\_\_STATE\_\_)     (((\_\_STATE\_\_) == TIM\_OCIDLESTATE\_SET) || \(\backslash\)}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{1801 }
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define IS\_TIM\_OCNIDLE\_STATE(\_\_STATE\_\_)    (((\_\_STATE\_\_) == TIM\_OCNIDLESTATE\_SET) || \(\backslash\)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{1804 }
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODERINPUT\_POLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_ENCODERINPUTPOLARITY\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{                                                      ((\_\_POLARITY\_\_) == TIM\_ENCODERINPUTPOLARITY\_FALLING))}}
\DoxyCodeLine{1807 }
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_POLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_ICPOLARITY\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_ICPOLARITY\_FALLING)  || \(\backslash\)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{1811 }
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_SELECTION(\_\_SELECTION\_\_) (((\_\_SELECTION\_\_) == TIM\_ICSELECTION\_DIRECTTI) || \(\backslash\)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{                                            ((\_\_SELECTION\_\_) == TIM\_ICSELECTION\_INDIRECTTI) || \(\backslash\)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{                                            ((\_\_SELECTION\_\_) == TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{1815 }
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_PRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{                                            ((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{                                            ((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1819 \textcolor{preprocessor}{                                            ((\_\_PRESCALER\_\_) == TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{1820 }
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define IS\_TIM\_OPM\_MODE(\_\_MODE\_\_)          (((\_\_MODE\_\_) == TIM\_OPMODE\_SINGLE) || \(\backslash\)}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{1823 }
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_MODE(\_\_MODE\_\_)      (((\_\_MODE\_\_) == TIM\_ENCODERMODE\_TI1) || \(\backslash\)}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_ENCODERMODE\_TI2) || \(\backslash\)}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{                                            ((\_\_MODE\_\_) == TIM\_ENCODERMODE\_TI12))}}
\DoxyCodeLine{1827 }
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_SOURCE(\_\_SOURCE\_\_) ((((\_\_SOURCE\_\_) \& 0xFFFF80FFU) == 0x00000000U) \&\& ((\_\_SOURCE\_\_) != 0x00000000U))}}
\DoxyCodeLine{1829 }
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define IS\_TIM\_CHANNELS(\_\_CHANNEL\_\_)       (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) || \(\backslash\)}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) || \(\backslash\)}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) || \(\backslash\)}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_6) || \(\backslash\)}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{1837 }
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define IS\_TIM\_OPM\_CHANNELS(\_\_CHANNEL\_\_)   (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{1839 \textcolor{preprocessor}{                                            ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2))}}
\DoxyCodeLine{1840 }
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define IS\_TIM\_PERIOD(\_\_HANDLE\_\_, \_\_PERIOD\_\_) \(\backslash\)}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{  ((IS\_TIM\_32B\_COUNTER\_INSTANCE(((\_\_HANDLE\_\_)-\/>Instance)) == 0U) ? (((\_\_PERIOD\_\_) > 0U) \&\& ((\_\_PERIOD\_\_) <= 0x0000FFFFU)) : ((\_\_PERIOD\_\_) > 0U))}}
\DoxyCodeLine{1843 }
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define IS\_TIM\_COMPLEMENTARY\_CHANNELS(\_\_CHANNEL\_\_) (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{                                                    ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{                                                    ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3))}}
\DoxyCodeLine{1847 }
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_) (((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_INTERNAL) || \(\backslash\)}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ETRMODE1) || \(\backslash\)}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ETRMODE2) || \(\backslash\)}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_TI1ED)    || \(\backslash\)}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_TI1)      || \(\backslash\)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_TI2)      || \(\backslash\)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR0)     || \(\backslash\)}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR1)     || \(\backslash\)}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR2)     || \(\backslash\)}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{                                       ((\_\_CLOCK\_\_) == TIM\_CLOCKSOURCE\_ITR3))}}
\DoxyCodeLine{1858 }
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKPOLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_INVERTED)    || \(\backslash\)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_NONINVERTED) || \(\backslash\)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_RISING)      || \(\backslash\)}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_FALLING)     || \(\backslash\)}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{                                            ((\_\_POLARITY\_\_) == TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{1864 }
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKPRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1866 \textcolor{preprocessor}{                                              ((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{                                              ((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1868 \textcolor{preprocessor}{                                              ((\_\_PRESCALER\_\_) == TIM\_CLOCKPRESCALER\_DIV8))}}
\DoxyCodeLine{1869 }
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKFILTER(\_\_ICFILTER\_\_)      ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{1871 }
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_CLEARINPUTPOLARITY\_INVERTED) || \(\backslash\)}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{                                                  ((\_\_POLARITY\_\_) == TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{1874 }
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_PRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{                                                    ((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{                                                    ((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{                                                    ((\_\_PRESCALER\_\_) == TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{1879 }
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_FILTER(\_\_ICFILTER\_\_) ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{1881 }
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define IS\_TIM\_OSSR\_STATE(\_\_STATE\_\_)       (((\_\_STATE\_\_) == TIM\_OSSR\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OSSR\_DISABLE))}}
\DoxyCodeLine{1884 }
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define IS\_TIM\_OSSI\_STATE(\_\_STATE\_\_)       (((\_\_STATE\_\_) == TIM\_OSSI\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_OSSI\_DISABLE))}}
\DoxyCodeLine{1887 }
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define IS\_TIM\_LOCK\_LEVEL(\_\_LEVEL\_\_)       (((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_OFF) || \(\backslash\)}}
\DoxyCodeLine{1889 \textcolor{preprocessor}{                                            ((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_1)   || \(\backslash\)}}
\DoxyCodeLine{1890 \textcolor{preprocessor}{                                            ((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_2)   || \(\backslash\)}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{                                            ((\_\_LEVEL\_\_) == TIM\_LOCKLEVEL\_3))}}
\DoxyCodeLine{1892 }
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_FILTER(\_\_BRKFILTER\_\_) ((\_\_BRKFILTER\_\_) <= 0xFUL)}}
\DoxyCodeLine{1894 }
\DoxyCodeLine{1895 }
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_STATE(\_\_STATE\_\_)      (((\_\_STATE\_\_) == TIM\_BREAK\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_BREAK\_DISABLE))}}
\DoxyCodeLine{1898 }
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_BREAKPOLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{                                             ((\_\_POLARITY\_\_) == TIM\_BREAKPOLARITY\_HIGH))}}
\DoxyCodeLine{1901 }
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK2\_STATE(\_\_STATE\_\_)     (((\_\_STATE\_\_) == TIM\_BREAK2\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{                                            ((\_\_STATE\_\_) == TIM\_BREAK2\_DISABLE))}}
\DoxyCodeLine{1904 }
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK2\_POLARITY(\_\_POLARITY\_\_) (((\_\_POLARITY\_\_) == TIM\_BREAK2POLARITY\_LOW) || \(\backslash\)}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{                                              ((\_\_POLARITY\_\_) == TIM\_BREAK2POLARITY\_HIGH))}}
\DoxyCodeLine{1907 }
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(\_\_STATE\_\_) (((\_\_STATE\_\_) == TIM\_AUTOMATICOUTPUT\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{                                                  ((\_\_STATE\_\_) == TIM\_AUTOMATICOUTPUT\_DISABLE))}}
\DoxyCodeLine{1910 }
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define IS\_TIM\_GROUPCH5(\_\_OCREF\_\_) ((((\_\_OCREF\_\_) \& 0x1FFFFFFFU) == 0x00000000U))}}
\DoxyCodeLine{1912 }
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO\_SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == TIM\_TRGO\_RESET)  || \(\backslash\)}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_UPDATE) || \(\backslash\)}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC1)    || \(\backslash\)}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC1REF) || \(\backslash\)}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC2REF) || \(\backslash\)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC3REF) || \(\backslash\)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{                                        ((\_\_SOURCE\_\_) == TIM\_TRGO\_OC4REF))}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO2\_SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == TIM\_TRGO2\_RESET)                        || \(\backslash\)}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_ENABLE)                       || \(\backslash\)}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_UPDATE)                       || \(\backslash\)}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC1)                          || \(\backslash\)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC1REF)                       || \(\backslash\)}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC2REF)                       || \(\backslash\)}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC3REF)                       || \(\backslash\)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC3REF)                       || \(\backslash\)}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF)                       || \(\backslash\)}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC5REF)                       || \(\backslash\)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC6REF)                       || \(\backslash\)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF\_RISINGFALLING)         || \(\backslash\)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC6REF\_RISINGFALLING)         || \(\backslash\)}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING)  || \(\backslash\)}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING) || \(\backslash\)}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING)  || \(\backslash\)}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING))}}
\DoxyCodeLine{1939 }
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define IS\_TIM\_MSM\_STATE(\_\_STATE\_\_)      (((\_\_STATE\_\_) == TIM\_MASTERSLAVEMODE\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{                                          ((\_\_STATE\_\_) == TIM\_MASTERSLAVEMODE\_DISABLE))}}
\DoxyCodeLine{1942 }
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == TIM\_SLAVEMODE\_DISABLE)   || \(\backslash\)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_RESET)     || \(\backslash\)}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_GATED)     || \(\backslash\)}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_TRIGGER)   || \(\backslash\)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_EXTERNAL1) || \(\backslash\)}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{                                     ((\_\_MODE\_\_) == TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{1949 }
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define IS\_TIM\_PWM\_MODE(\_\_MODE\_\_) (((\_\_MODE\_\_) == TIM\_OCMODE\_PWM1)               || \(\backslash\)}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_PWM2)               || \(\backslash\)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_COMBINED\_PWM1)      || \(\backslash\)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_COMBINED\_PWM2)      || \(\backslash\)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_ASSYMETRIC\_PWM1)    || \(\backslash\)}}
\DoxyCodeLine{1955 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_ASSYMETRIC\_PWM2))}}
\DoxyCodeLine{1956 }
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define IS\_TIM\_OC\_MODE(\_\_MODE\_\_)  (((\_\_MODE\_\_) == TIM\_OCMODE\_TIMING)             || \(\backslash\)}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_ACTIVE)             || \(\backslash\)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_INACTIVE)           || \(\backslash\)}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_TOGGLE)             || \(\backslash\)}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_FORCED\_ACTIVE)      || \(\backslash\)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_FORCED\_INACTIVE)    || \(\backslash\)}}
\DoxyCodeLine{1963 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_RETRIGERRABLE\_OPM1) || \(\backslash\)}}
\DoxyCodeLine{1964 \textcolor{preprocessor}{                                   ((\_\_MODE\_\_) == TIM\_OCMODE\_RETRIGERRABLE\_OPM2))}}
\DoxyCodeLine{1965 }
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGER\_SELECTION(\_\_SELECTION\_\_) (((\_\_SELECTION\_\_) == TIM\_TS\_ITR0)    || \(\backslash\)}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR1)    || \(\backslash\)}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR2)    || \(\backslash\)}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ITR3)    || \(\backslash\)}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_TI1F\_ED) || \(\backslash\)}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_TI1FP1)  || \(\backslash\)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_TI2FP2)  || \(\backslash\)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{                                                 ((\_\_SELECTION\_\_) == TIM\_TS\_ETRF))}}
\DoxyCodeLine{1974 }
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION(\_\_SELECTION\_\_) (((\_\_SELECTION\_\_) == TIM\_TS\_ITR0) || \(\backslash\)}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR1) || \(\backslash\)}}
\DoxyCodeLine{1977 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR2) || \(\backslash\)}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_ITR3) || \(\backslash\)}}
\DoxyCodeLine{1979 \textcolor{preprocessor}{                                                               ((\_\_SELECTION\_\_) == TIM\_TS\_NONE))}}
\DoxyCodeLine{1980 }
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERPOLARITY(\_\_POLARITY\_\_)   (((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_INVERTED   ) || \(\backslash\)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_NONINVERTED) || \(\backslash\)}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_RISING     ) || \(\backslash\)}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_FALLING    ) || \(\backslash\)}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{                                                ((\_\_POLARITY\_\_) == TIM\_TRIGGERPOLARITY\_BOTHEDGE   ))}}
\DoxyCodeLine{1986 }
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERPRESCALER(\_\_PRESCALER\_\_) (((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{                                                ((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{                                                ((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{                                                ((\_\_PRESCALER\_\_) == TIM\_TRIGGERPRESCALER\_DIV8))}}
\DoxyCodeLine{1991 }
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERFILTER(\_\_ICFILTER\_\_) ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{1993 }
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define IS\_TIM\_TI1SELECTION(\_\_TI1SELECTION\_\_)  (((\_\_TI1SELECTION\_\_) == TIM\_TI1SELECTION\_CH1) || \(\backslash\)}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{                                                ((\_\_TI1SELECTION\_\_) == TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{1996 }
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_LENGTH(\_\_LENGTH\_\_)      (((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_1TRANSFER)   || \(\backslash\)}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_2TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_3TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_4TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_5TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_6TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_7TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2004 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_8TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2005 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_9TRANSFERS)  || \(\backslash\)}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_10TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2007 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_11TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_12TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_13TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_14TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2011 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_15TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2012 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_16TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_17TRANSFERS) || \(\backslash\)}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{                                            ((\_\_LENGTH\_\_) == TIM\_DMABURSTLENGTH\_18TRANSFERS))}}
\DoxyCodeLine{2015 }
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_DATA\_LENGTH(LENGTH) (((LENGTH) >= 0x1U) \&\& ((LENGTH) < 0x10000U))}}
\DoxyCodeLine{2017 }
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_FILTER(\_\_ICFILTER\_\_)   ((\_\_ICFILTER\_\_) <= 0xFU)}}
\DoxyCodeLine{2019 }
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define IS\_TIM\_DEADTIME(\_\_DEADTIME\_\_)    ((\_\_DEADTIME\_\_) <= 0xFFU)}}
\DoxyCodeLine{2021 }
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_SYSTEM(\_\_CONFIG\_\_)    (((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_ECC)                  || \(\backslash\)}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_PVD)                  || \(\backslash\)}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_SRAM2\_PARITY\_ERROR)   || \(\backslash\)}}
\DoxyCodeLine{2025 \textcolor{preprocessor}{                                            ((\_\_CONFIG\_\_) == TIM\_BREAK\_SYSTEM\_LOCKUP))}}
\DoxyCodeLine{2026 }
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(\_\_TRIGGER\_\_) (((\_\_TRIGGER\_\_) == TIM\_SLAVEMODE\_TRIGGER) || \(\backslash\)}}
\DoxyCodeLine{2028 \textcolor{preprocessor}{                                                       ((\_\_TRIGGER\_\_) == TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{2029 }
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define TIM\_SET\_ICPRESCALERVALUE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_ICPSC\_\_) \(\backslash\)}}
\DoxyCodeLine{2031 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= (\_\_ICPSC\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2032 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= ((\_\_ICPSC\_\_) << 8U)) :\(\backslash\)}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= (\_\_ICPSC\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= ((\_\_ICPSC\_\_) << 8U)))}}
\DoxyCodeLine{2035 }
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define TIM\_RESET\_ICPRESCALERVALUE(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC1PSC) :\(\backslash\)}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC2PSC) :\(\backslash\)}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_IC3PSC) :\(\backslash\)}}
\DoxyCodeLine{2040 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{2041 }
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_POLARITY\_\_) \(\backslash\)}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= (\_\_POLARITY\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2044 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= ((\_\_POLARITY\_\_) << 4U)) :\(\backslash\)}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= ((\_\_POLARITY\_\_) << 8U)) :\(\backslash\)}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER |= (((\_\_POLARITY\_\_) << 12U))))}}
\DoxyCodeLine{2047 }
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define TIM\_RESET\_CAPTUREPOLARITY(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP)) :\(\backslash\)}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC2P | TIM\_CCER\_CC2NP)) :\(\backslash\)}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC3P | TIM\_CCER\_CC3NP)) :\(\backslash\)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \&= \string~(TIM\_CCER\_CC4P | TIM\_CCER\_CC4NP)))}}
\DoxyCodeLine{2053 }
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_STATE\_GET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{2055 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? (\_\_HANDLE\_\_)-\/>ChannelState[0] :\(\backslash\)}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (\_\_HANDLE\_\_)-\/>ChannelState[1] :\(\backslash\)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? (\_\_HANDLE\_\_)-\/>ChannelState[2] :\(\backslash\)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? (\_\_HANDLE\_\_)-\/>ChannelState[3] :\(\backslash\)}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? (\_\_HANDLE\_\_)-\/>ChannelState[4] :\(\backslash\)}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{   (\_\_HANDLE\_\_)-\/>ChannelState[5])}}
\DoxyCodeLine{2061 }
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_STATE\_SET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_CHANNEL\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>ChannelState[0] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>ChannelState[1] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2065 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>ChannelState[2] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_4) ? ((\_\_HANDLE\_\_)-\/>ChannelState[3] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_5) ? ((\_\_HANDLE\_\_)-\/>ChannelState[4] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>ChannelState[5] = (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{2069 }
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_STATE\_SET\_ALL(\_\_HANDLE\_\_,  \_\_CHANNEL\_STATE\_\_) do \{ \(\backslash\)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[0]  = \(\backslash\)}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[1]  = \(\backslash\)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2075 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[2]  = \(\backslash\)}}
\DoxyCodeLine{2076 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[3]  = \(\backslash\)}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[4]  = \(\backslash\)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{                                                                       (\_\_HANDLE\_\_)-\/>ChannelState[5]  = \(\backslash\)}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{                                                                       (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{                                                                     \} while(0)}}
\DoxyCodeLine{2084 }
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_N\_STATE\_GET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? (\_\_HANDLE\_\_)-\/>ChannelNState[0] :\(\backslash\)}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (\_\_HANDLE\_\_)-\/>ChannelNState[1] :\(\backslash\)}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? (\_\_HANDLE\_\_)-\/>ChannelNState[2] :\(\backslash\)}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{   (\_\_HANDLE\_\_)-\/>ChannelNState[3])}}
\DoxyCodeLine{2090 }
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_N\_STATE\_SET(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_CHANNEL\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>ChannelNState[0] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>ChannelNState[1] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>ChannelNState[2] = (\_\_CHANNEL\_STATE\_\_)) :\(\backslash\)}}
\DoxyCodeLine{2095 \textcolor{preprocessor}{   ((\_\_HANDLE\_\_)-\/>ChannelNState[3] = (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{2096 }
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_N\_STATE\_SET\_ALL(\_\_HANDLE\_\_,  \_\_CHANNEL\_STATE\_\_) do \{ \(\backslash\)}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[0] = \(\backslash\)}}
\DoxyCodeLine{2099 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[1] = \(\backslash\)}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[2] = \(\backslash\)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2104 \textcolor{preprocessor}{                                                                         (\_\_HANDLE\_\_)-\/>ChannelNState[3] = \(\backslash\)}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{                                                                         (\_\_CHANNEL\_STATE\_\_);  \(\backslash\)}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{                                                                       \} while(0)}}
\DoxyCodeLine{2107 }
\DoxyCodeLine{2111 \textcolor{comment}{/* End of private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2112 }
\DoxyCodeLine{2113 \textcolor{comment}{/* Include TIM HAL Extended module */}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__tim__ex_8h}{stm32l4xx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{2115 }
\DoxyCodeLine{2116 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2125 \textcolor{comment}{/* Time Base functions ********************************************************/}}
\DoxyCodeLine{2126 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga1b288eb68eb52c97b8d187cdd6e9088f}{HAL\_TIM\_Base\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2127 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gaaf97adbc39e48456a1c83c54895de83b}{HAL\_TIM\_Base\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2128 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2129 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2130 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2131 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gaf7e5ee80207a338050413e14f7bd24f9}{HAL\_TIM\_Base\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2132 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga78697261126cd2facc463b81e8c4b238}{HAL\_TIM\_Base\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2133 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2134 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_gae517d80e2ac713069767df8e8915971e}{HAL\_TIM\_Base\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2135 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga19443605c97f15b5ede7d8337534ece4}{HAL\_TIM\_Base\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2136 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2137 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga263ffa0db8285daa9ca0010690079203}{HAL\_TIM\_Base\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{2138 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group1_ga7673776de6e35f5cbe887e62e13e87b5}{HAL\_TIM\_Base\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2147 \textcolor{comment}{/* Timer Output Compare functions *********************************************/}}
\DoxyCodeLine{2148 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga7541c3db71ec7c0b4b54afa473bdb19a}{HAL\_TIM\_OC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2149 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga79f0c3e3015a81c535a578edc2fee8ca}{HAL\_TIM\_OC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2150 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2151 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2152 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2153 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga5dbbafc75b341b79d29bc41f8ec15492}{HAL\_TIM\_OC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2154 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga9cb1f62afb99aea0db8cc28b378b68ad}{HAL\_TIM\_OC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2155 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2156 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gad3116f3b344392f7b947ff1218ba9ed8}{HAL\_TIM\_OC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2157 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_gacc324ef35c0b207a8331c657d86fc1bd}{HAL\_TIM\_OC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2158 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2159 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga1e4410b534d2381ff535bb987f340cba}{HAL\_TIM\_OC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, \textcolor{keyword}{const} uint32\_t *pData,}
\DoxyCodeLine{2160                                        uint16\_t Length);}
\DoxyCodeLine{2161 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group2_ga27f1f66d2d38ec428580a5feb3628c48}{HAL\_TIM\_OC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2170 \textcolor{comment}{/* Timer PWM functions ********************************************************/}}
\DoxyCodeLine{2171 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga25824b2eed564cc37a8983b99a83bdc7}{HAL\_TIM\_PWM\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2172 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga5bb7b197ace5bab9ef120163ff1520bd}{HAL\_TIM\_PWM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2173 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2174 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2175 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2176 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga11da9bda53a5d21c293bb01da91e592d}{HAL\_TIM\_PWM\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2177 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gae087011858379feeb770ecb4568829d3}{HAL\_TIM\_PWM\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2178 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2179 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{HAL\_TIM\_PWM\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2180 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga0559af125dc5fb2bb183a6a4b86808b5}{HAL\_TIM\_PWM\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2181 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2182 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_ga3621f6126e33c1abb80cb572499f335c}{HAL\_TIM\_PWM\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, \textcolor{keyword}{const} uint32\_t *pData,}
\DoxyCodeLine{2183                                         uint16\_t Length);}
\DoxyCodeLine{2184 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group3_gad77367f9b8d8d17842a913f7d6ce274b}{HAL\_TIM\_PWM\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2193 \textcolor{comment}{/* Timer Input Capture functions **********************************************/}}
\DoxyCodeLine{2194 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga342aa1098891f55f59c7867afff589c1}{HAL\_TIM\_IC\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2195 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga2fc9af96c4ec45ba9057e182012f3586}{HAL\_TIM\_IC\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2196 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2197 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2198 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2199 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gaab393018ca6f8fad04a815feb1796ce7}{HAL\_TIM\_IC\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2200 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga1b5edb103cb27dbd5380e9b24d12658f}{HAL\_TIM\_IC\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2201 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2202 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gac0e3515f374ec6b9d30609cd683649d6}{HAL\_TIM\_IC\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2203 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gaf5664e207667c99ef50378813056e5f6}{HAL\_TIM\_IC\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2204 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2205 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_gac3b7deffff43a8bdc3e2eea42115efff}{HAL\_TIM\_IC\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{2206 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group4_ga8e7dc17f058ef9c826774436d68f80b5}{HAL\_TIM\_IC\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2215 \textcolor{comment}{/* Timer One Pulse functions **************************************************/}}
\DoxyCodeLine{2216 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga476d67a220c23ebdc69fac7b09dbaa72}{HAL\_TIM\_OnePulse\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OnePulseMode);}
\DoxyCodeLine{2217 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gae60b468b11199522c6c83a943439c7b7}{HAL\_TIM\_OnePulse\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2218 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2219 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2220 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2221 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga40e43e4f2484df59079e0316d6a6fd23}{HAL\_TIM\_OnePulse\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2222 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gac7744a2a063e8bf2909319d70fc764fd}{HAL\_TIM\_OnePulse\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2223 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2224 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_gafcde302725d20c6f992f26660d491bb9}{HAL\_TIM\_OnePulse\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2225 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group5_ga6bbce5414404228fde71dadd8d1cddc7}{HAL\_TIM\_OnePulse\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{2234 \textcolor{comment}{/* Timer Encoder functions ****************************************************/}}
\DoxyCodeLine{2235 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga16beb79937c32f993bbc4fdc1e492c52}{HAL\_TIM\_Encoder\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}} *sConfig);}
\DoxyCodeLine{2236 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gaaf99281fd7635e20c08e48bfc9ea11e3}{HAL\_TIM\_Encoder\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2237 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2238 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2239 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{2240 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga6450b21fa2bf6bf71a0f85c0a1519e21}{HAL\_TIM\_Encoder\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2241 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga2d603e9167803b080be1f2915e972bbf}{HAL\_TIM\_Encoder\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2242 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{2243 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga9a573a3203752709841acab8412f541e}{HAL\_TIM\_Encoder\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2244 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_gac07923b4764255a1e0b82c975689542d}{HAL\_TIM\_Encoder\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2245 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{2246 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga8b9798534ad0917d31d581afe720d8cf}{HAL\_TIM\_Encoder\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData1,}
\DoxyCodeLine{2247                                             uint32\_t *pData2, uint16\_t Length);}
\DoxyCodeLine{2248 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group6_ga12ea48505e269532feff5b64f605b56f}{HAL\_TIM\_Encoder\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2257 \textcolor{comment}{/* Interrupt Handler functions  ***********************************************/}}
\DoxyCodeLine{2258 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group7_ga2dc3ef34340412aa8a01d734d2ff8f88}{HAL\_TIM\_IRQHandler}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2267 \textcolor{comment}{/* Control functions  *********************************************************/}}
\DoxyCodeLine{2268 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8fb64ba07b18cc24f8f9191369ed2d02}{HAL\_TIM\_OC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{2269                                            uint32\_t Channel);}
\DoxyCodeLine{2270 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga258d2356d817adaa3d39d2d0b6de9223}{HAL\_TIM\_PWM\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{2271                                             uint32\_t Channel);}
\DoxyCodeLine{2272 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga031c508e41997d53c059665ebd3638a3}{HAL\_TIM\_IC\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{2273                                            uint32\_t Channel);}
\DoxyCodeLine{2274 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\_TIM\_OnePulse\_ConfigChannel}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}} *sConfig,}
\DoxyCodeLine{2275                                                  uint32\_t OutputChannel,  uint32\_t InputChannel);}
\DoxyCodeLine{2276 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gae194787f5481c163b6eec962ed7ff205}{HAL\_TIM\_ConfigOCrefClear}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{2277                                            \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}} *sClearInputConfig,}
\DoxyCodeLine{2278                                            uint32\_t Channel);}
\DoxyCodeLine{2279 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gaa29ed013caefca2a181a1cabac66d521}{HAL\_TIM\_ConfigClockSource}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}} *sClockSourceConfig);}
\DoxyCodeLine{2280 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\_TIM\_ConfigTI1Input}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t TI1\_Selection);}
\DoxyCodeLine{2281 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga50ddcf971c747fa974c7b89ff5d3fe18}{HAL\_TIM\_SlaveConfigSynchro}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig);}
\DoxyCodeLine{2282 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga5ac6bc06273d5b5b848eda023a32fe2f}{HAL\_TIM\_SlaveConfigSynchro\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} *sSlaveConfig);}
\DoxyCodeLine{2283 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga35788d18e435d06a76a40fda5d6c13e7}{HAL\_TIM\_DMABurst\_WriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2284                                               uint32\_t BurstRequestSrc, \textcolor{keyword}{const} uint32\_t  *BurstBuffer, uint32\_t  BurstLength);}
\DoxyCodeLine{2285 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga0c198603c11b2e0140dabd8dcdb5a0ff}{HAL\_TIM\_DMABurst\_MultiWriteStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2286                                                    uint32\_t BurstRequestSrc, \textcolor{keyword}{const} uint32\_t *BurstBuffer,}
\DoxyCodeLine{2287                                                    uint32\_t BurstLength,  uint32\_t DataLength);}
\DoxyCodeLine{2288 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\_TIM\_DMABurst\_WriteStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc);}
\DoxyCodeLine{2289 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga39c612c473747448615e2e3cb2668224}{HAL\_TIM\_DMABurst\_ReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2290                                              uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer, uint32\_t  BurstLength);}
\DoxyCodeLine{2291 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga741807469bb3349d9a63fb492d277b41}{HAL\_TIM\_DMABurst\_MultiReadStart}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{2292                                                   uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer,}
\DoxyCodeLine{2293                                                   uint32\_t  BurstLength, uint32\_t  DataLength);}
\DoxyCodeLine{2294 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\_TIM\_DMABurst\_ReadStop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc);}
\DoxyCodeLine{2295 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\_TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t EventSource);}
\DoxyCodeLine{2296 uint32\_t \mbox{\hyperlink{group___t_i_m___exported___functions___group8_ga726cf270b20654c4094da3eca1648f92}{HAL\_TIM\_ReadCapturedValue}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{2305 \textcolor{comment}{/* Callback in non blocking modes (Interrupt and DMA) *************************/}}
\DoxyCodeLine{2306 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2307 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2308 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2309 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2310 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2311 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2312 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2313 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2314 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2315 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2316 }
\DoxyCodeLine{2317 \textcolor{comment}{/* Callbacks Register/UnRegister functions  ***********************************/}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{2319 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_RegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID,}
\DoxyCodeLine{2320                                            pTIM\_CallbackTypeDef pCallback);}
\DoxyCodeLine{2321 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_UnRegisterCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID);}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2323 }
\DoxyCodeLine{2332 \textcolor{comment}{/* Peripheral State functions  ************************************************/}}
\DoxyCodeLine{2333 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga42bb3b65bc8be378b82748feb9898b75}{HAL\_TIM\_Base\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2334 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gad1aa07ea9327c409b78b36fe0ed78a6e}{HAL\_TIM\_OC\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2335 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga795c42446ffd11385c8b66087fe695f6}{HAL\_TIM\_PWM\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2336 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga39d5fb67dc3867b6f9bd6a0a99fa0b82}{HAL\_TIM\_IC\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2337 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga28deed8246fb5225ee2ae354250e8e37}{HAL\_TIM\_OnePulse\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2338 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga727c46df756e06eb4730ab5413c52b6d}{HAL\_TIM\_Encoder\_GetState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2339 }
\DoxyCodeLine{2340 \textcolor{comment}{/* Peripheral Channel state functions  ************************************************/}}
\DoxyCodeLine{2341 \mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga878b1bc139a257de3a427b235cd639f3}{HAL\_TIM\_GetActiveChannel}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2342 \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_ga3ce6635814be512115f217d3ad798a64}{HAL\_TIM\_GetChannelState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  uint32\_t Channel);}
\DoxyCodeLine{2343 \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}} \mbox{\hyperlink{group___t_i_m___exported___functions___group10_gac66bce244fd83b4a1ef9cc5a594f8ac5}{HAL\_TIM\_DMABurstState}}(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2351 \textcolor{comment}{/* End of exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2352 }
\DoxyCodeLine{2353 \textcolor{comment}{/* Private functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2357 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_gae0f82ff07c1973cf4fb132740a8e24ae}{TIM\_Base\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}} *Structure);}
\DoxyCodeLine{2358 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{2359 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga5d921b105aeea15c381e7a265af9092e}{TIM\_OC2\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{2360 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{2361                        uint32\_t TIM\_ExtTRGPolarity, uint32\_t ExtTRGFilter);}
\DoxyCodeLine{2362 }
\DoxyCodeLine{2363 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2364 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2365 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2366 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{2367 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ChannelState);}
\DoxyCodeLine{2368 }
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{2370 \textcolor{keywordtype}{void} TIM\_ResetCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2372 }
\DoxyCodeLine{2376 \textcolor{comment}{/* End of private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2377 }
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{2387 \}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2389 }
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_HAL\_TIM\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
