
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.39

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency spi_clk$_DFFE_PN0P_/CLK ^
  -0.40 target latency rx_shift[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.26    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    1.33 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00    0.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.22    0.24    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.10    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: spi_miso (input port clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v spi_miso (in)
                                         spi_miso (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     8    0.07    0.16    0.19    0.39 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3 (net)
                  0.16    0.00    0.39 v _214_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    0.61 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    0.61 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.23    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00    0.41 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.07    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_shift[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.26    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.41    0.20    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.21    0.02    1.59 ^ rx_shift[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.23   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.40 ^ rx_shift[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                          0.14   10.53   library recovery time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.23    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.59    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.28    0.00    1.00 ^ _146_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     6    0.06    0.18    0.14    1.14 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _116_ (net)
                  0.18    0.00    1.14 v _149_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.30    1.44 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _123_ (net)
                  0.12    0.00    1.44 v _150_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    1.65 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _136_ (net)
                  0.08    0.00    1.65 v _268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.13    0.32    1.97 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _138_ (net)
                  0.13    0.00    1.97 ^ _197_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.12    0.10    2.07 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _072_ (net)
                  0.12    0.00    2.07 v _211_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     6    0.04    0.15    0.28    2.35 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.15    0.00    2.35 v _212_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    2.60 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _086_ (net)
                  0.11    0.00    2.60 v _213_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.11    2.71 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _087_ (net)
                  0.12    0.00    2.71 ^ _214_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    2.93 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    2.93 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.93   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.23    0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00   10.41 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                         -0.09   10.32   library setup time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_shift[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.26    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.41    0.20    0.24    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.21    0.02    1.59 ^ rx_shift[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.23   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.40 ^ rx_shift[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                          0.14   10.53   library recovery time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.23    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.59    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.28    0.00    1.00 ^ _146_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     6    0.06    0.18    0.14    1.14 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _116_ (net)
                  0.18    0.00    1.14 v _149_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.30    1.44 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _123_ (net)
                  0.12    0.00    1.44 v _150_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    1.65 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _136_ (net)
                  0.08    0.00    1.65 v _268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.13    0.32    1.97 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _138_ (net)
                  0.13    0.00    1.97 ^ _197_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.12    0.10    2.07 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _072_ (net)
                  0.12    0.00    2.07 v _211_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     6    0.04    0.15    0.28    2.35 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.15    0.00    2.35 v _212_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    2.60 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _086_ (net)
                  0.11    0.00    2.60 v _213_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.11    2.71 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _087_ (net)
                  0.12    0.00    2.71 ^ _214_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    2.93 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    2.93 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.93   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.14    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.23    0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00   10.41 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                         -0.09   10.32   library setup time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.3494715690612793

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8391

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2728375196456909

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9344

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.59    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    1.14 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.30    1.44 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.20    1.65 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.32    1.97 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.10    2.07 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.28    2.35 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.60 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.11    2.71 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.22    2.93 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.93 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.93   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.41 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.41   clock reconvergence pessimism
  -0.09   10.32   library setup time
          10.32   data required time
---------------------------------------------------------
          10.32   data required time
          -2.93   data arrival time
---------------------------------------------------------
           7.39   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.82 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.89 ^ _245_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.93 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.93 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.41   clock reconvergence pessimism
   0.08    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3952

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4058

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.9301

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.3854

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
252.052831

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.68e-03   9.97e-04   2.15e-08   7.67e-03  36.0%
Combinational          7.68e-03   3.43e-03   3.50e-08   1.11e-02  52.2%
Clock                  1.34e-03   1.17e-03   2.85e-08   2.51e-03  11.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-02   5.59e-03   8.51e-08   2.13e-02 100.0%
                          73.7%      26.3%       0.0%
