Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Lenng, V., MacKay, J., Reif, M., Bao, L., Brown, J., Mattina, M., Mia., C.-C., Ramey, C., Wentzlaff, D., Anderson, W., Berger, E., Fairbanks, N., Khan, D., Montenegro, F., Sticknay, J., and Zooks, J. 2008. TILE64 processor: A 64-core SoC with mesh interconnect. In Proceedings of the International Solid-State Circuits Conference (ISSCC).
Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , Bill Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, v.30 n.2, p.16-29, March 2010[doi>10.1109/MM.2010.31]
Marc Geilen , Twan Basten, Reactive process networks, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017778]
Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168877]
Amir H. Hormati , Yoonseo Choi , Manjunath Kudlur , Rodric Rabbah , Trevor Mudge , Scott Mahlke, Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.214-223, September 12-16, 2009[doi>10.1109/PACT.2009.39]
Yiannis Iosifidis , Arindam Mallik , Stylianos Mamagkakis , Eddy De Greef , Alexandros Bartzas , Dimitrios Soudris , Francky Catthoor, A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837410]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Ming-Yung Ko , Praveen K. Murthy , Shuvra S. Bhattacharyya, Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.14-es, May 2007[doi>10.1145/1234675.1234681]
Manjunath Kudlur , Scott Mahlke, Orchestrating the execution of stream programs on multicore platforms, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375596]
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
Praveen K. Murthy , Shuvra S. Bhattacharyya, Buffer mergingâ€”a powerful technique for reducing memory requirements of synchronous dataflow specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.212-237, April 2004[doi>10.1145/989995.989999]
Gajinder Panesar , Daniel Towner , Andrew Duller , Alan Gray , Will Robbins, Deterministic parallel processing, International Journal of Parallel Programming, v.34 n.4, p.323-341, August 2006[doi>10.1007/s10766-006-0019-9]
Andy D. Pimentel , Louis O. Hertzberger , Paul Lieverse , Pieter van der Wolf , Ed F. Deprettere, Exploring Embedded-Systems Architectures with Artemis, Computer, v.34 n.11, p.57-63, November 2001[doi>10.1109/2.963445]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
Rusu, S., Tam, S., Muljono, H., Ayers, D., Chang, J., Varada, R., Ratta, M., and Vora, S. 2009. A 45nm 8-core enterprise Xeon processor. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 9--12.
John Ruttenberg , G. R. Gao , A. Stoutchinin , W. Lichtenstein, Software pipelining showdown: optimal vs. heuristic methods in a production compiler, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.1-11, May 21-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/231379.231385]
Sander Stuijk , Marc Geilen , Twan Basten, Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs, IEEE Transactions on Computers, v.57 n.10, p.1331-1345, October 2008[doi>10.1109/TC.2008.58]
Thiele, L. and Wandeler, E. 2005. Performance analysis of distributed embedded systems. In Proceedings of the Embedded Systems Handbook. CRC Press.
Truong, D., Cheng, W. H., Mohsenin, T., Yu, Z., Jacobsen, A. T., Landge, G., Meenwsen, M. J., Watnik, C., Tran, A. T., Xiao, Z., Work, E. W., Webb, J. W., Mejia, P. V., and Bass, B. M. 2008. A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling. In Proceedings of the Symposium on VLSI Circuits.
Maarten H. Wiggers , Marco J. G. Bekooij , Marc C. W. Geilen , Twan Basten, Simultaneous budget and buffer size computation for throughput-constrained task graphs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Liping Xue , Ozcan ozturk , Feihui Li , Mahmut Kandemir , I. Kolcu, Dynamic partitioning of processing and memory resources in embedded MPSoC architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
