
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 101075611, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v
Parsing SystemVerilog input from `/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/synthesis/hierarchy.dot'.
Dumping module register to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \register

3.2. Analyzing design hierarchy..
Top module:  \register
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \register

5.2. Analyzing design hierarchy..
Top module:  \register
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69 in module register.
Removed a total of 0 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 71 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:13$247'.
  Set init value: \set = 0

10. Executing PROC_ARST pass (detect async resets in processes).

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:13$247'.
Creating decoders for process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:38$244'.
Creating decoders for process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
     1/106: $3$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$243
     2/106: $3$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_DATA[31:0]$242
     3/106: $3$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_ADDR[4:0]$241
     4/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$209
     5/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_DATA[31:0]$208
     6/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_ADDR[4:0]$207
     7/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$240
     8/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$239
     9/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$238
    10/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$237
    11/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$236
    12/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$235
    13/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$234
    14/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$233
    15/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$232
    16/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$231
    17/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$230
    18/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$229
    19/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$228
    20/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$227
    21/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$226
    22/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$225
    23/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$224
    24/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$223
    25/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$222
    26/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$221
    27/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$220
    28/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$219
    29/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$218
    30/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$217
    31/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$216
    32/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$215
    33/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$214
    34/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$213
    35/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$212
    36/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$211
    37/106: $2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$210
    38/106: $2$fordecl_block$3.i[31:0]$206
    39/106: $1$fordecl_block$1.i[31:0]$138
    40/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$170
    41/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$169
    42/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$168
    43/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$167
    44/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$166
    45/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$165
    46/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$164
    47/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$163
    48/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$162
    49/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$161
    50/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$160
    51/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$159
    52/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$158
    53/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$157
    54/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$156
    55/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$155
    56/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$154
    57/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$153
    58/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$152
    59/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$151
    60/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$150
    61/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$149
    62/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$148
    63/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$147
    64/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$146
    65/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$145
    66/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$144
    67/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$143
    68/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$142
    69/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$141
    70/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$140
    71/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$204
    72/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$203
    73/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$202
    74/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$201
    75/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$200
    76/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$199
    77/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$198
    78/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$197
    79/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$196
    80/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$195
    81/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$194
    82/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$193
    83/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$192
    84/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$191
    85/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$190
    86/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$189
    87/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$188
    88/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$187
    89/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$186
    90/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$185
    91/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$184
    92/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$183
    93/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$182
    94/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$181
    95/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$180
    96/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$179
    97/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$178
    98/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$177
    99/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$176
   100/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$175
   101/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$174
   102/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$173
   103/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_DATA[31:0]$172
   104/106: $1$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_ADDR[4:0]$171
   105/106: $1$fordecl_block$3.i[31:0]$139
   106/106: $0\set[31:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\register.\data_out1' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:38$244'.
  created $dff cell `$procdff$692' with negative edge clock.
Creating register for signal `\register.\data_out2' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:38$244'.
  created $dff cell `$procdff$693' with negative edge clock.
Creating register for signal `\register.\set' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\register.$fordecl_block$1.i' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\register.$fordecl_block$3.i' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_ADDR' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_DATA' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\register.$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:35$68_EN' using process `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
  created $dff cell `$procdff$762' with positive edge clock.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:13$247'.
Removing empty process `register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:38$244'.
Found and cleaned up 3 empty switches in `\register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
Removing empty process `register.$proc$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:15$69'.
Cleaned up 3 empty switches.

17. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

18. Executing FLATTEN pass (flatten design).

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 72 unused cells and 397 unused wires.
<suppressed ~73 debug messages>

21. Executing CHECK pass (checking for obvious problems).
Checking module register...
Found and reported 0 problems.

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$252.
    dead port 1/2 on $mux $procmux$255.
    dead port 2/2 on $mux $procmux$261.
    dead port 1/2 on $mux $procmux$264.
    dead port 2/2 on $mux $procmux$270.
    dead port 1/2 on $mux $procmux$273.
    dead port 1/2 on $mux $procmux$279.
    dead port 1/2 on $mux $procmux$285.
    dead port 1/2 on $mux $procmux$291.
    dead port 1/2 on $mux $procmux$297.
    dead port 1/2 on $mux $procmux$303.
    dead port 1/2 on $mux $procmux$309.
    dead port 1/2 on $mux $procmux$315.
    dead port 1/2 on $mux $procmux$321.
    dead port 1/2 on $mux $procmux$327.
    dead port 1/2 on $mux $procmux$333.
    dead port 1/2 on $mux $procmux$339.
    dead port 1/2 on $mux $procmux$345.
    dead port 1/2 on $mux $procmux$351.
    dead port 1/2 on $mux $procmux$357.
    dead port 1/2 on $mux $procmux$363.
    dead port 1/2 on $mux $procmux$369.
    dead port 1/2 on $mux $procmux$375.
    dead port 1/2 on $mux $procmux$381.
    dead port 1/2 on $mux $procmux$387.
    dead port 1/2 on $mux $procmux$393.
    dead port 1/2 on $mux $procmux$399.
    dead port 1/2 on $mux $procmux$405.
    dead port 1/2 on $mux $procmux$411.
    dead port 1/2 on $mux $procmux$417.
    dead port 1/2 on $mux $procmux$423.
    dead port 1/2 on $mux $procmux$429.
    dead port 1/2 on $mux $procmux$435.
    dead port 1/2 on $mux $procmux$441.
    dead port 1/2 on $mux $procmux$447.
    dead port 1/2 on $mux $procmux$453.
    dead port 1/2 on $mux $procmux$459.
    dead port 1/2 on $mux $procmux$465.
    dead port 1/2 on $mux $procmux$471.
    dead port 1/2 on $mux $procmux$477.
Removed 40 multiplexer ports.
<suppressed ~66 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
    Consolidated identical input bits for $mux cell $procmux$250:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$250_Y
      New ports: A=1'0, B=1'1, Y=$procmux$250_Y [0]
      New connections: $procmux$250_Y [31:1] = { $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] $procmux$250_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$294:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$294_Y
      New ports: A=1'1, B=1'0, Y=$procmux$294_Y [0]
      New connections: $procmux$294_Y [31:1] = { $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] $procmux$294_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$300:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$300_Y
      New ports: A=1'1, B=1'0, Y=$procmux$300_Y [0]
      New connections: $procmux$300_Y [31:1] = { $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] $procmux$300_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$306:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$306_Y
      New ports: A=1'1, B=1'0, Y=$procmux$306_Y [0]
      New connections: $procmux$306_Y [31:1] = { $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] $procmux$306_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$312:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$312_Y
      New ports: A=1'1, B=1'0, Y=$procmux$312_Y [0]
      New connections: $procmux$312_Y [31:1] = { $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$318:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$318_Y
      New ports: A=1'1, B=1'0, Y=$procmux$318_Y [0]
      New connections: $procmux$318_Y [31:1] = { $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] $procmux$318_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$324:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$324_Y
      New ports: A=1'1, B=1'0, Y=$procmux$324_Y [0]
      New connections: $procmux$324_Y [31:1] = { $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] $procmux$324_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$330:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$330_Y
      New ports: A=1'1, B=1'0, Y=$procmux$330_Y [0]
      New connections: $procmux$330_Y [31:1] = { $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] $procmux$330_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$336:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$336_Y
      New ports: A=1'1, B=1'0, Y=$procmux$336_Y [0]
      New connections: $procmux$336_Y [31:1] = { $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] $procmux$336_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$342:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$342_Y
      New ports: A=1'1, B=1'0, Y=$procmux$342_Y [0]
      New connections: $procmux$342_Y [31:1] = { $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] $procmux$342_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$348:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$348_Y
      New ports: A=1'1, B=1'0, Y=$procmux$348_Y [0]
      New connections: $procmux$348_Y [31:1] = { $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] $procmux$348_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$354:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$354_Y
      New ports: A=1'1, B=1'0, Y=$procmux$354_Y [0]
      New connections: $procmux$354_Y [31:1] = { $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] $procmux$354_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$360:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$360_Y
      New ports: A=1'1, B=1'0, Y=$procmux$360_Y [0]
      New connections: $procmux$360_Y [31:1] = { $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] $procmux$360_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$366:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$366_Y
      New ports: A=1'1, B=1'0, Y=$procmux$366_Y [0]
      New connections: $procmux$366_Y [31:1] = { $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] $procmux$366_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$372:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$372_Y
      New ports: A=1'1, B=1'0, Y=$procmux$372_Y [0]
      New connections: $procmux$372_Y [31:1] = { $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] $procmux$372_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$378:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$378_Y
      New ports: A=1'1, B=1'0, Y=$procmux$378_Y [0]
      New connections: $procmux$378_Y [31:1] = { $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] $procmux$378_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$384:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$384_Y
      New ports: A=1'1, B=1'0, Y=$procmux$384_Y [0]
      New connections: $procmux$384_Y [31:1] = { $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] $procmux$384_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$390:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$390_Y
      New ports: A=1'1, B=1'0, Y=$procmux$390_Y [0]
      New connections: $procmux$390_Y [31:1] = { $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] $procmux$390_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$396:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$396_Y
      New ports: A=1'1, B=1'0, Y=$procmux$396_Y [0]
      New connections: $procmux$396_Y [31:1] = { $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] $procmux$396_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$402:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$402_Y
      New ports: A=1'1, B=1'0, Y=$procmux$402_Y [0]
      New connections: $procmux$402_Y [31:1] = { $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] $procmux$402_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$408:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$408_Y
      New ports: A=1'1, B=1'0, Y=$procmux$408_Y [0]
      New connections: $procmux$408_Y [31:1] = { $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] $procmux$408_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$414:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$414_Y
      New ports: A=1'1, B=1'0, Y=$procmux$414_Y [0]
      New connections: $procmux$414_Y [31:1] = { $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] $procmux$414_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$420:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$420_Y
      New ports: A=1'1, B=1'0, Y=$procmux$420_Y [0]
      New connections: $procmux$420_Y [31:1] = { $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] $procmux$420_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$426:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$426_Y
      New ports: A=1'1, B=1'0, Y=$procmux$426_Y [0]
      New connections: $procmux$426_Y [31:1] = { $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] $procmux$426_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$432:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$432_Y
      New ports: A=1'1, B=1'0, Y=$procmux$432_Y [0]
      New connections: $procmux$432_Y [31:1] = { $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] $procmux$432_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$438:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$438_Y
      New ports: A=1'1, B=1'0, Y=$procmux$438_Y [0]
      New connections: $procmux$438_Y [31:1] = { $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] $procmux$438_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$444:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$444_Y
      New ports: A=1'1, B=1'0, Y=$procmux$444_Y [0]
      New connections: $procmux$444_Y [31:1] = { $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] $procmux$444_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$450:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$450_Y
      New ports: A=1'1, B=1'0, Y=$procmux$450_Y [0]
      New connections: $procmux$450_Y [31:1] = { $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] $procmux$450_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$456:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$456_Y
      New ports: A=1'1, B=1'0, Y=$procmux$456_Y [0]
      New connections: $procmux$456_Y [31:1] = { $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] $procmux$456_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$462:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$462_Y
      New ports: A=1'1, B=1'0, Y=$procmux$462_Y [0]
      New connections: $procmux$462_Y [31:1] = { $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] $procmux$462_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$468:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$468_Y
      New ports: A=1'1, B=1'0, Y=$procmux$468_Y [0]
      New connections: $procmux$468_Y [31:1] = { $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] $procmux$468_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$474:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$procmux$474_Y
      New ports: A=1'1, B=1'0, Y=$procmux$474_Y [0]
      New connections: $procmux$474_Y [31:1] = { $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] $procmux$474_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$489:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$35_EN[31:0]$102 [0] }
    Consolidated identical input bits for $mux cell $procmux$492:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$34_EN[31:0]$101 [0] }
    Consolidated identical input bits for $mux cell $procmux$495:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$33_EN[31:0]$100 [0] }
    Consolidated identical input bits for $mux cell $procmux$498:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$32_EN[31:0]$99 [0] }
    Consolidated identical input bits for $mux cell $procmux$501:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$31_EN[31:0]$98 [0] }
    Consolidated identical input bits for $mux cell $procmux$504:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$30_EN[31:0]$97 [0] }
    Consolidated identical input bits for $mux cell $procmux$507:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$29_EN[31:0]$96 [0] }
    Consolidated identical input bits for $mux cell $procmux$510:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$28_EN[31:0]$95 [0] }
    Consolidated identical input bits for $mux cell $procmux$513:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$27_EN[31:0]$94 [0] }
    Consolidated identical input bits for $mux cell $procmux$516:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$26_EN[31:0]$93 [0] }
    Consolidated identical input bits for $mux cell $procmux$519:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$25_EN[31:0]$92 [0] }
    Consolidated identical input bits for $mux cell $procmux$522:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$24_EN[31:0]$91 [0] }
    Consolidated identical input bits for $mux cell $procmux$525:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$23_EN[31:0]$90 [0] }
    Consolidated identical input bits for $mux cell $procmux$528:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$22_EN[31:0]$89 [0] }
    Consolidated identical input bits for $mux cell $procmux$531:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$21_EN[31:0]$88 [0] }
    Consolidated identical input bits for $mux cell $procmux$534:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$20_EN[31:0]$87 [0] }
    Consolidated identical input bits for $mux cell $procmux$537:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$19_EN[31:0]$86 [0] }
    Consolidated identical input bits for $mux cell $procmux$540:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$18_EN[31:0]$85 [0] }
    Consolidated identical input bits for $mux cell $procmux$543:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$17_EN[31:0]$84 [0] }
    Consolidated identical input bits for $mux cell $procmux$546:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$16_EN[31:0]$83 [0] }
    Consolidated identical input bits for $mux cell $procmux$549:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$15_EN[31:0]$82 [0] }
    Consolidated identical input bits for $mux cell $procmux$552:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$14_EN[31:0]$81 [0] }
    Consolidated identical input bits for $mux cell $procmux$555:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$13_EN[31:0]$80 [0] }
    Consolidated identical input bits for $mux cell $procmux$558:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$12_EN[31:0]$79 [0] }
    Consolidated identical input bits for $mux cell $procmux$561:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$11_EN[31:0]$78 [0] }
    Consolidated identical input bits for $mux cell $procmux$564:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$10_EN[31:0]$77 [0] }
    Consolidated identical input bits for $mux cell $procmux$567:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$9_EN[31:0]$76 [0] }
    Consolidated identical input bits for $mux cell $procmux$570:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$8_EN[31:0]$75 [0] }
    Consolidated identical input bits for $mux cell $procmux$573:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$7_EN[31:0]$74 [0] }
    Consolidated identical input bits for $mux cell $procmux$576:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$6_EN[31:0]$73 [0] }
    Consolidated identical input bits for $mux cell $procmux$579:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72
      New ports: A=1'0, B=1'1, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:21$5_EN[31:0]$72 [0] }
  Optimizing cells in module \register.
    Consolidated identical input bits for $mux cell $procmux$276:
      Old ports: A=0, B=$3$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$243, Y=$procmux$276_Y
      New ports: A=1'0, B=$procmux$250_Y [0], Y=$procmux$276_Y [0]
      New connections: $procmux$276_Y [31:1] = { $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] $procmux$276_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$582:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$240, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136
      New ports: A=$procmux$294_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$67_EN[31:0]$136 [0] }
    Consolidated identical input bits for $mux cell $procmux$585:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$239, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135
      New ports: A=$procmux$300_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$66_EN[31:0]$135 [0] }
    Consolidated identical input bits for $mux cell $procmux$588:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$238, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134
      New ports: A=$procmux$306_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$65_EN[31:0]$134 [0] }
    Consolidated identical input bits for $mux cell $procmux$591:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$237, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133
      New ports: A=$procmux$312_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$64_EN[31:0]$133 [0] }
    Consolidated identical input bits for $mux cell $procmux$594:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$236, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132
      New ports: A=$procmux$318_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$63_EN[31:0]$132 [0] }
    Consolidated identical input bits for $mux cell $procmux$597:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$235, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131
      New ports: A=$procmux$324_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$62_EN[31:0]$131 [0] }
    Consolidated identical input bits for $mux cell $procmux$600:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$234, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130
      New ports: A=$procmux$330_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$61_EN[31:0]$130 [0] }
    Consolidated identical input bits for $mux cell $procmux$603:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$233, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129
      New ports: A=$procmux$336_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$60_EN[31:0]$129 [0] }
    Consolidated identical input bits for $mux cell $procmux$606:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$232, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128
      New ports: A=$procmux$342_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$59_EN[31:0]$128 [0] }
    Consolidated identical input bits for $mux cell $procmux$609:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$231, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127
      New ports: A=$procmux$348_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$58_EN[31:0]$127 [0] }
    Consolidated identical input bits for $mux cell $procmux$612:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$230, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126
      New ports: A=$procmux$354_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$57_EN[31:0]$126 [0] }
    Consolidated identical input bits for $mux cell $procmux$615:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$229, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125
      New ports: A=$procmux$360_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$56_EN[31:0]$125 [0] }
    Consolidated identical input bits for $mux cell $procmux$618:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$228, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124
      New ports: A=$procmux$366_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$55_EN[31:0]$124 [0] }
    Consolidated identical input bits for $mux cell $procmux$621:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$227, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123
      New ports: A=$procmux$372_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$54_EN[31:0]$123 [0] }
    Consolidated identical input bits for $mux cell $procmux$624:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$226, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122
      New ports: A=$procmux$378_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$53_EN[31:0]$122 [0] }
    Consolidated identical input bits for $mux cell $procmux$627:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$225, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121
      New ports: A=$procmux$384_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$52_EN[31:0]$121 [0] }
    Consolidated identical input bits for $mux cell $procmux$630:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$224, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120
      New ports: A=$procmux$390_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$51_EN[31:0]$120 [0] }
    Consolidated identical input bits for $mux cell $procmux$633:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$223, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119
      New ports: A=$procmux$396_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$50_EN[31:0]$119 [0] }
    Consolidated identical input bits for $mux cell $procmux$636:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$222, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118
      New ports: A=$procmux$402_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$49_EN[31:0]$118 [0] }
    Consolidated identical input bits for $mux cell $procmux$639:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$221, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117
      New ports: A=$procmux$408_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$48_EN[31:0]$117 [0] }
    Consolidated identical input bits for $mux cell $procmux$642:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$220, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116
      New ports: A=$procmux$414_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$47_EN[31:0]$116 [0] }
    Consolidated identical input bits for $mux cell $procmux$645:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$219, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115
      New ports: A=$procmux$420_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$46_EN[31:0]$115 [0] }
    Consolidated identical input bits for $mux cell $procmux$648:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$218, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114
      New ports: A=$procmux$426_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$45_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $procmux$651:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$217, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113
      New ports: A=$procmux$432_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$44_EN[31:0]$113 [0] }
    Consolidated identical input bits for $mux cell $procmux$654:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$216, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112
      New ports: A=$procmux$438_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$43_EN[31:0]$112 [0] }
    Consolidated identical input bits for $mux cell $procmux$657:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$215, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111
      New ports: A=$procmux$444_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$42_EN[31:0]$111 [0] }
    Consolidated identical input bits for $mux cell $procmux$660:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$214, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110
      New ports: A=$procmux$450_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$41_EN[31:0]$110 [0] }
    Consolidated identical input bits for $mux cell $procmux$663:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$213, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109
      New ports: A=$procmux$456_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$40_EN[31:0]$109 [0] }
    Consolidated identical input bits for $mux cell $procmux$666:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$212, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108
      New ports: A=$procmux$462_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$39_EN[31:0]$108 [0] }
    Consolidated identical input bits for $mux cell $procmux$669:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$211, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107
      New ports: A=$procmux$468_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$38_EN[31:0]$107 [0] }
    Consolidated identical input bits for $mux cell $procmux$672:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$210, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106
      New ports: A=$procmux$474_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:32$37_EN[31:0]$106 [0] }
  Optimizing cells in module \register.
    Consolidated identical input bits for $mux cell $procmux$675:
      Old ports: A=$2$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$209, B=0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105
      New ports: A=$procmux$276_Y [0], B=1'0, Y=$0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0]
      New connections: $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [31:1] = { $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] $0$memwr$\memory$/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/src/register.v:26$36_EN[31:0]$105 [0] }
  Optimizing cells in module \register.
Performed a total of 96 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

22.16. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking register.set as FSM state register:
    Register has an initialization value.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$694 ($dff) from module register (D = $procmux$687_Y, Q = \set, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$827 ($sdff) from module register (D = 1, Q = \set).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$828 ($sdffe) from module register.

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.
<suppressed ~1 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$763 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$764 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$765 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$766 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$767 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$768 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$769 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$770 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$771 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$772 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$773 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$774 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$775 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$776 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$777 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$778 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$779 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$780 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$781 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$782 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$783 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$784 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$785 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$786 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$787 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$788 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$789 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$790 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$791 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$792 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$793 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$795 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$796 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$797 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$798 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$799 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$800 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$801 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$802 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$803 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$804 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$805 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$806 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$807 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$808 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$809 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$810 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$811 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$812 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$813 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$814 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$815 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$816 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$817 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$818 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$819 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$820 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$821 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$822 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$823 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$824 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$825 (memory).
Removed top 27 address bits (of 32) from memory init port register.$auto$proc_memwr.cc:45:proc_memwr$826 (memory).

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module register:
  created 0 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

30.9. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 992 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing register.memory write port 0.
  Analyzing register.memory write port 1.
  Analyzing register.memory write port 2.
  Analyzing register.memory write port 3.
  Analyzing register.memory write port 4.
  Analyzing register.memory write port 5.
  Analyzing register.memory write port 6.
  Analyzing register.memory write port 7.
  Analyzing register.memory write port 8.
  Analyzing register.memory write port 9.
  Analyzing register.memory write port 10.
  Analyzing register.memory write port 11.
  Analyzing register.memory write port 12.
  Analyzing register.memory write port 13.
  Analyzing register.memory write port 14.
  Analyzing register.memory write port 15.
  Analyzing register.memory write port 16.
  Analyzing register.memory write port 17.
  Analyzing register.memory write port 18.
  Analyzing register.memory write port 19.
  Analyzing register.memory write port 20.
  Analyzing register.memory write port 21.
  Analyzing register.memory write port 22.
  Analyzing register.memory write port 23.
  Analyzing register.memory write port 24.
  Analyzing register.memory write port 25.
  Analyzing register.memory write port 26.
  Analyzing register.memory write port 27.
  Analyzing register.memory write port 28.
  Analyzing register.memory write port 29.
  Analyzing register.memory write port 30.
  Analyzing register.memory write port 31.
  Analyzing register.memory write port 32.
  Analyzing register.memory write port 33.
  Analyzing register.memory write port 34.
  Analyzing register.memory write port 35.
  Analyzing register.memory write port 36.
  Analyzing register.memory write port 37.
  Analyzing register.memory write port 38.
  Analyzing register.memory write port 39.
  Analyzing register.memory write port 40.
  Analyzing register.memory write port 41.
  Analyzing register.memory write port 42.
  Analyzing register.memory write port 43.
  Analyzing register.memory write port 44.
  Analyzing register.memory write port 45.
  Analyzing register.memory write port 46.
  Analyzing register.memory write port 47.
  Analyzing register.memory write port 48.
  Analyzing register.memory write port 49.
  Analyzing register.memory write port 50.
  Analyzing register.memory write port 51.
  Analyzing register.memory write port 52.
  Analyzing register.memory write port 53.
  Analyzing register.memory write port 54.
  Analyzing register.memory write port 55.
  Analyzing register.memory write port 56.
  Analyzing register.memory write port 57.
  Analyzing register.memory write port 58.
  Analyzing register.memory write port 59.
  Analyzing register.memory write port 60.
  Analyzing register.memory write port 61.
  Analyzing register.memory write port 62.
  Analyzing register.memory write port 63.

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\memory'[0] in module `\register': merging output FF to cell.
Checking read port `\memory'[1] in module `\register': merging output FF to cell.

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory register.memory by address:
Consolidating write ports of memory register.memory by address:
  Merging ports 0, 32 (address 5'00001).
  Merging ports 0, 63 (address 5'00001).
  Merging ports 1, 2 (address 5'00010).
  Merging ports 1, 33 (address 5'00010).
  Merging ports 1, 34 (address 5'00010).
  Merging ports 3, 4 (address 5'00100).
  Merging ports 3, 5 (address 5'00100).
  Merging ports 3, 6 (address 5'00100).
  Merging ports 3, 35 (address 5'00100).
  Merging ports 3, 36 (address 5'00100).
  Merging ports 3, 37 (address 5'00100).
  Merging ports 3, 38 (address 5'00100).
  Merging ports 7, 8 (address 5'01000).
  Merging ports 7, 9 (address 5'01000).
  Merging ports 7, 10 (address 5'01000).
  Merging ports 7, 11 (address 5'01000).
  Merging ports 7, 12 (address 5'01000).
  Merging ports 7, 13 (address 5'01000).
  Merging ports 7, 14 (address 5'01000).
  Merging ports 7, 39 (address 5'01000).
  Merging ports 7, 40 (address 5'01000).
  Merging ports 7, 41 (address 5'01000).
  Merging ports 7, 42 (address 5'01000).
  Merging ports 7, 43 (address 5'01000).
  Merging ports 7, 44 (address 5'01000).
  Merging ports 7, 45 (address 5'01000).
  Merging ports 7, 46 (address 5'01000).
  Merging ports 15, 16 (address 5'10000).
  Merging ports 15, 17 (address 5'10000).
  Merging ports 15, 18 (address 5'10000).
  Merging ports 15, 19 (address 5'10000).
  Merging ports 15, 20 (address 5'10000).
  Merging ports 15, 21 (address 5'10000).
  Merging ports 15, 22 (address 5'10000).
  Merging ports 15, 23 (address 5'10000).
  Merging ports 15, 24 (address 5'10000).
  Merging ports 15, 25 (address 5'10000).
  Merging ports 15, 26 (address 5'10000).
  Merging ports 15, 27 (address 5'10000).
  Merging ports 15, 28 (address 5'10000).
  Merging ports 15, 29 (address 5'10000).
  Merging ports 15, 30 (address 5'10000).
  Merging ports 15, 47 (address 5'10000).
  Merging ports 15, 48 (address 5'10000).
  Merging ports 15, 49 (address 5'10000).
  Merging ports 15, 50 (address 5'10000).
  Merging ports 15, 51 (address 5'10000).
  Merging ports 15, 52 (address 5'10000).
  Merging ports 15, 53 (address 5'10000).
  Merging ports 15, 54 (address 5'10000).
  Merging ports 15, 55 (address 5'10000).
  Merging ports 15, 56 (address 5'10000).
  Merging ports 15, 57 (address 5'10000).
  Merging ports 15, 58 (address 5'10000).
  Merging ports 15, 59 (address 5'10000).
  Merging ports 15, 60 (address 5'10000).
  Merging ports 15, 61 (address 5'10000).
  Merging ports 15, 62 (address 5'10000).
Consolidating write ports of memory register.memory by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
Consolidating write ports of memory register.memory by address:

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.
<suppressed ~43 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \memory in module \register:
  created 32 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of register.memory: $\memory$rdreg[0]
Extracted data FF from read port 1 of register.memory: $\memory$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 64 write mux blocks.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.
<suppressed ~43 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 0 unused cells and 134 unused wires.
<suppressed ~1 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\memory[9]$1046 ($dff) from module register (D = $memory\memory$wrmux[9][1][0]$y$1413, Q = \memory[9]).
Adding EN signal on $memory\memory[8]$1044 ($dff) from module register (D = $memory\memory$wrmux[8][1][0]$y$1403, Q = \memory[8]).
Adding EN signal on $memory\memory[7]$1042 ($dff) from module register (D = $memory\memory$wrmux[7][1][0]$y$1387, Q = \memory[7]).
Adding EN signal on $memory\memory[6]$1040 ($dff) from module register (D = $memory\memory$wrmux[6][1][0]$y$1377, Q = \memory[6]).
Adding EN signal on $memory\memory[5]$1038 ($dff) from module register (D = $memory\memory$wrmux[5][1][0]$y$1367, Q = \memory[5]).
Adding EN signal on $memory\memory[4]$1036 ($dff) from module register (D = $memory\memory$wrmux[4][1][0]$y$1357, Q = \memory[4]).
Adding EN signal on $memory\memory[3]$1034 ($dff) from module register (D = $memory\memory$wrmux[3][1][0]$y$1343, Q = \memory[3]).
Adding EN signal on $memory\memory[31]$1090 ($dff) from module register (D = $memory\memory$wrmux[31][1][0]$y$1649, Q = \memory[31]).
Adding EN signal on $memory\memory[30]$1088 ($dff) from module register (D = $memory\memory$wrmux[30][1][0]$y$1639, Q = \memory[30]).
Adding EN signal on $memory\memory[2]$1032 ($dff) from module register (D = $memory\memory$wrmux[2][1][0]$y$1331, Q = \memory[2]).
Adding EN signal on $memory\memory[29]$1086 ($dff) from module register (D = $memory\memory$wrmux[29][1][0]$y$1629, Q = \memory[29]).
Adding EN signal on $memory\memory[28]$1084 ($dff) from module register (D = $memory\memory$wrmux[28][1][0]$y$1619, Q = \memory[28]).
Adding EN signal on $memory\memory[27]$1082 ($dff) from module register (D = $memory\memory$wrmux[27][1][0]$y$1607, Q = \memory[27]).
Adding EN signal on $memory\memory[26]$1080 ($dff) from module register (D = $memory\memory$wrmux[26][1][0]$y$1597, Q = \memory[26]).
Adding EN signal on $memory\memory[25]$1078 ($dff) from module register (D = $memory\memory$wrmux[25][1][0]$y$1587, Q = \memory[25]).
Adding EN signal on $memory\memory[24]$1076 ($dff) from module register (D = $memory\memory$wrmux[24][1][0]$y$1577, Q = \memory[24]).
Adding EN signal on $memory\memory[23]$1074 ($dff) from module register (D = $memory\memory$wrmux[23][1][0]$y$1563, Q = \memory[23]).
Adding EN signal on $memory\memory[22]$1072 ($dff) from module register (D = $memory\memory$wrmux[22][1][0]$y$1553, Q = \memory[22]).
Adding EN signal on $memory\memory[21]$1070 ($dff) from module register (D = $memory\memory$wrmux[21][1][0]$y$1543, Q = \memory[21]).
Adding EN signal on $memory\memory[20]$1068 ($dff) from module register (D = $memory\memory$wrmux[20][1][0]$y$1533, Q = \memory[20]).
Adding EN signal on $memory\memory[1]$1030 ($dff) from module register (D = $memory\memory$wrmux[1][1][0]$y$1317, Q = \memory[1]).
Adding EN signal on $memory\memory[19]$1066 ($dff) from module register (D = $memory\memory$wrmux[19][1][0]$y$1521, Q = \memory[19]).
Adding EN signal on $memory\memory[18]$1064 ($dff) from module register (D = $memory\memory$wrmux[18][1][0]$y$1511, Q = \memory[18]).
Adding EN signal on $memory\memory[17]$1062 ($dff) from module register (D = $memory\memory$wrmux[17][1][0]$y$1501, Q = \memory[17]).
Adding EN signal on $memory\memory[16]$1060 ($dff) from module register (D = $memory\memory$wrmux[16][1][0]$y$1491, Q = \memory[16]).
Adding EN signal on $memory\memory[15]$1058 ($dff) from module register (D = $memory\memory$wrmux[15][1][0]$y$1475, Q = \memory[15]).
Adding EN signal on $memory\memory[14]$1056 ($dff) from module register (D = $memory\memory$wrmux[14][1][0]$y$1465, Q = \memory[14]).
Adding EN signal on $memory\memory[13]$1054 ($dff) from module register (D = $memory\memory$wrmux[13][1][0]$y$1455, Q = \memory[13]).
Adding EN signal on $memory\memory[12]$1052 ($dff) from module register (D = $memory\memory$wrmux[12][1][0]$y$1445, Q = \memory[12]).
Adding EN signal on $memory\memory[11]$1050 ($dff) from module register (D = $memory\memory$wrmux[11][1][0]$y$1433, Q = \memory[11]).
Adding EN signal on $memory\memory[10]$1048 ($dff) from module register (D = $memory\memory$wrmux[10][1][0]$y$1423, Q = \memory[10]).
Adding SRST signal on $memory\memory[0]$1028 ($dff) from module register (D = \data_in, Q = \memory[0], rval = 0).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.
<suppressed ~62 debug messages>

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1719 ($dffe) from module register (D = \data_in, Q = \memory[17], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1722 ($dffe) from module register (D = \data_in, Q = \memory[16], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1725 ($dffe) from module register (D = \data_in, Q = \memory[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1728 ($dffe) from module register (D = \data_in, Q = \memory[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1731 ($dffe) from module register (D = \data_in, Q = \memory[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1734 ($dffe) from module register (D = \data_in, Q = \memory[12], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1662 ($dffe) from module register (D = \data_in, Q = \memory[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1668 ($dffe) from module register (D = \data_in, Q = \memory[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1650 ($dffe) from module register (D = \data_in, Q = \memory[9], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1653 ($dffe) from module register (D = \data_in, Q = \memory[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1656 ($dffe) from module register (D = \data_in, Q = \memory[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1659 ($dffe) from module register (D = \data_in, Q = \memory[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1665 ($dffe) from module register (D = \data_in, Q = \memory[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1671 ($dffe) from module register (D = \data_in, Q = \memory[31], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1674 ($dffe) from module register (D = \data_in, Q = \memory[30], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1677 ($dffe) from module register (D = \data_in, Q = \memory[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1680 ($dffe) from module register (D = \data_in, Q = \memory[29], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1686 ($dffe) from module register (D = \data_in, Q = \memory[27], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1683 ($dffe) from module register (D = \data_in, Q = \memory[28], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1689 ($dffe) from module register (D = \data_in, Q = \memory[26], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1692 ($dffe) from module register (D = \data_in, Q = \memory[25], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1695 ($dffe) from module register (D = \data_in, Q = \memory[24], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1698 ($dffe) from module register (D = \data_in, Q = \memory[23], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1701 ($dffe) from module register (D = \data_in, Q = \memory[22], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1704 ($dffe) from module register (D = \data_in, Q = \memory[21], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1707 ($dffe) from module register (D = \data_in, Q = \memory[20], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1710 ($dffe) from module register (D = \data_in, Q = \memory[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1713 ($dffe) from module register (D = \data_in, Q = \memory[19], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1716 ($dffe) from module register (D = \data_in, Q = \memory[18], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1740 ($dffe) from module register (D = \data_in, Q = \memory[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$1737 ($dffe) from module register (D = \data_in, Q = \memory[11], rval = 0).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 31 unused cells and 62 unused wires.
<suppressed ~32 debug messages>

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

35.26. Rerunning OPT passes. (Maybe there is more to do..)

35.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

35.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

35.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

35.30. Executing OPT_SHARE pass.

35.31. Executing OPT_DFF pass (perform DFF optimizations).

35.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

35.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

35.34. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /foss/tools/yosys/1010756/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/1010756/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~294 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.
<suppressed ~1 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\register' to `<abc-temp-dir>/input.blif'..
Extracted 2110 gates and 3153 wires to a netlist network with 1042 inputs and 127 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               MUX cells:     1984
ABC RESULTS:                OR cells:       73
ABC RESULTS:            ANDNOT cells:       34
ABC RESULTS:        internal signals:     1984
ABC RESULTS:           input signals:     1042
ABC RESULTS:          output signals:      127
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.
<suppressed ~960 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 8 unused cells and 1299 unused wires.
<suppressed ~9 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \register

40.2. Analyzing design hierarchy..
Top module:  \register
Removed 0 unused modules.

41. Printing statistics.

=== register ===

   Number of wires:               2083
   Number of wire bits:           3273
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3192
     $_ANDNOT_                      34
     $_AND_                          2
     $_DFF_N_                       64
     $_MUX_                       1984
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          73
     $_SDFFCE_PN0P_                992
     $_SDFFE_PP0N_                   1
     $_SDFF_PN0_                    32

42. Executing CHECK pass (checking for obvious problems).
Checking module register...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/synthesis/post_techmap.dot'.
Dumping module register to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \register..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \register.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\register'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module register.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..

47. Printing statistics.

=== register ===

   Number of wires:               2083
   Number of wire bits:           3273
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3192
     $_ANDNOT_                      34
     $_AND_                          2
     $_DFF_N_                       64
     $_MUX_                       1984
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          73
     $_SDFFCE_PN0P_                992
     $_SDFFE_PP0N_                   1
     $_SDFF_PN0_                    32

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\register':
  mapped 1089 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== register ===

   Number of wires:               4165
   Number of wire bits:           5355
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5274
     $_ANDNOT_                      34
     $_AND_                          2
     $_MUX_                       4002
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                         65
     $_ORNOT_                        5
     $_OR_                          73
     sky130_fd_sc_hd__dfxtp_2     1089

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\register' to `/tmp/yosys-abc-EDMumz/input.blif'..
Extracted 4185 gates and 5262 wires to a netlist network with 1075 inputs and 1153 outputs.

54.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/1010756/bin/yosys-abc" -s -f /tmp/yosys-abc-EDMumz/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-EDMumz/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-EDMumz/input.blif 
ABC: + read_lib -w /headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/register/runs/register_flow/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: Abc_NtkFastExtract: Nodes have duplicated fanins. FX is not performed.
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 30000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 30000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 
ABC: + upsize -D 30000.0 
ABC: Current delay (1796.58 ps) does not exceed the target delay (30000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 30000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   3447 ( 20.5 %)   Cap = 13.9 ff ( 12.4 %)   Area =    33460.84 ( 63.7 %)   Delay =  2228.50 ps  (  9.7 %)               
ABC: Path  0 --    1070 : 0    4 pi                      A =   0.00  Df =  30.0  -16.9 ps  S =  47.2 ps  Cin =  0.0 ff  Cout =   8.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    2921 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 432.7 -188.8 ps  S = 510.9 ps  Cin =  2.1 ff  Cout =  43.4 ff  Cmax = 130.0 ff  G = 1956  
ABC: Path  2 --    2922 : 1   10 sky130_fd_sc_hd__buf_1  A =   3.75  Df =1006.8 -400.0 ps  S = 670.8 ps  Cin =  2.1 ff  Cout =  57.7 ff  Cmax = 130.0 ff  G = 2593  
ABC: Path  3 --    3571 : 6    1 sky130_fd_sc_hd__mux4_2 A =  22.52  Df =1553.9 -412.5 ps  S =  77.7 ps  Cin =  2.6 ff  Cout =   2.6 ff  Cmax = 301.2 ff  G =   91  
ABC: Path  4 --    3572 : 3    1 sky130_fd_sc_hd__o21a_2 A =   8.76  Df =1659.4 -322.2 ps  S =  34.5 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 294.8 ff  G =   99  
ABC: Path  5 --    3576 : 4    1 sky130_fd_sc_hd__a22o_2 A =  10.01  Df =1782.5 -208.7 ps  S =  36.1 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 301.2 ff  G =   72  
ABC: Path  6 --    3577 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =1908.4  -58.5 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  7 --    3578 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =2228.5 -159.7 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1069 (\data_addr1 [0]).  End-point = po63 ($\memory$rdreg[1]$d [31]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1075/ 1153  lat =    0  nd =  3447  edge =  10847  area =33460.96  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-EDMumz/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      512
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      129
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       96
ABC RESULTS:          _const0_ cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      514
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      448
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      120
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      450
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      634
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       71
ABC RESULTS:        internal signals:     3034
ABC RESULTS:           input signals:     1075
ABC RESULTS:          output signals:     1153
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \register..
Removed 31 unused cells and 5354 unused wires.
<suppressed ~63 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module register...
Warning: Wire register.\data_out2 [31] is used but has no driver.
Warning: Wire register.\data_out2 [30] is used but has no driver.
Warning: Wire register.\data_out2 [29] is used but has no driver.
Warning: Wire register.\data_out2 [28] is used but has no driver.
Warning: Wire register.\data_out2 [27] is used but has no driver.
Warning: Wire register.\data_out2 [26] is used but has no driver.
Warning: Wire register.\data_out2 [25] is used but has no driver.
Warning: Wire register.\data_out2 [24] is used but has no driver.
Warning: Wire register.\data_out2 [23] is used but has no driver.
Warning: Wire register.\data_out2 [22] is used but has no driver.
Warning: Wire register.\data_out2 [21] is used but has no driver.
Warning: Wire register.\data_out2 [20] is used but has no driver.
Warning: Wire register.\data_out2 [19] is used but has no driver.
Warning: Wire register.\data_out2 [18] is used but has no driver.
Warning: Wire register.\data_out2 [17] is used but has no driver.
Warning: Wire register.\data_out2 [16] is used but has no driver.
Warning: Wire register.\data_out2 [15] is used but has no driver.
Warning: Wire register.\data_out2 [14] is used but has no driver.
Warning: Wire register.\data_out2 [13] is used but has no driver.
Warning: Wire register.\data_out2 [12] is used but has no driver.
Warning: Wire register.\data_out2 [11] is used but has no driver.
Warning: Wire register.\data_out2 [10] is used but has no driver.
Warning: Wire register.\data_out2 [9] is used but has no driver.
Warning: Wire register.\data_out2 [8] is used but has no driver.
Warning: Wire register.\data_out2 [7] is used but has no driver.
Warning: Wire register.\data_out2 [6] is used but has no driver.
Warning: Wire register.\data_out2 [5] is used but has no driver.
Warning: Wire register.\data_out2 [4] is used but has no driver.
Warning: Wire register.\data_out2 [3] is used but has no driver.
Warning: Wire register.\data_out2 [2] is used but has no driver.
Warning: Wire register.\data_out2 [1] is used but has no driver.
Warning: Wire register.\data_out2 [0] is used but has no driver.
Warning: Wire register.\data_out1 [31] is used but has no driver.
Warning: Wire register.\data_out1 [30] is used but has no driver.
Warning: Wire register.\data_out1 [29] is used but has no driver.
Warning: Wire register.\data_out1 [28] is used but has no driver.
Warning: Wire register.\data_out1 [27] is used but has no driver.
Warning: Wire register.\data_out1 [26] is used but has no driver.
Warning: Wire register.\data_out1 [25] is used but has no driver.
Warning: Wire register.\data_out1 [24] is used but has no driver.
Warning: Wire register.\data_out1 [23] is used but has no driver.
Warning: Wire register.\data_out1 [22] is used but has no driver.
Warning: Wire register.\data_out1 [21] is used but has no driver.
Warning: Wire register.\data_out1 [20] is used but has no driver.
Warning: Wire register.\data_out1 [19] is used but has no driver.
Warning: Wire register.\data_out1 [18] is used but has no driver.
Warning: Wire register.\data_out1 [17] is used but has no driver.
Warning: Wire register.\data_out1 [16] is used but has no driver.
Warning: Wire register.\data_out1 [15] is used but has no driver.
Warning: Wire register.\data_out1 [14] is used but has no driver.
Warning: Wire register.\data_out1 [13] is used but has no driver.
Warning: Wire register.\data_out1 [12] is used but has no driver.
Warning: Wire register.\data_out1 [11] is used but has no driver.
Warning: Wire register.\data_out1 [10] is used but has no driver.
Warning: Wire register.\data_out1 [9] is used but has no driver.
Warning: Wire register.\data_out1 [8] is used but has no driver.
Warning: Wire register.\data_out1 [7] is used but has no driver.
Warning: Wire register.\data_out1 [6] is used but has no driver.
Warning: Wire register.\data_out1 [5] is used but has no driver.
Warning: Wire register.\data_out1 [4] is used but has no driver.
Warning: Wire register.\data_out1 [3] is used but has no driver.
Warning: Wire register.\data_out1 [2] is used but has no driver.
Warning: Wire register.\data_out1 [1] is used but has no driver.
Warning: Wire register.\data_out1 [0] is used but has no driver.
Found and reported 64 problems.

61. Printing statistics.

=== register ===

   Number of wires:               4481
   Number of wire bits:           4586
   Number of public wires:        1034
   Number of public wire bits:    1139
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4536
     sky130_fd_sc_hd__a21o_2        96
     sky130_fd_sc_hd__a221o_2      126
     sky130_fd_sc_hd__a22o_2       450
     sky130_fd_sc_hd__a31o_2       448
     sky130_fd_sc_hd__and2_2       514
     sky130_fd_sc_hd__and3_2       120
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2         7
     sky130_fd_sc_hd__buf_1        634
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__conb_1        32
     sky130_fd_sc_hd__dfxtp_2     1089
     sky130_fd_sc_hd__inv_2         71
     sky130_fd_sc_hd__mux2_2       129
     sky130_fd_sc_hd__mux4_2       512
     sky130_fd_sc_hd__nand2_2       11
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nor2_2        18
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__o21a_2       128
     sky130_fd_sc_hd__or2_2        131
     sky130_fd_sc_hd__or2b_2         3
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or3b_2         2

   Chip area for module '\register': 56744.422400

62. Executing Verilog backend.
Dumping module `\register'.

Warnings: 64 unique messages, 64 total
End of script. Logfile hash: 360dad58f1, CPU: user 1.51s system 0.02s, MEM: 42.41 MB peak
Yosys 0.27+30 (git sha1 101075611, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)
Time spent: 80% 2x abc (5 sec), 6% 2x write_verilog (0 sec), ...
