// Seed: 3650175908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  input wire id_7;
  output wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1  ==  id_6 : 1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_3,
      id_4,
      id_4,
      id_2
  );
endmodule
