{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import os\n",
    "import numpy as np\n",
    "import glob\n",
    "from colorama import Fore, Back, Style\n",
    "from tqdm import tqdm\n",
    "import pandas as pd\n",
    "from subprocess import Popen, PIPE, call, check_call\n",
    "import datetime\n",
    "import shutil\n",
    "from datetime import datetime\n",
    "import time\n",
    "\n",
    "from help_functions import replace_gpr #user def\n",
    "from lut import tests #user def \n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## General defines, paths etc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running the test: riscv_loop_test\n"
     ]
    }
   ],
   "source": [
    "transcript_path = os.environ['NOELV']\n",
    "grlib_path = os.environ['GRLIB']\n",
    "\n",
    "riscv_dv = \"/home/jonathanjonsson/MasterThesis/riscv-dv/\"\n",
    "test_number = 3\n",
    "print(\"Running the test: {}\".format(tests[test_number]))\n",
    "now = datetime.now()\n",
    "current_time = now.strftime(\"%Y-%m-%d\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generate RISCV-DV tests and run OVPsim\n",
    "- Tests that work: 0\n",
    "- Tests that sometimes timeout but sometimes doesn't: 1, 2, 10\n",
    "- Tests that fail due to add instruction after **mret**: 3, 4\n",
    "- Tests that doesn't run at all: 5, 6 (Never enters program after running the bootloader)\n",
    "- Test 7 seems to outright fail\n",
    "- Test 8,9 is maybe not applicable since ebreak is handled differently between ovpSIM and NOEL-V"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "OVPsim timed out\n"
     ]
    }
   ],
   "source": [
    "param = \"python3 run.py --custom_target target/rv64_noelv/ --iss ovpsim --simulator riviera --isa rv64gc --mabi lp64 --test \"+tests[test_number]+\" --iterations 1\"\n",
    "process = Popen('cd '+riscv_dv+' && source ~/.bashrc && module load aldec/riviera/2021.10 &&'+param, shell=True, stdout=PIPE, stderr=PIPE)\n",
    "#process.wait()\n",
    "stdout, stderr = process.communicate()\n",
    "timeout = False\n",
    "error = stderr.decode('ascii')\n",
    "\n",
    "if(error.find(\"You do not have a valid license to run Riviera-PRO\") == -1):\n",
    "    if(error.find(\"Timeout\") == -1):\n",
    "        print(\"No timeout\")\n",
    "        timeout = False\n",
    "    else:\n",
    "        print(\"OVPsim timed out\")\n",
    "        timeout = True\n",
    "else:\n",
    "    raise RuntimeError(\"License not found for Riviera PRO\")\n",
    "\n",
    "no_instr_timeout = 1000000\n",
    "clock_period = 10 #ns\n",
    "ipc_compensate = 1.2 #compensate with 20% extra simulation time in case ipc != 1\n",
    "\n",
    "no_timeout_arg = ['run -all\\n', 'quit\\n', '\\n']\n",
    "timeout_arg = ['run '+str(int(no_instr_timeout*clock_period*ipc_compensate))+'ns\\n', 'quit\\n', '\\n']\n",
    "\n",
    "with open(grlib_path+\"/bin/runvsim.do\",\"w\") as f:\n",
    "    if(timeout):\n",
    "        f.writelines(timeout_arg)\n",
    "    else:\n",
    "        f.writelines(no_timeout_arg)\n",
    "f.close()\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Run RTL simulation\n",
    "### For now only consider tests generated today\n",
    "- How do we break simulation if we have a timeout in OVPsim?\n",
    "    - It seems like execution time scales quite well to number of instructions*clock_period, add 20% extra sim time to compensate for IPC differences"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['/home/jonathanjonsson/MasterThesis/riscv-dv/out_2022-02-23/asm_test/riscv_loop_test_0.srec']\n",
      "RTL Simulation failed\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "'/home/jonathanjonsson/MasterThesis/riscv-dv/out_2022-02-23/rtl_log/riscv_loop_test_0.log'"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "srec_tests = glob.glob(riscv_dv+\"out_\"+current_time+\"/asm_test/\"+tests[test_number]+\"*.srec\")\n",
    "print(srec_tests)\n",
    "shutil.copy(srec_tests[0], transcript_path+'ram.srec') #copy the current test to the sim dir\n",
    "\n",
    "#launch sim\n",
    "process = Popen('cd '+transcript_path+' && source ~/.bashrc && module add mentor/questasim/2021.3 && make sim-run', shell=True, stdout=PIPE, stderr=PIPE)\n",
    "#process.wait()\n",
    "stdout, stderr = process.communicate()\n",
    "if(stdout.decode('ascii').find(\"# ** Failure: *** IU in error mode, simulation halted ***\") == -1):\n",
    "    print(\"RTL Simulation failed\")\n",
    "\n",
    "if not os.path.exists(riscv_dv+\"out_\"+current_time+\"/rtl_log/\"):\n",
    "    os.mkdir(riscv_dv+\"out_\"+current_time+\"/rtl_log/\")\n",
    "shutil.copy(transcript_path+\"transcript\", riscv_dv+\"out_\"+current_time+\"/rtl_log/\"+tests[test_number]+\"_\"+re.search(\"\\d*(?=.srec)\",str(srec_tests)).group(0)+\".log\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Parse RTL transcript and create rtl_log"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "940657it [02:01, 7767.24it/s]\n",
      "100%|██████████| 937064/937064 [00:00<00:00, 1069965.57it/s]\n"
     ]
    }
   ],
   "source": [
    "lookup = re.compile(\"#\\s*\\d*\\s*ns\\s*:\\sC\\d I\\d : \\d*\\s*\\[\\d\\] @0x[0-9a-fA-F]{16} \\(0x[0-9a-fA-F]{4,8}\\)\\s*.*\")\n",
    "match = 0\n",
    "f = open(transcript_path+\"transcript\")\n",
    "transcript = f.readlines()\n",
    "f.close()\n",
    "\n",
    "#regex to extract content relevant to rtl sim\n",
    "error_re = re.compile(\"[eE]rror | [wW]arning | [fF]ailure\")\n",
    "pc_csr_status_tval_re = re.compile(\"[0-9a-fA-F]{16}|X{16}\")\n",
    "binary_re = re.compile(\"(?<=(\\(0x))[a0-z9]{4,8}(?=\\))\")\n",
    "instruction_re = re.compile(\"\\w{2,8}(?=(\\s\\w{2,3},))|(\\w*\\.[a-z])|nop|mret|ecall|fence|unknown instruction|ebreak\")\n",
    "instr_str_re = re.compile(\"\\w*\\s\\w*,\\s\\w*,\\s-?\\w*(?=\\s*W)|\\w*(?=\\s*W)|\\w*\\s\\w*,\\s\\w*(?=\\s*W)\") #ugly\n",
    "gpr_re = re.compile(\"(?<=([a-z]{2}\\s))\\w{2,3}(?=,)\")\n",
    "op1_re = re.compile(\"(?<=,\\s)\\w{1,8}((?=,)|(?=\\s*W))|0\\(\\w{2,3}\\)\") \n",
    "op2_re = re.compile(\"(\\w*,\\s\\w*,\\s-?\\w*)\") #use split to get op2, don't have a nicer regex atm\n",
    "csr_re = re.compile(\"(?<=\\[)\\w{2,3}(?=\\s?=)\")\n",
    "mode_re = re.compile(\"(?<=PRV\\[)\\d*\")\n",
    "\n",
    "\n",
    "pc = []\n",
    "binary = []\n",
    "instr = []\n",
    "instr_str = []\n",
    "gpr = []\n",
    "csr = []\n",
    "gpr_val = []\n",
    "op_0 = []\n",
    "op_1 = []\n",
    "status = []\n",
    "tval = []\n",
    "mode = []\n",
    "\n",
    "for ln,line in tqdm(enumerate(transcript)):\n",
    "#    print(line)\n",
    "    if(re.search(lookup,line)): #check that line conforms to format then extract information\n",
    "        pc_i = re.search(pc_csr_status_tval_re, line)\n",
    "        if(pc_i):\n",
    "            pc.append(pc_i.group(0))\n",
    "        else:\n",
    "            print(line)\n",
    "            break\n",
    "        binary.append(re.search(binary_re, line).group(0))\n",
    "        instruction = re.search(instruction_re, line)\n",
    "        if(instruction):\n",
    "            instr.append(instruction.group(0))\n",
    "        else:\n",
    "            raise RuntimeError(\"Instruction not present in RegEx\\n\"+line)\n",
    "        instr_str.append(re.search(instr_str_re, line).group(0))\n",
    "        match3 = re.search(gpr_re, line)\n",
    "        if(match3):\n",
    "            gpr.append(match3.group(0))\n",
    "        else:\n",
    "            gpr.append(\"\")\n",
    "        match4 = re.search(op1_re, line)\n",
    "        if(match4):\n",
    "            op_0.append(match4.group(0))\n",
    "        else:\n",
    "            op_0.append(\"\")\n",
    "        match5 = re.search(op2_re,line)\n",
    "        if(match5):\n",
    "            op_1.append(match5.group(0).split(\", \")[2])\n",
    "        else:\n",
    "            op_1.append(\"\")\n",
    "        match6 = re.search(csr_re,line)\n",
    "        if(match6):\n",
    "            csr.append(match6.group(0))\n",
    "        else:\n",
    "            print(line)\n",
    "            raise RuntimeError(\"CSR RegEx not complete\")\n",
    "\n",
    "        match7 = re.findall(pc_csr_status_tval_re,line)\n",
    "        if(len(match7) == 3):\n",
    "            print(match7)\n",
    "            print(line)\n",
    "        gpr_val.append(match7[1])\n",
    "        status.append(match7[2])\n",
    "        tval.append(match7[3])\n",
    "        mode.append(re.search(mode_re,line).group(0))\n",
    "\n",
    "\n",
    "\n",
    "columns = ['pc','instr','gpr','csr','binary','mode','instr_str','operand','pad']\n",
    "rtl_log = pd.DataFrame(columns=columns)\n",
    "rtl_log[columns[0]] = pc\n",
    "rtl_log[columns[1]] = instr\n",
    "rtl_log[columns[2]] = pd.Series(gpr) +\":\"+ pd.Series(gpr_val)\n",
    "rtl_log[columns[3]] = csr\n",
    "rtl_log[columns[4]] = binary\n",
    "rtl_log[columns[5]] = mode\n",
    "rtl_log[columns[6]] = instr_str\n",
    "rtl_log[columns[7]] = pd.Series(gpr)+\",\"+pd.Series(op_0)+\",\"+pd.Series(op_1)\n",
    "#log[columns[9]] = tval\n",
    "rtl_log = rtl_log[41:].reset_index(drop=True) #41 is where the bootloader ends\n",
    "def replace_gpr(pd_series,gpr,re_gpr):\n",
    "    tmp = []\n",
    "    for line in tqdm(pd_series):\n",
    "        split_line = line.split(\":\")\n",
    "        if(len(split_line[0]) > 0 and split_line[0] == gpr):\n",
    "            split_line[0] = re_gpr\n",
    "        ln = split_line[0]+\":\"+split_line[1]\n",
    "        tmp.append(ln)\n",
    "    return pd.Series(tmp)\n",
    "rtl_log.gpr = replace_gpr(rtl_log.gpr, 'fp','s0') #replace fp with s0 to keep convention consistent\n",
    "#rtl_log = rtl_log[~((rtl_log['instr'] == \"addi\") & (rtl_log.shift(1)['instr'] == \"mret\"))].reset_index(drop=True) #deal with gaislers addi injection after mret, this removes all of those lines\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Convert OVPsimlog to csv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "logs = glob.glob(riscv_dv+\"out_\"+current_time+\"/ovpsim_sim/\"+tests[test_number]+\"*.log\")\n",
    "csvs = glob.glob(riscv_dv+\"out_\"+current_time+\"/ovpsim_sim/\"+tests[test_number]+\"*.csv\")\n",
    "for log in logs:\n",
    "    process = Popen(\"python3 \"+riscv_dv+\"scripts/ovpsim_log_to_trace_csv.py --dont_truncate_after_first_ecall --log \"+log+ \" --csv \"+log.strip(\".log\")+\".csv\", shell=True, stdout=PIPE, stderr=PIPE)\n",
    "    stdout, stderr = process.communicate()\n",
    "csvs = glob.glob(riscv_dv+\"out_\"+current_time+\"/ovpsim_sim/\"+tests[test_number]+\"*.csv\")\n",
    "sim_log = pd.read_csv(csvs[0])\n",
    "sim_log['mode'] = sim_log['mode'].astype('Int64')\n",
    "sim_log['gpr'] = sim_log['gpr'].astype('str')\n",
    "if(not timeout):\n",
    "    sim_log = sim_log.truncate(after=len(sim_log)-3) #exit sequence slightly different between the rtl_sim and ovpsim"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compare series to see if run was successfull"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 134,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Both logs are equally sized\n",
      "PC match: True\n",
      "Binary match: True\n",
      "GPR match: False \n"
     ]
    }
   ],
   "source": [
    "if(abs(len(sim_log)-len(rtl_log) < 1000)):\n",
    "#if(abs(len(sim_log)-len(rtl_log) < 1000000)):\n",
    "\n",
    "# This limit is somewhat arbitrary, not sure what best course of action is for different length logs.\n",
    "# We can expect some difference in length when OVPsim timeouts since the runtime is then arbitrarily set, however, the rtl_log should be almost the same length\n",
    "# as that of the sim_log. \n",
    "    \n",
    "    if(len(sim_log) < len(rtl_log)):\n",
    "        rtl_log=rtl_log.truncate(after=len(sim_log)-1)\n",
    "        print(\"Truncating rtl_log to {} elements to meet size of sim_log\".format(len(rtl_log)))\n",
    "    elif(len(sim_log) == len(rtl_log)):\n",
    "        print(\"Both logs are equally sized\")\n",
    "\n",
    "    else:\n",
    "        sim_log=sim_log.truncate(after=len(rtl_log)-1)\n",
    "        print(\"Truncating sim_log to {} elements to meet size of rtl_log\".format(len(rtl_log)))\n",
    "else:\n",
    "    raise RuntimeError(\"Lengths of series differs with \"+str(abs(len(sim_log)-len(rtl_log)))+\" elements\") \n",
    "\n",
    "\n",
    "matches = len(sim_log[(sim_log.gpr != \"nan\") & (rtl_log.gpr == sim_log.gpr)])\n",
    "nan_count = len(sim_log[sim_log.gpr == \"nan\"])\n",
    "\n",
    "tot_count = matches + nan_count\n",
    "gpr_match = (tot_count == len(rtl_log.gpr))\n",
    "binary_match = rtl_log.binary.eq(sim_log.binary).all()\n",
    "pc_match = rtl_log.pc.eq(sim_log.pc).all()\n",
    "\n",
    "if(gpr_match and binary_match and pc_match):\n",
    "    print(\"GPR, Binary and PC contents match\")\n",
    "else:\n",
    "    print(\"PC match: {}\\nBinary match: {}\\nGPR match: {} \".format(pc_match,binary_match,gpr_match))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 157,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>pc</th>\n",
       "      <th>instr</th>\n",
       "      <th>gpr</th>\n",
       "      <th>csr</th>\n",
       "      <th>binary</th>\n",
       "      <th>mode</th>\n",
       "      <th>instr_str</th>\n",
       "      <th>operand</th>\n",
       "      <th>pad</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>190</th>\n",
       "      <td>00000000000001bc</td>\n",
       "      <td>addi</td>\n",
       "      <td>a5:0000000a00000800</td>\n",
       "      <td>a5</td>\n",
       "      <td>80078793</td>\n",
       "      <td>3</td>\n",
       "      <td>addi a5, a5, -2048</td>\n",
       "      <td>a5,a5,-2048</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>191</th>\n",
       "      <td>00000000000001c0</td>\n",
       "      <td>csrrw</td>\n",
       "      <td>x0:0000000000000000</td>\n",
       "      <td>x0</td>\n",
       "      <td>30079073</td>\n",
       "      <td>3</td>\n",
       "      <td>csrrw x0, mstatus, a5</td>\n",
       "      <td>x0,mstatus,a5</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>192</th>\n",
       "      <td>00000000000001c4</td>\n",
       "      <td>addi</td>\n",
       "      <td>a5:0000000000000000</td>\n",
       "      <td>a5</td>\n",
       "      <td>4781</td>\n",
       "      <td>3</td>\n",
       "      <td>addi a5, x0, 0</td>\n",
       "      <td>a5,x0,0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>193</th>\n",
       "      <td>00000000000001c6</td>\n",
       "      <td>csrrw</td>\n",
       "      <td>x0:0000000000000000</td>\n",
       "      <td>x0</td>\n",
       "      <td>30479073</td>\n",
       "      <td>3</td>\n",
       "      <td>csrrw x0, mie, a5</td>\n",
       "      <td>x0,mie,a5</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>194</th>\n",
       "      <td>00000000000001ca</td>\n",
       "      <td>lui</td>\n",
       "      <td>a5:0000000000008000</td>\n",
       "      <td>a5</td>\n",
       "      <td>67a1</td>\n",
       "      <td>3</td>\n",
       "      <td>lui a5, 0x00008</td>\n",
       "      <td>a5,0x00008,</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>195</th>\n",
       "      <td>00000000000001cc</td>\n",
       "      <td>addiw</td>\n",
       "      <td>a5:0000000000008003</td>\n",
       "      <td>a5</td>\n",
       "      <td>278d</td>\n",
       "      <td>3</td>\n",
       "      <td>addiw a5, a5, 3</td>\n",
       "      <td>a5,a5,3</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>196</th>\n",
       "      <td>00000000000001ce</td>\n",
       "      <td>slli</td>\n",
       "      <td>a5:00000002000c0000</td>\n",
       "      <td>a5</td>\n",
       "      <td>07ca</td>\n",
       "      <td>3</td>\n",
       "      <td>slli a5, a5, 18</td>\n",
       "      <td>a5,a5,18</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>197</th>\n",
       "      <td>00000000000001d0</td>\n",
       "      <td>csrrw</td>\n",
       "      <td>x0:0000000000000000</td>\n",
       "      <td>x0</td>\n",
       "      <td>10079073</td>\n",
       "      <td>3</td>\n",
       "      <td>csrrw x0, sstatus, a5</td>\n",
       "      <td>x0,sstatus,a5</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>198</th>\n",
       "      <td>00000000000001d4</td>\n",
       "      <td>addi</td>\n",
       "      <td>a5:0000000000000000</td>\n",
       "      <td>a5</td>\n",
       "      <td>4781</td>\n",
       "      <td>3</td>\n",
       "      <td>addi a5, x0, 0</td>\n",
       "      <td>a5,x0,0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>199</th>\n",
       "      <td>00000000000001d6</td>\n",
       "      <td>csrrw</td>\n",
       "      <td>x0:0000000000000000</td>\n",
       "      <td>x0</td>\n",
       "      <td>10479073</td>\n",
       "      <td>3</td>\n",
       "      <td>csrrw x0, sie, a5</td>\n",
       "      <td>x0,sie,a5</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>200</th>\n",
       "      <td>00000000000001da</td>\n",
       "      <td>mret</td>\n",
       "      <td>:0000000000000000</td>\n",
       "      <td>x0</td>\n",
       "      <td>30200073</td>\n",
       "      <td>3</td>\n",
       "      <td>mret</td>\n",
       "      <td>,,</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>201</th>\n",
       "      <td>0000000000002000</td>\n",
       "      <td>csrrw</td>\n",
       "      <td>s1:0000000000000000</td>\n",
       "      <td>s1</td>\n",
       "      <td>340494f3</td>\n",
       "      <td>3</td>\n",
       "      <td>csrrw s1, mscratch, s1</td>\n",
       "      <td>s1,mscratch,s1</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>202</th>\n",
       "      <td>0000000000002004</td>\n",
       "      <td>add</td>\n",
       "      <td>s1:000000000003fcf8</td>\n",
       "      <td>s1</td>\n",
       "      <td>000204b3</td>\n",
       "      <td>3</td>\n",
       "      <td>add s1, tp, x0</td>\n",
       "      <td>s1,tp,x0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>203</th>\n",
       "      <td>0000000000002008</td>\n",
       "      <td>addi</td>\n",
       "      <td>s1:000000000003fc00</td>\n",
       "      <td>s1</td>\n",
       "      <td>f0848493</td>\n",
       "      <td>3</td>\n",
       "      <td>addi s1, s1, -248</td>\n",
       "      <td>s1,s1,-248</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>204</th>\n",
       "      <td>000000000000200c</td>\n",
       "      <td>sd</td>\n",
       "      <td>ra:0000000000000000</td>\n",
       "      <td>fp</td>\n",
       "      <td>0014b423</td>\n",
       "      <td>3</td>\n",
       "      <td></td>\n",
       "      <td>ra,,</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                   pc  instr                  gpr csr    binary mode  \\\n",
       "190  00000000000001bc   addi  a5:0000000a00000800  a5  80078793    3   \n",
       "191  00000000000001c0  csrrw  x0:0000000000000000  x0  30079073    3   \n",
       "192  00000000000001c4   addi  a5:0000000000000000  a5      4781    3   \n",
       "193  00000000000001c6  csrrw  x0:0000000000000000  x0  30479073    3   \n",
       "194  00000000000001ca    lui  a5:0000000000008000  a5      67a1    3   \n",
       "195  00000000000001cc  addiw  a5:0000000000008003  a5      278d    3   \n",
       "196  00000000000001ce   slli  a5:00000002000c0000  a5      07ca    3   \n",
       "197  00000000000001d0  csrrw  x0:0000000000000000  x0  10079073    3   \n",
       "198  00000000000001d4   addi  a5:0000000000000000  a5      4781    3   \n",
       "199  00000000000001d6  csrrw  x0:0000000000000000  x0  10479073    3   \n",
       "200  00000000000001da   mret    :0000000000000000  x0  30200073    3   \n",
       "201  0000000000002000  csrrw  s1:0000000000000000  s1  340494f3    3   \n",
       "202  0000000000002004    add  s1:000000000003fcf8  s1  000204b3    3   \n",
       "203  0000000000002008   addi  s1:000000000003fc00  s1  f0848493    3   \n",
       "204  000000000000200c     sd  ra:0000000000000000  fp  0014b423    3   \n",
       "\n",
       "                  instr_str         operand  pad  \n",
       "190      addi a5, a5, -2048     a5,a5,-2048  NaN  \n",
       "191   csrrw x0, mstatus, a5   x0,mstatus,a5  NaN  \n",
       "192          addi a5, x0, 0         a5,x0,0  NaN  \n",
       "193       csrrw x0, mie, a5       x0,mie,a5  NaN  \n",
       "194         lui a5, 0x00008     a5,0x00008,  NaN  \n",
       "195         addiw a5, a5, 3         a5,a5,3  NaN  \n",
       "196         slli a5, a5, 18        a5,a5,18  NaN  \n",
       "197   csrrw x0, sstatus, a5   x0,sstatus,a5  NaN  \n",
       "198          addi a5, x0, 0         a5,x0,0  NaN  \n",
       "199       csrrw x0, sie, a5       x0,sie,a5  NaN  \n",
       "200                    mret              ,,  NaN  \n",
       "201  csrrw s1, mscratch, s1  s1,mscratch,s1  NaN  \n",
       "202          add s1, tp, x0        s1,tp,x0  NaN  \n",
       "203       addi s1, s1, -248      s1,s1,-248  NaN  \n",
       "204                                    ra,,  NaN  "
      ]
     },
     "execution_count": 157,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rtl_log[190:205]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 79,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                   pc                  gpr  instr         operand    binary\n",
      "201  0000000000002000                  nan  csrrw  s1,mscratch,s1  340494f3\n",
      "202  0000000000002004  s1:000000000003fcf8    add      s1,tp,zero  000204b3\n",
      "203  0000000000002008  s1:000000000003fc00   addi      s1,s1,-248  f0848493\n",
      "204  000000000000200c                  nan     sd         ra,s1,8  0014b423\n",
      "205  0000000000002010                  nan     sd        sp,s1,16  0024b823\n",
      "\n",
      "\n",
      "                   pc                  gpr  instr         operand    binary\n",
      "201  00000000000001de  x0:0000000000000000   addi         x0,x0,1      0004\n",
      "202  0000000000002000  s1:0000000000000000  csrrw  s1,mscratch,s1  340494f3\n",
      "203  0000000000002004  s1:000000000003fcf8    add        s1,tp,x0  000204b3\n",
      "204  0000000000002008  s1:000000000003fc00   addi      s1,s1,-248  f0848493\n",
      "205  000000000000200c  ra:0000000000000000     sd            ra,,  0014b423\n"
     ]
    }
   ],
   "source": [
    "print(sim_log[rtl_log.pc.ne(sim_log.pc)][['pc','gpr','instr','operand','binary']].head(5))\n",
    "print(\"\\n\")\n",
    "print(rtl_log[rtl_log.pc.ne(sim_log.pc)][['pc','gpr','instr','operand','binary']].head(5))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Why addi x0,x0,1 in rtl_log but not in OVPsim? mret seems to be handled differently?\n",
    "- Line 194 is different in rtl_log\n",
    "- riscv_loop_test 18e feb\n",
    "- repeats for many tests, something misconfigured or a bug?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 81,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                   pc                  gpr    instr          operand    binary\n",
      "185  00000000000001ac                  nan      and         a5,a5,t1  0067f7b3\n",
      "186  00000000000001b0                  nan    csrrs     zero,satp,a5  1807a073\n",
      "187  00000000000001b4  a5:0000000000a00000      lui         a5,0xa00  00a007b7\n",
      "188  00000000000001b8  a5:0000000000a00001  c.addiw             a5,1      2785\n",
      "189  00000000000001ba  a5:0000000a00001000   c.slli           a5,0xc      07b2\n",
      "190  00000000000001bc  a5:0000000a00000800     addi      a5,a5,-2048  80078793\n",
      "191  00000000000001c0                  nan    csrrw  zero,mstatus,a5  30079073\n",
      "192  00000000000001c4  a5:0000000000000000     c.li             a5,0      4781\n",
      "193  00000000000001c6                  nan    csrrw      zero,mie,a5  30479073\n",
      "194  00000000000001ca  a5:0000000000008000    c.lui           a5,0x8      67a1\n",
      "195  00000000000001cc  a5:0000000000008003  c.addiw             a5,3      278d\n",
      "196  00000000000001ce  a5:00000002000c0000   c.slli          a5,0x12      07ca\n",
      "197  00000000000001d0                  nan    csrrw  zero,sstatus,a5  10079073\n",
      "198  00000000000001d4  a5:0000000000000000     c.li             a5,0      4781\n",
      "199  00000000000001d6                  nan    csrrw      zero,sie,a5  10479073\n",
      "200  00000000000001da                  nan     mret              NaN  30200073\n",
      "201  0000000000002000                  nan    csrrw   s1,mscratch,s1  340494f3\n",
      "202  0000000000002004  s1:000000000003fcf8      add       s1,tp,zero  000204b3\n",
      "203  0000000000002008  s1:000000000003fc00     addi       s1,s1,-248  f0848493\n",
      "204  000000000000200c                  nan       sd          ra,s1,8  0014b423\n",
      "205  0000000000002010                  nan       sd         sp,s1,16  0024b823\n",
      "206  0000000000002014                  nan       sd         gp,s1,24  0034bc23\n",
      "207  0000000000002018                  nan       sd         tp,s1,32  0244b023\n",
      "208  000000000000201c                  nan       sd         t0,s1,40  0254b423\n",
      "209  0000000000002020                  nan       sd         t1,s1,48  0264b823\n",
      "\n",
      "\n",
      "                   pc                  gpr  instr         operand    binary\n",
      "185  00000000000001ac  a5:0000000000000013    and        a5,a5,t1  0067f7b3\n",
      "186  00000000000001b0  x0:8000000000000000  csrrs      x0,satp,a5  1807a073\n",
      "187  00000000000001b4  a5:0000000000a00000    lui     a5,0x00a00,  00a007b7\n",
      "188  00000000000001b8  a5:0000000000a00001  addiw         a5,a5,1      2785\n",
      "189  00000000000001ba  a5:0000000a00001000   slli        a5,a5,12      07b2\n",
      "190  00000000000001bc  a5:0000000a00000800   addi     a5,a5,-2048  80078793\n",
      "191  00000000000001c0  x0:0000000000000000  csrrw   x0,mstatus,a5  30079073\n",
      "192  00000000000001c4  a5:0000000000000000   addi         a5,x0,0      4781\n",
      "193  00000000000001c6  x0:0000000000000000  csrrw       x0,mie,a5  30479073\n",
      "194  00000000000001ca  a5:0000000000008000    lui     a5,0x00008,      67a1\n",
      "195  00000000000001cc  a5:0000000000008003  addiw         a5,a5,3      278d\n",
      "196  00000000000001ce  a5:00000002000c0000   slli        a5,a5,18      07ca\n",
      "197  00000000000001d0  x0:0000000000000000  csrrw   x0,sstatus,a5  10079073\n",
      "198  00000000000001d4  a5:0000000000000000   addi         a5,x0,0      4781\n",
      "199  00000000000001d6  x0:0000000000000000  csrrw       x0,sie,a5  10479073\n",
      "200  00000000000001da    :0000000000000000   mret              ,,  30200073\n",
      "201  00000000000001de  x0:0000000000000000   addi         x0,x0,1      0004\n",
      "202  0000000000002000  s1:0000000000000000  csrrw  s1,mscratch,s1  340494f3\n",
      "203  0000000000002004  s1:000000000003fcf8    add        s1,tp,x0  000204b3\n",
      "204  0000000000002008  s1:000000000003fc00   addi      s1,s1,-248  f0848493\n",
      "205  000000000000200c  ra:0000000000000000     sd            ra,,  0014b423\n",
      "206  0000000000002010  sp:000000000000000f     sd            sp,,  0024b823\n",
      "207  0000000000002014  gp:0000000000000000     sd            gp,,  0034bc23\n",
      "208  0000000000002018  tp:000000000003fcf8     sd            tp,,  0244b023\n",
      "209  000000000000201c  t0:0000000000000000     sd       t0,0(s1),  0254b423\n"
     ]
    }
   ],
   "source": [
    "sort = rtl_log.pc.ne(sim_log.pc).head(5)\n",
    "print(sim_log[185:210][['pc','gpr','instr','operand','binary']])\n",
    "print(\"\\n\")\n",
    "print(rtl_log[185:210][['pc','gpr','instr','operand','binary']])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 207,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                   pc    instr                  gpr  \\\n",
      "195  00000000000001e2  c.addiw  s3:0000000000008001   \n",
      "196  00000000000001e4   c.slli  s3:0000000200040000   \n",
      "197  00000000000001e6    csrrw                  nan   \n",
      "198  00000000000001ea     c.li  s3:0000000000000000   \n",
      "199  00000000000001ec    csrrw                  nan   \n",
      "200  00000000000001f0     mret                  nan   \n",
      "201  0000000000002000      jal                  nan   \n",
      "202  0000000000002040    csrrw                  nan   \n",
      "\n",
      "                                                   csr    binary  mode  \\\n",
      "195                                                NaN      2985     3   \n",
      "196                                                NaN      09ca     3   \n",
      "197  sstatus:0000000200040000;mstatus:0000000a00140800  10099073     3   \n",
      "198                                                NaN      4981     3   \n",
      "199                                                NaN  10499073     3   \n",
      "200  mstatus:0000000a00140080;mstatus:0000000a00140...  30200073     3   \n",
      "201                                                NaN  0400006f     3   \n",
      "202                                                NaN  34011173     3   \n",
      "\n",
      "                  instr_str          operand  pad  \n",
      "195         addiw   s3,s3,1             s3,1  NaN  \n",
      "196      slli    s3,s3,0x12          s3,0x12  NaN  \n",
      "197      csrw    sstatus,s3  zero,sstatus,s3  NaN  \n",
      "198            li      s3,0             s3,0  NaN  \n",
      "199          csrw    sie,s3      zero,sie,s3  NaN  \n",
      "200                    mret              NaN  NaN  \n",
      "201            j       2040        zero,0x40  NaN  \n",
      "202  csrrw   sp,mscratch,sp   sp,mscratch,sp  NaN  \n",
      "                   pc  instr                  gpr csr    binary mode  \\\n",
      "195  00000000000001e2  addiw  s3:0000000000008001  s3      2985    3   \n",
      "196  00000000000001e4   slli  s3:0000000200040000  s3      09ca    3   \n",
      "197  00000000000001e6  csrrw  x0:0000000000000000  x0  10099073    3   \n",
      "198  00000000000001ea   addi  s3:0000000000000000  s3      4981    3   \n",
      "199  00000000000001ec  csrrw  x0:0000000000000000  x0  10499073    3   \n",
      "200  00000000000001f0   mret    :0000000000000000  x0  30200073    3   \n",
      "201  00000000000001f4   addi  x0:0000000000000000  x0      0004    1   \n",
      "202  0000000000002000    jal  x0:0000000000002004  x0  0400006f    3   \n",
      "\n",
      "                 instr_str        operand  pad  \n",
      "195        addiw s3, s3, 1        s3,s3,1  NaN  \n",
      "196        slli s3, s3, 18       s3,s3,18  NaN  \n",
      "197  csrrw x0, sstatus, s3  x0,sstatus,s3  NaN  \n",
      "198         addi s3, x0, 0        s3,x0,0  NaN  \n",
      "199      csrrw x0, sie, s3      x0,sie,s3  NaN  \n",
      "200                   mret             ,,  NaN  \n",
      "201         addi x0, x0, 1        x0,x0,1  NaN  \n",
      "202             jal x0, 64         x0,64,  NaN  \n"
     ]
    }
   ],
   "source": [
    "print(sim_log[195:203])\n",
    "print(rtl_log[195:203])\n",
    "#different on line 201, why?\n",
    "#EBREAK DOESN'T WORK"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
