{"path":"Revision/PYQ/COA/media/Pasted image 20231106103830.png","text":"s, Riw e : e b Question GATE-2018 g 2 mSec A 32-bit wide main memory unit with a capacity of 1 GB is built using 256 M x 4 â€” bit DRAM chips. The number of rows of memory cells in the DRAM chip is\\2_'f. The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is_2 milliseconds. The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is 5","libVersion":"0.2.3","langs":"eng"}