remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6: Loop 'S21' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13: Loop 'S22' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9: Loop 'F21' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13: Loop 'F22' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6: Loop 'L8' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8: Loop 'L9' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8: Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13: Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24: Loop 'VITIS_LOOP_203_8' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25: Loop 'VITIS_LOOP_204_9' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28: Loop 'VITIS_LOOP_210_10' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29: Loop 'VITIS_LOOP_211_11' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21: Loop 'VITIS_LOOP_222_12' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6: Loop 'S11' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9: Loop 'S12' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8: Loop 'F11' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9: Loop 'F12' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6: Loop 'L5' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8: Loop 'L6' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12: Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13: Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24: Loop 'VITIS_LOOP_116_2' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25: Loop 'VITIS_LOOP_117_3' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24: Loop 'VITIS_LOOP_123_4' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25: Loop 'VITIS_LOOP_124_5' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20: Loop 'VITIS_LOOP_137_6' is marked as complete unroll implied by the pipeline pragma
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S21' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F21' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F22' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'L9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_210_10' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_211_11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_203_8' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_204_9' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w2_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_222_12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F11' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_123_4' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_124_5' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_116_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Pipeline directive for loop 'VITIS_LOOP_117_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0: Unrolling loop 'VITIS_LOOP_137_6' (AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20) in function 'conv5' completely with a factor of 13
remark: <unknown>:0:0: conv5(float*, float*, float*, float*) not inlined into apatb_conv5_ir because it should never be inlined (cost=never)
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50:11: Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54:11: Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:60:11: Applying array_partition to 'conv_out': Complete partitioning on dimension 1.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7: Sequential read of length 43200 has been inferred _XLX_SEP_ inp_img3423seqinp_img gmem0 L1_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7 conv5(float*, float*, float*, float*)  _XLX_SEP_ loadreadfor.inc.load.31
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8: Sequential read of length 1728 has been inferred _XLX_SEP_ scevgepseqfilter gmem1 F1_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8 conv5(float*, float*, float*, float*)  _XLX_SEP_ loadreadfor.inc17.load.16
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5: Sequential write of length 21632 has been inferred _XLX_SEP_ out_img3424seqout_img gmem0 L4 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5 conv5(float*, float*, float*, float*)  _XLX_SEP_ storewriteVITIS_LOOP_137_6.store.24storewriteVITIS_LOOP_137_6.store.32storewriteVITIS_LOOP_137_6.store.40storewriteVITIS_LOOP_137_6.store.48storewriteVITIS_LOOP_137_6.store.56storewriteVITIS_LOOP_137_6.store.64storewriteVITIS_LOOP_137_6.store.72storewriteVITIS_LOOP_137_6.store.80storewriteVITIS_LOOP_137_6.store.88storewriteVITIS_LOOP_137_6.store.96storewriteVITIS_LOOP_137_6.store.104storewriteVITIS_LOOP_137_6.store.112storewriteVITIS_LOOP_137_6.store.120
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7: Sequential read of length 43200 has been inferred _XLX_SEP_ scevgep3425seqinp_img gmem0 L2_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7 conv5(float*, float*, float*, float*)  _XLX_SEP_ loadreadfor.inc241.load.32
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8: Sequential read of length 1728 has been inferred _XLX_SEP_ scevgep3426seqfilter gmem1 F2_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8 conv5(float*, float*, float*, float*)  _XLX_SEP_ loadreadfor.inc262.load.16
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5: Sequential write of length 21632 has been inferred _XLX_SEP_ scevgep3427seqout_img gmem0 L7 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5 conv5(float*, float*, float*, float*)  _XLX_SEP_ storewriteVITIS_LOOP_222_12.store.24storewriteVITIS_LOOP_222_12.store.32storewriteVITIS_LOOP_222_12.store.40storewriteVITIS_LOOP_222_12.store.48storewriteVITIS_LOOP_222_12.store.56storewriteVITIS_LOOP_222_12.store.64storewriteVITIS_LOOP_222_12.store.72storewriteVITIS_LOOP_222_12.store.80storewriteVITIS_LOOP_222_12.store.88storewriteVITIS_LOOP_222_12.store.96storewriteVITIS_LOOP_222_12.store.104storewriteVITIS_LOOP_222_12.store.112storewriteVITIS_LOOP_222_12.store.120
remark: <unknown>:0:0: Access is clobbered by load _XLX_SEP_ loadreadM1.load.339bias gmem1 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8: Access is clobbered by load _XLX_SEP_ callreadscevgepseqfilter gmem1 conv5(float*, float*, float*, float*) 
remark: <unknown>:0:0: Access is clobbered by load _XLX_SEP_ loadreadM2.load.339bias gmem1 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8: Access is clobbered by load _XLX_SEP_ callreadscevgep3426seqfilter gmem1 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callwritescevgep3427seqout_img gmem0 M2 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220:5 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadscevgep3426seqfilter gmem1 F2_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadscevgep3425seqinp_img gmem0 L2_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callwriteout_img3424seqout_img gmem0 M1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135:5 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadscevgepseqfilter gmem1 F1_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ callreadinp_img3423seqinp_img gmem0 L1_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7: Multiple burst reads of length 43200 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq gmem0 L1_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7: Multiple burst reads of length 43200 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5: Multiple burst writes of length 21632 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1 gmem0 L4 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5: Multiple burst writes of length 21632 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8: Multiple burst reads of length 1728 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq2 gmem1 F1_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8: Multiple burst reads of length 1728 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7: Multiple burst reads of length 43200 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq3 gmem0 L2_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7: Multiple burst reads of length 43200 and bit width 32 in loop 'L2_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5: Multiple burst writes of length 21632 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq4 gmem0 L7 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5: Multiple burst writes of length 21632 and bit width 32 in loop 'L7'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8: Multiple burst reads of length 1728 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq5 gmem1 F2_1 AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8 conv5(float*, float*, float*, float*) 
remark: AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8: Multiple burst reads of length 1728 and bit width 32 in loop 'F2_1'(AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
===-------------------------------------------------------------------------===
                         Miscellaneous Ungrouped Timers
===-------------------------------------------------------------------------===

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
  17.9927 (100.0%)   0.3750 (100.0%)  18.3677 (100.0%)  18.3827 (100.0%)  Code Generation Time
  17.9927 (100.0%)   0.3750 (100.0%)  18.3677 (100.0%)  18.3827 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.5358 seconds (20.5485 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   3.2891 ( 16.4%)   0.0843 ( 19.3%)   3.3734 ( 16.4%)   3.3739 ( 16.4%)  Reflow pragma unroll loops
   2.8043 ( 14.0%)   0.1169 ( 26.8%)   2.9213 ( 14.2%)   2.9235 ( 14.2%)  Build loop flatten cost model
   2.2003 ( 10.9%)   0.0799 ( 18.3%)   2.2802 ( 11.1%)   2.2815 ( 11.1%)  PredicateAnalyzer - Predidate Analysis
   0.5999 (  3.0%)   0.0090 (  2.1%)   0.6089 (  3.0%)   0.6093 (  3.0%)  Automatic array partition transformation
   0.5792 (  2.9%)   0.0000 (  0.0%)   0.5792 (  2.8%)   0.5792 (  2.8%)  Auto automatic array partition analysis
   0.5508 (  2.7%)   0.0250 (  5.7%)   0.5757 (  2.8%)   0.5758 (  2.8%)  Auto automatic array partition analysis
   0.5347 (  2.7%)   0.0230 (  5.3%)   0.5577 (  2.7%)   0.5580 (  2.7%)  Auto automatic array partition analysis
   0.4778 (  2.4%)   0.0000 (  0.0%)   0.4779 (  2.3%)   0.4779 (  2.3%)  Dead Store Elimination
   0.4616 (  2.3%)   0.0001 (  0.0%)   0.4617 (  2.2%)   0.4619 (  2.2%)  Global Value Numbering
   0.4561 (  2.3%)   0.0000 (  0.0%)   0.4561 (  2.2%)   0.4561 (  2.2%)  Loop Invariant Code Motion
   0.3731 (  1.9%)   0.0001 (  0.0%)   0.3731 (  1.8%)   0.3731 (  1.8%)  Global Value Numbering
   0.2997 (  1.5%)   0.0001 (  0.0%)   0.2998 (  1.5%)   0.2998 (  1.5%)  Merge accesses
   0.1898 (  0.9%)   0.0000 (  0.0%)   0.1898 (  0.9%)   0.1898 (  0.9%)  Global Value Numbering
   0.1846 (  0.9%)   0.0013 (  0.3%)   0.1860 (  0.9%)   0.1860 (  0.9%)  Induction Variable Simplification
   0.1676 (  0.8%)   0.0001 (  0.0%)   0.1677 (  0.8%)   0.1678 (  0.8%)  Global Value Numbering
   0.1584 (  0.8%)   0.0000 (  0.0%)   0.1584 (  0.8%)   0.1584 (  0.8%)  Loop Invariant Code Motion
   0.1580 (  0.8%)   0.0000 (  0.0%)   0.1580 (  0.8%)   0.1581 (  0.8%)  Loop Invariant Code Motion
   0.1579 (  0.8%)   0.0000 (  0.0%)   0.1579 (  0.8%)   0.1579 (  0.8%)  Loop Invariant Code Motion
   0.1131 (  0.6%)   0.0001 (  0.0%)   0.1132 (  0.6%)   0.1132 (  0.6%)  Global Value Numbering
   0.1086 (  0.5%)   0.0000 (  0.0%)   0.1086 (  0.5%)   0.1093 (  0.5%)  Generate HLS compatible IR
   0.1092 (  0.5%)   0.0000 (  0.0%)   0.1092 (  0.5%)   0.1092 (  0.5%)  Global Value Numbering
   0.1088 (  0.5%)   0.0000 (  0.0%)   0.1088 (  0.5%)   0.1089 (  0.5%)  Global Value Numbering
   0.1075 (  0.5%)   0.0010 (  0.2%)   0.1085 (  0.5%)   0.1085 (  0.5%)  Global Value Numbering
   0.1081 (  0.5%)   0.0000 (  0.0%)   0.1081 (  0.5%)   0.1081 (  0.5%)  Global Value Numbering
   0.1077 (  0.5%)   0.0000 (  0.0%)   0.1078 (  0.5%)   0.1078 (  0.5%)  Global Value Numbering
   0.1066 (  0.5%)   0.0011 (  0.2%)   0.1077 (  0.5%)   0.1077 (  0.5%)  Global Value Numbering
   0.1075 (  0.5%)   0.0000 (  0.0%)   0.1075 (  0.5%)   0.1075 (  0.5%)  Global Value Numbering
   0.1073 (  0.5%)   0.0001 (  0.0%)   0.1074 (  0.5%)   0.1074 (  0.5%)  Global Value Numbering
   0.1073 (  0.5%)   0.0001 (  0.0%)   0.1074 (  0.5%)   0.1074 (  0.5%)  Global Value Numbering
   0.1073 (  0.5%)   0.0000 (  0.0%)   0.1073 (  0.5%)   0.1073 (  0.5%)  Global Value Numbering
   0.1069 (  0.5%)   0.0001 (  0.0%)   0.1071 (  0.5%)   0.1071 (  0.5%)  Global Value Numbering
   0.1061 (  0.5%)   0.0001 (  0.0%)   0.1062 (  0.5%)   0.1062 (  0.5%)  Global Value Numbering
   0.0964 (  0.5%)   0.0010 (  0.2%)   0.0974 (  0.5%)   0.0974 (  0.5%)  Lower intermediate type generated by HLSGen
   0.0752 (  0.4%)   0.0001 (  0.0%)   0.0753 (  0.4%)   0.0753 (  0.4%)  Value Propagation
   0.0749 (  0.4%)   0.0000 (  0.0%)   0.0749 (  0.4%)   0.0749 (  0.4%)  Value Propagation
   0.0706 (  0.4%)   0.0000 (  0.0%)   0.0706 (  0.3%)   0.0706 (  0.3%)  Dead Store Elimination
   0.0671 (  0.3%)   0.0000 (  0.0%)   0.0671 (  0.3%)   0.0675 (  0.3%)  Lower HLS related loops
   0.0669 (  0.3%)   0.0000 (  0.0%)   0.0669 (  0.3%)   0.0669 (  0.3%)  Value Propagation
   0.0666 (  0.3%)   0.0000 (  0.0%)   0.0666 (  0.3%)   0.0666 (  0.3%)  Dead Store Elimination
   0.0567 (  0.3%)   0.0000 (  0.0%)   0.0567 (  0.3%)   0.0567 (  0.3%)  ArrayPartition - Partition Arrays into Banks
   0.0497 (  0.2%)   0.0020 (  0.5%)   0.0517 (  0.3%)   0.0517 (  0.3%)  Undecay arrays
   0.0454 (  0.2%)   0.0000 (  0.0%)   0.0454 (  0.2%)   0.0454 (  0.2%)  Value Propagation
   0.0432 (  0.2%)   0.0000 (  0.0%)   0.0432 (  0.2%)   0.0432 (  0.2%)  Value Propagation
   0.0425 (  0.2%)   0.0000 (  0.0%)   0.0425 (  0.2%)   0.0425 (  0.2%)  Value Propagation
   0.0424 (  0.2%)   0.0001 (  0.0%)   0.0424 (  0.2%)   0.0424 (  0.2%)  Value Propagation
   0.0423 (  0.2%)   0.0000 (  0.0%)   0.0423 (  0.2%)   0.0423 (  0.2%)  Value Propagation
   0.0423 (  0.2%)   0.0000 (  0.0%)   0.0423 (  0.2%)   0.0423 (  0.2%)  Value Propagation
   0.0423 (  0.2%)   0.0000 (  0.0%)   0.0423 (  0.2%)   0.0423 (  0.2%)  Value Propagation
   0.0414 (  0.2%)   0.0001 (  0.0%)   0.0415 (  0.2%)   0.0415 (  0.2%)  Value Propagation
   0.0382 (  0.2%)   0.0000 (  0.0%)   0.0382 (  0.2%)   0.0382 (  0.2%)  Value Propagation
   0.0381 (  0.2%)   0.0000 (  0.0%)   0.0381 (  0.2%)   0.0381 (  0.2%)  Value Propagation
   0.0380 (  0.2%)   0.0000 (  0.0%)   0.0380 (  0.2%)   0.0380 (  0.2%)  Value Propagation
   0.0380 (  0.2%)   0.0000 (  0.0%)   0.0380 (  0.2%)   0.0380 (  0.2%)  Value Propagation
   0.0373 (  0.2%)   0.0000 (  0.0%)   0.0373 (  0.2%)   0.0373 (  0.2%)  Value Propagation
   0.0347 (  0.2%)   0.0024 (  0.5%)   0.0370 (  0.2%)   0.0373 (  0.2%)  Detach IR Wrapper
   0.0372 (  0.2%)   0.0000 (  0.0%)   0.0372 (  0.2%)   0.0372 (  0.2%)  Value Propagation
   0.0372 (  0.2%)   0.0000 (  0.0%)   0.0372 (  0.2%)   0.0372 (  0.2%)  Value Propagation
   0.0349 (  0.2%)   0.0020 (  0.5%)   0.0369 (  0.2%)   0.0369 (  0.2%)  Aggressive Dead Code Elimination
   0.0351 (  0.2%)   0.0010 (  0.2%)   0.0361 (  0.2%)   0.0361 (  0.2%)  Aggressive Dead Code Elimination
   0.0290 (  0.1%)   0.0060 (  1.4%)   0.0350 (  0.2%)   0.0359 (  0.2%)  Auto automatic array partition analysis
   0.0353 (  0.2%)   0.0001 (  0.0%)   0.0353 (  0.2%)   0.0353 (  0.2%)  Dead Store Elimination
   0.0350 (  0.2%)   0.0000 (  0.0%)   0.0350 (  0.2%)   0.0350 (  0.2%)  Loop Invariant Code Motion
   0.0348 (  0.2%)   0.0000 (  0.0%)   0.0348 (  0.2%)   0.0348 (  0.2%)  Dead Store Elimination
   0.0339 (  0.2%)   0.0000 (  0.0%)   0.0339 (  0.2%)   0.0339 (  0.2%)  Dead Store Elimination
   0.0338 (  0.2%)   0.0000 (  0.0%)   0.0338 (  0.2%)   0.0338 (  0.2%)  Loop Invariant Code Motion
   0.0335 (  0.2%)   0.0000 (  0.0%)   0.0335 (  0.2%)   0.0335 (  0.2%)  Dead Store Elimination
   0.0335 (  0.2%)   0.0000 (  0.0%)   0.0335 (  0.2%)   0.0335 (  0.2%)  Dead Store Elimination
   0.0335 (  0.2%)   0.0000 (  0.0%)   0.0335 (  0.2%)   0.0335 (  0.2%)  Dead Store Elimination
   0.0325 (  0.2%)   0.0000 (  0.0%)   0.0325 (  0.2%)   0.0325 (  0.2%)  Loop Invariant Code Motion
   0.0315 (  0.2%)   0.0000 (  0.0%)   0.0315 (  0.2%)   0.0315 (  0.2%)  Bitcode for HLS
   0.0286 (  0.1%)   0.0000 (  0.0%)   0.0286 (  0.1%)   0.0286 (  0.1%)  Induction Variable Simplification
   0.0274 (  0.1%)   0.0000 (  0.0%)   0.0274 (  0.1%)   0.0274 (  0.1%)  AutoDepPragmaInfer - Auto Dependence Pragma Infer
   0.0266 (  0.1%)   0.0000 (  0.0%)   0.0266 (  0.1%)   0.0266 (  0.1%)  Jump Threading
   0.0263 (  0.1%)   0.0000 (  0.0%)   0.0263 (  0.1%)   0.0265 (  0.1%)  Analyze sequential accesses
   0.0257 (  0.1%)   0.0001 (  0.0%)   0.0258 (  0.1%)   0.0258 (  0.1%)  Global Value Numbering
   0.0248 (  0.1%)   0.0000 (  0.0%)   0.0248 (  0.1%)   0.0251 (  0.1%)  DefaultInterfaceBuilderNew - Build Default Top Interface
   0.0225 (  0.1%)   0.0020 (  0.5%)   0.0245 (  0.1%)   0.0245 (  0.1%)  Global Value Numbering
   0.0234 (  0.1%)   0.0010 (  0.2%)   0.0244 (  0.1%)   0.0244 (  0.1%)  Aggressive Dead Code Elimination
   0.0234 (  0.1%)   0.0000 (  0.0%)   0.0234 (  0.1%)   0.0234 (  0.1%)  Global Value Numbering
   0.0232 (  0.1%)   0.0001 (  0.0%)   0.0233 (  0.1%)   0.0233 (  0.1%)  Global Value Numbering
   0.0225 (  0.1%)   0.0000 (  0.0%)   0.0226 (  0.1%)   0.0225 (  0.1%)  Simplify the CFG
   0.0222 (  0.1%)   0.0001 (  0.0%)   0.0223 (  0.1%)   0.0223 (  0.1%)  Value Propagation
   0.0211 (  0.1%)   0.0000 (  0.0%)   0.0211 (  0.1%)   0.0211 (  0.1%)  Value Propagation
   0.0202 (  0.1%)   0.0000 (  0.0%)   0.0203 (  0.1%)   0.0205 (  0.1%)  Combine redundant instructions
   0.0204 (  0.1%)   0.0000 (  0.0%)   0.0204 (  0.1%)   0.0204 (  0.1%)  Reflow pragma unroll loops
   0.0176 (  0.1%)   0.0010 (  0.2%)   0.0187 (  0.1%)   0.0187 (  0.1%)  Aggressive Dead Code Elimination
   0.0153 (  0.1%)   0.0030 (  0.7%)   0.0183 (  0.1%)   0.0183 (  0.1%)  Value Propagation
   0.0179 (  0.1%)   0.0000 (  0.0%)   0.0179 (  0.1%)   0.0179 (  0.1%)  Reflow pragma unroll loops
   0.0178 (  0.1%)   0.0000 (  0.0%)   0.0178 (  0.1%)   0.0178 (  0.1%)  Reflow pragma unroll loops
   0.0147 (  0.1%)   0.0030 (  0.7%)   0.0177 (  0.1%)   0.0177 (  0.1%)  Global Value Numbering
   0.0177 (  0.1%)   0.0000 (  0.0%)   0.0177 (  0.1%)   0.0177 (  0.1%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0163 (  0.1%)   0.0010 (  0.2%)   0.0173 (  0.1%)   0.0173 (  0.1%)  Global Value Numbering
   0.0162 (  0.1%)   0.0010 (  0.2%)   0.0172 (  0.1%)   0.0172 (  0.1%)  Global Value Numbering
   0.0161 (  0.1%)   0.0010 (  0.2%)   0.0171 (  0.1%)   0.0171 (  0.1%)  Global Value Numbering
   0.0159 (  0.1%)   0.0010 (  0.2%)   0.0169 (  0.1%)   0.0169 (  0.1%)  Global Value Numbering
   0.0167 (  0.1%)   0.0000 (  0.0%)   0.0167 (  0.1%)   0.0167 (  0.1%)  Loop-Closed SSA Form Pass
   0.0167 (  0.1%)   0.0000 (  0.0%)   0.0167 (  0.1%)   0.0167 (  0.1%)  Global Value Numbering
   0.0166 (  0.1%)   0.0000 (  0.0%)   0.0166 (  0.1%)   0.0166 (  0.1%)  AlignMemory - Align memory accesses
   0.0156 (  0.1%)   0.0010 (  0.2%)   0.0166 (  0.1%)   0.0166 (  0.1%)  Dead Store Elimination
   0.0165 (  0.1%)   0.0000 (  0.0%)   0.0165 (  0.1%)   0.0165 (  0.1%)  Dead Store Elimination
   0.0164 (  0.1%)   0.0000 (  0.0%)   0.0164 (  0.1%)   0.0164 (  0.1%)  Dead Store Elimination
   0.0163 (  0.1%)   0.0000 (  0.0%)   0.0163 (  0.1%)   0.0163 (  0.1%)  Global Value Numbering
   0.0162 (  0.1%)   0.0000 (  0.0%)   0.0162 (  0.1%)   0.0163 (  0.1%)  Global Value Numbering
   0.0162 (  0.1%)   0.0000 (  0.0%)   0.0162 (  0.1%)   0.0162 (  0.1%)  Global Value Numbering
   0.0162 (  0.1%)   0.0000 (  0.0%)   0.0162 (  0.1%)   0.0162 (  0.1%)  Global Value Numbering
   0.0162 (  0.1%)   0.0000 (  0.0%)   0.0162 (  0.1%)   0.0162 (  0.1%)  Synthesis checker
   0.0161 (  0.1%)   0.0000 (  0.0%)   0.0161 (  0.1%)   0.0161 (  0.1%)  Dead Store Elimination
   0.0161 (  0.1%)   0.0000 (  0.0%)   0.0161 (  0.1%)   0.0161 (  0.1%)  Global Value Numbering
   0.0160 (  0.1%)   0.0001 (  0.0%)   0.0161 (  0.1%)   0.0161 (  0.1%)  Global Value Numbering
   0.0161 (  0.1%)   0.0000 (  0.0%)   0.0161 (  0.1%)   0.0161 (  0.1%)  Global Value Numbering
   0.0160 (  0.1%)   0.0001 (  0.0%)   0.0161 (  0.1%)   0.0161 (  0.1%)  Global Value Numbering
   0.0161 (  0.1%)   0.0000 (  0.0%)   0.0161 (  0.1%)   0.0161 (  0.1%)  Global Value Numbering
   0.0160 (  0.1%)   0.0000 (  0.0%)   0.0160 (  0.1%)   0.0160 (  0.1%)  Global Value Numbering
   0.0157 (  0.1%)   0.0000 (  0.0%)   0.0157 (  0.1%)   0.0157 (  0.1%)  Global Value Numbering
   0.0157 (  0.1%)   0.0000 (  0.0%)   0.0157 (  0.1%)   0.0157 (  0.1%)  Simplify the CFG
   0.0157 (  0.1%)   0.0000 (  0.0%)   0.0157 (  0.1%)   0.0157 (  0.1%)  AlignMemory - Align memory accesses
   0.0157 (  0.1%)   0.0000 (  0.0%)   0.0157 (  0.1%)   0.0157 (  0.1%)  Simplify the CFG
   0.0156 (  0.1%)   0.0000 (  0.0%)   0.0156 (  0.1%)   0.0156 (  0.1%)  Simplify the CFG
   0.0156 (  0.1%)   0.0000 (  0.0%)   0.0156 (  0.1%)   0.0156 (  0.1%)  Simplify the CFG
   0.0154 (  0.1%)   0.0000 (  0.0%)   0.0154 (  0.1%)   0.0154 (  0.1%)  Induction Variable Simplification
   0.0150 (  0.1%)   0.0000 (  0.0%)   0.0150 (  0.1%)   0.0150 (  0.1%)  AlignMemory - Align memory accesses
   0.0148 (  0.1%)   0.0000 (  0.0%)   0.0148 (  0.1%)   0.0148 (  0.1%)  Simplify the CFG
   0.0148 (  0.1%)   0.0000 (  0.0%)   0.0148 (  0.1%)   0.0148 (  0.1%)  Simplify the CFG
   0.0148 (  0.1%)   0.0000 (  0.0%)   0.0148 (  0.1%)   0.0148 (  0.1%)  Simplify the CFG
   0.0147 (  0.1%)   0.0000 (  0.0%)   0.0147 (  0.1%)   0.0147 (  0.1%)  Simplify the CFG
   0.0147 (  0.1%)   0.0000 (  0.0%)   0.0147 (  0.1%)   0.0147 (  0.1%)  Global Value Numbering
   0.0147 (  0.1%)   0.0000 (  0.0%)   0.0147 (  0.1%)   0.0147 (  0.1%)  Simplify the CFG
   0.0147 (  0.1%)   0.0000 (  0.0%)   0.0147 (  0.1%)   0.0147 (  0.1%)  Global Value Numbering
   0.0147 (  0.1%)   0.0000 (  0.0%)   0.0147 (  0.1%)   0.0147 (  0.1%)  Simplify the CFG
   0.0146 (  0.1%)   0.0000 (  0.0%)   0.0146 (  0.1%)   0.0146 (  0.1%)  Global Value Numbering
   0.0146 (  0.1%)   0.0000 (  0.0%)   0.0146 (  0.1%)   0.0146 (  0.1%)  Simplify the CFG
   0.0146 (  0.1%)   0.0000 (  0.0%)   0.0146 (  0.1%)   0.0146 (  0.1%)  Synthesis checker
   0.0146 (  0.1%)   0.0000 (  0.0%)   0.0146 (  0.1%)   0.0146 (  0.1%)  Simplify the CFG
   0.0146 (  0.1%)   0.0000 (  0.0%)   0.0146 (  0.1%)   0.0146 (  0.1%)  Simplify the CFG
   0.0146 (  0.1%)   0.0000 (  0.0%)   0.0146 (  0.1%)   0.0146 (  0.1%)  Simplify the CFG
   0.0145 (  0.1%)   0.0000 (  0.0%)   0.0145 (  0.1%)   0.0145 (  0.1%)  Simplify the CFG
   0.0144 (  0.1%)   0.0000 (  0.0%)   0.0144 (  0.1%)   0.0144 (  0.1%)  AlignMemory - Align memory accesses
   0.0143 (  0.1%)   0.0000 (  0.0%)   0.0143 (  0.1%)   0.0143 (  0.1%)  Loop-Closed SSA Form Pass
   0.0143 (  0.1%)   0.0000 (  0.0%)   0.0143 (  0.1%)   0.0143 (  0.1%)  AlignMemory - Align memory accesses
   0.0142 (  0.1%)   0.0000 (  0.0%)   0.0142 (  0.1%)   0.0142 (  0.1%)  Loop-Closed SSA Form Pass
   0.0141 (  0.1%)   0.0000 (  0.0%)   0.0141 (  0.1%)   0.0141 (  0.1%)  Induction Variable Simplification
   0.0139 (  0.1%)   0.0000 (  0.0%)   0.0139 (  0.1%)   0.0139 (  0.1%)  Induction Variable Simplification
   0.0139 (  0.1%)   0.0000 (  0.0%)   0.0139 (  0.1%)   0.0139 (  0.1%)  Induction Variable Simplification
   0.0138 (  0.1%)   0.0000 (  0.0%)   0.0138 (  0.1%)   0.0138 (  0.1%)  Jump Threading
   0.0135 (  0.1%)   0.0000 (  0.0%)   0.0135 (  0.1%)   0.0135 (  0.1%)  Array out of bound check
   0.0127 (  0.1%)   0.0004 (  0.1%)   0.0131 (  0.1%)   0.0130 (  0.1%)  Induction Variable Simplification
   0.0130 (  0.1%)   0.0000 (  0.0%)   0.0130 (  0.1%)   0.0130 (  0.1%)  Automatically infer occurrence information
   0.0126 (  0.1%)   0.0001 (  0.0%)   0.0126 (  0.1%)   0.0126 (  0.1%)  Merge accesses
   0.0125 (  0.1%)   0.0000 (  0.0%)   0.0125 (  0.1%)   0.0125 (  0.1%)  Lower HLS related attributes
   0.0114 (  0.1%)   0.0010 (  0.2%)   0.0124 (  0.1%)   0.0124 (  0.1%)  Collect complexity metrics for FE reflow
   0.0123 (  0.1%)   0.0000 (  0.0%)   0.0123 (  0.1%)   0.0123 (  0.1%)  AlignMemory - Align memory accesses
   0.0118 (  0.1%)   0.0001 (  0.0%)   0.0119 (  0.1%)   0.0123 (  0.1%)  Loop Load Elimination
   0.0119 (  0.1%)   0.0000 (  0.0%)   0.0119 (  0.1%)   0.0119 (  0.1%)  AlignMemory - Align memory accesses
   0.0118 (  0.1%)   0.0000 (  0.0%)   0.0118 (  0.1%)   0.0118 (  0.1%)  Array out of bound check
   0.0117 (  0.1%)   0.0000 (  0.0%)   0.0117 (  0.1%)   0.0117 (  0.1%)  Array out of bound check
   0.0115 (  0.1%)   0.0000 (  0.0%)   0.0115 (  0.1%)   0.0115 (  0.1%)  AlignMemory - Align memory accesses
   0.0115 (  0.1%)   0.0001 (  0.0%)   0.0115 (  0.1%)   0.0115 (  0.1%)  Early GVN Hoisting of Expressions
   0.0115 (  0.1%)   0.0000 (  0.0%)   0.0115 (  0.1%)   0.0115 (  0.1%)  Array out of bound check
   0.0112 (  0.1%)   0.0003 (  0.1%)   0.0115 (  0.1%)   0.0115 (  0.1%)  Merge accesses
   0.0115 (  0.1%)   0.0000 (  0.0%)   0.0115 (  0.1%)   0.0115 (  0.1%)  Array out of bound check
   0.0115 (  0.1%)   0.0000 (  0.0%)   0.0115 (  0.1%)   0.0115 (  0.1%)  Array out of bound check
   0.0114 (  0.1%)   0.0000 (  0.0%)   0.0114 (  0.1%)   0.0114 (  0.1%)  Merge accesses
   0.0111 (  0.1%)   0.0000 (  0.0%)   0.0111 (  0.1%)   0.0111 (  0.1%)  Eliminate dead debug information intrinsic
   0.0107 (  0.1%)   0.0000 (  0.0%)   0.0107 (  0.1%)   0.0107 (  0.1%)  Array out of bound check
   0.0104 (  0.1%)   0.0001 (  0.0%)   0.0104 (  0.1%)   0.0104 (  0.1%)  Combine redundant instructions
   0.0101 (  0.1%)   0.0000 (  0.0%)   0.0101 (  0.0%)   0.0101 (  0.0%)  AlignMemory - Align memory accesses
   0.0098 (  0.0%)   0.0001 (  0.0%)   0.0098 (  0.0%)   0.0098 (  0.0%)  Memory SSA
   0.0096 (  0.0%)   0.0000 (  0.0%)   0.0096 (  0.0%)   0.0095 (  0.0%)  Induction Variable Simplification
   0.0094 (  0.0%)   0.0000 (  0.0%)   0.0094 (  0.0%)   0.0094 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0090 (  0.0%)   0.0003 (  0.1%)   0.0093 (  0.0%)   0.0093 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0091 (  0.0%)   0.0001 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  Reflow pipeline loop automatically
   0.0092 (  0.0%)   0.0000 (  0.0%)   0.0092 (  0.0%)   0.0092 (  0.0%)  AutoDepPragmaInfer - Auto Dependence Pragma Infer
   0.0091 (  0.0%)   0.0000 (  0.0%)   0.0091 (  0.0%)   0.0091 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0090 (  0.0%)   0.0000 (  0.0%)   0.0090 (  0.0%)   0.0090 (  0.0%)  Loop-Closed SSA Form Pass
   0.0058 (  0.0%)   0.0031 (  0.7%)   0.0088 (  0.0%)   0.0088 (  0.0%)  Early GVN Hoisting of Expressions
   0.0085 (  0.0%)   0.0002 (  0.1%)   0.0088 (  0.0%)   0.0088 (  0.0%)  Memory SSA
   0.0086 (  0.0%)   0.0000 (  0.0%)   0.0086 (  0.0%)   0.0086 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0075 (  0.0%)   0.0010 (  0.2%)   0.0085 (  0.0%)   0.0085 (  0.0%)  Early GVN Hoisting of Expressions
   0.0084 (  0.0%)   0.0000 (  0.0%)   0.0084 (  0.0%)   0.0084 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0084 (  0.0%)   0.0000 (  0.0%)   0.0084 (  0.0%)   0.0084 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0073 (  0.0%)   0.0010 (  0.2%)   0.0083 (  0.0%)   0.0083 (  0.0%)  Early GVN Hoisting of Expressions
   0.0083 (  0.0%)   0.0000 (  0.0%)   0.0083 (  0.0%)   0.0083 (  0.0%)  Combine redundant instructions
   0.0082 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.0%)   0.0082 (  0.0%)  Combine redundant instructions
   0.0082 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.0%)   0.0082 (  0.0%)  Aggressive Dead Code Elimination
   0.0082 (  0.0%)   0.0000 (  0.0%)   0.0082 (  0.0%)   0.0082 (  0.0%)  Combine redundant instructions
   0.0081 (  0.0%)   0.0000 (  0.0%)   0.0081 (  0.0%)   0.0081 (  0.0%)  Combine redundant instructions
   0.0081 (  0.0%)   0.0000 (  0.0%)   0.0081 (  0.0%)   0.0081 (  0.0%)  do loop unroll according tripcount threshold config
   0.0073 (  0.0%)   0.0003 (  0.1%)   0.0077 (  0.0%)   0.0077 (  0.0%)  Memory SSA
   0.0076 (  0.0%)   0.0000 (  0.0%)   0.0076 (  0.0%)   0.0076 (  0.0%)  Memory Summary
   0.0076 (  0.0%)   0.0000 (  0.0%)   0.0076 (  0.0%)   0.0076 (  0.0%)  Merge accesses
   0.0075 (  0.0%)   0.0000 (  0.0%)   0.0075 (  0.0%)   0.0075 (  0.0%)  Memory SSA
   0.0074 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  Memory Summary
   0.0074 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  Reflow pragma unroll loops
   0.0074 (  0.0%)   0.0000 (  0.0%)   0.0074 (  0.0%)   0.0074 (  0.0%)  Memory SSA
   0.0073 (  0.0%)   0.0001 (  0.0%)   0.0073 (  0.0%)   0.0073 (  0.0%)  Early GVN Hoisting of Expressions
   0.0073 (  0.0%)   0.0000 (  0.0%)   0.0073 (  0.0%)   0.0073 (  0.0%)  Aggressive Dead Code Elimination
   0.0073 (  0.0%)   0.0000 (  0.0%)   0.0073 (  0.0%)   0.0073 (  0.0%)  Aggressive Dead Code Elimination
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Early GVN Hoisting of Expressions
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Loop-Closed SSA Form Pass
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Early GVN Hoisting of Expressions
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Loop-Closed SSA Form Pass
   0.0062 (  0.0%)   0.0010 (  0.2%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Loop-Closed SSA Form Pass
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Aggressive Dead Code Elimination
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Loop-Closed SSA Form Pass
   0.0072 (  0.0%)   0.0000 (  0.0%)   0.0072 (  0.0%)   0.0072 (  0.0%)  Loop-Closed SSA Form Pass
   0.0070 (  0.0%)   0.0001 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Early GVN Hoisting of Expressions
   0.0071 (  0.0%)   0.0000 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  SROA
   0.0065 (  0.0%)   0.0006 (  0.1%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Aggressive Dead Code Elimination
   0.0070 (  0.0%)   0.0001 (  0.0%)   0.0071 (  0.0%)   0.0071 (  0.0%)  Memory SSA
   0.0070 (  0.0%)   0.0000 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Aggressive Dead Code Elimination
   0.0069 (  0.0%)   0.0001 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Aggressive Dead Code Elimination
   0.0070 (  0.0%)   0.0000 (  0.0%)   0.0070 (  0.0%)   0.0070 (  0.0%)  Merge accesses in the same region
   0.0058 (  0.0%)   0.0010 (  0.2%)   0.0068 (  0.0%)   0.0068 (  0.0%)  ProduceBurstMessages - Produce Burst Messages
   0.0066 (  0.0%)   0.0001 (  0.0%)   0.0067 (  0.0%)   0.0067 (  0.0%)  Early GVN Hoisting of Expressions
   0.0067 (  0.0%)   0.0000 (  0.0%)   0.0067 (  0.0%)   0.0067 (  0.0%)  Aggressive Dead Code Elimination
   0.0067 (  0.0%)   0.0000 (  0.0%)   0.0067 (  0.0%)   0.0067 (  0.0%)  Aggressive Dead Code Elimination
   0.0067 (  0.0%)   0.0000 (  0.0%)   0.0067 (  0.0%)   0.0066 (  0.0%)  Aggressive Dead Code Elimination
   0.0066 (  0.0%)   0.0000 (  0.0%)   0.0066 (  0.0%)   0.0066 (  0.0%)  Aggressive Dead Code Elimination
   0.0055 (  0.0%)   0.0010 (  0.2%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Aggressive Dead Code Elimination
   0.0065 (  0.0%)   0.0000 (  0.0%)   0.0065 (  0.0%)   0.0065 (  0.0%)  Aggressive Dead Code Elimination
   0.0054 (  0.0%)   0.0010 (  0.2%)   0.0065 (  0.0%)   0.0064 (  0.0%)  Aggressive Dead Code Elimination
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Aggressive Dead Code Elimination
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Aggressive Dead Code Elimination
   0.0064 (  0.0%)   0.0001 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Aggressive Dead Code Elimination
   0.0064 (  0.0%)   0.0000 (  0.0%)   0.0064 (  0.0%)   0.0064 (  0.0%)  Aggressive Dead Code Elimination
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Aggressive Dead Code Elimination
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Aggressive Dead Code Elimination
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Remove unreachable basic blocks under switch
   0.0056 (  0.0%)   0.0007 (  0.2%)   0.0063 (  0.0%)   0.0063 (  0.0%)   automatic function inline driven by performance to break up circuit dependence
   0.0063 (  0.0%)   0.0000 (  0.0%)   0.0063 (  0.0%)   0.0063 (  0.0%)  Remove unreachable basic blocks under switch
   0.0062 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Merge accesses in the same region
   0.0062 (  0.0%)   0.0000 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Aggressive Dead Code Elimination
   0.0061 (  0.0%)   0.0001 (  0.0%)   0.0062 (  0.0%)   0.0062 (  0.0%)  Simplify the CFG
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  Aggressive Dead Code Elimination
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  Simple constant propagation
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  Loop-Closed SSA Form Pass
   0.0061 (  0.0%)   0.0000 (  0.0%)   0.0061 (  0.0%)   0.0061 (  0.0%)  Aggressive Dead Code Elimination
   0.0060 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.0%)   0.0060 (  0.0%)  Aggressive Dead Code Elimination
   0.0060 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.0%)   0.0060 (  0.0%)  Aggressive Dead Code Elimination
   0.0060 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.0%)   0.0060 (  0.0%)  Aggressive Dead Code Elimination
   0.0060 (  0.0%)   0.0000 (  0.0%)   0.0060 (  0.0%)   0.0060 (  0.0%)  Aggressive Dead Code Elimination
   0.0059 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0059 (  0.0%)  Aggressive Dead Code Elimination
   0.0058 (  0.0%)   0.0000 (  0.0%)   0.0059 (  0.0%)   0.0059 (  0.0%)  Aggressive Dead Code Elimination
   0.0058 (  0.0%)   0.0000 (  0.0%)   0.0058 (  0.0%)   0.0058 (  0.0%)  Aggressive Dead Code Elimination
   0.0057 (  0.0%)   0.0000 (  0.0%)   0.0057 (  0.0%)   0.0057 (  0.0%)  Loop-Closed SSA Form Pass
   0.0057 (  0.0%)   0.0000 (  0.0%)   0.0057 (  0.0%)   0.0057 (  0.0%)  Aggressive Dead Code Elimination
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0056 (  0.0%)  Automatic data reuse optimization
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Normalize condition on switch-cases and muxes
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Simple constant propagation
   0.0048 (  0.0%)   0.0008 (  0.2%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Aggressive Dead Code Elimination
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Aggressive Dead Code Elimination
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Aggressive Dead Code Elimination
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0056 (  0.0%)  Aggressive Dead Code Elimination
   0.0056 (  0.0%)   0.0000 (  0.0%)   0.0056 (  0.0%)   0.0055 (  0.0%)  Aggressive Dead Code Elimination
   0.0045 (  0.0%)   0.0010 (  0.2%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Optimize multiple instructions
   0.0055 (  0.0%)   0.0000 (  0.0%)   0.0055 (  0.0%)   0.0055 (  0.0%)  Aggressive Dead Code Elimination
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Simplify the CFG
   0.0054 (  0.0%)   0.0000 (  0.0%)   0.0054 (  0.0%)   0.0054 (  0.0%)  Aggressive Dead Code Elimination
   0.0051 (  0.0%)   0.0000 (  0.0%)   0.0052 (  0.0%)   0.0052 (  0.0%)  Aggressive Dead Code Elimination
   0.0051 (  0.0%)   0.0000 (  0.0%)   0.0051 (  0.0%)   0.0051 (  0.0%)  Simplify the CFG
   0.0050 (  0.0%)   0.0000 (  0.0%)   0.0050 (  0.0%)   0.0050 (  0.0%)  Loop-Closed SSA Form Pass
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Loop-Closed SSA Form Pass
   0.0049 (  0.0%)   0.0000 (  0.0%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0010 (  0.2%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Optimize multiple instructions
   0.0039 (  0.0%)   0.0010 (  0.2%)   0.0049 (  0.0%)   0.0049 (  0.0%)  Remove unreachable basic blocks under switch
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Aggressive Dead Code Elimination
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Loop-Closed SSA Form Pass
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Loop-Closed SSA Form Pass
   0.0048 (  0.0%)   0.0000 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Aggressive Dead Code Elimination
   0.0047 (  0.0%)   0.0001 (  0.0%)   0.0048 (  0.0%)   0.0048 (  0.0%)  Remove redundant instructions
   0.0047 (  0.0%)   0.0001 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Remove redundant instructions
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Produce message if basic block has too many instructions
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Loop-Closed SSA Form Pass
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0047 (  0.0%)  Remove redundant instructions
   0.0047 (  0.0%)   0.0000 (  0.0%)   0.0047 (  0.0%)   0.0046 (  0.0%)  Remove redundant instructions
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0045 (  0.0%)   0.0000 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Aggressive Dead Code Elimination
   0.0044 (  0.0%)   0.0001 (  0.0%)   0.0045 (  0.0%)   0.0045 (  0.0%)  Memory Summary
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Aggressive Dead Code Elimination
   0.0034 (  0.0%)   0.0010 (  0.2%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Optimize multiple instructions
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Optimize multiple instructions
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Aggressive Dead Code Elimination
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Remove redundant instructions
   0.0044 (  0.0%)   0.0000 (  0.0%)   0.0044 (  0.0%)   0.0044 (  0.0%)  Optimize multiple instructions
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.0%)   0.0043 (  0.0%)  Combine redundant instructions
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.0%)   0.0043 (  0.0%)  Combine redundant instructions
   0.0043 (  0.0%)   0.0000 (  0.0%)   0.0043 (  0.0%)   0.0043 (  0.0%)  Remove redundant instructions
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Loop-Closed SSA Form Pass
   0.0042 (  0.0%)   0.0001 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Remove redundant instructions
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Optimize multiple instructions
   0.0041 (  0.0%)   0.0001 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Early GVN Hoisting of Expressions
   0.0042 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Combine redundant instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Combine redundant instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0042 (  0.0%)   0.0042 (  0.0%)  Optimize multiple instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Aggressive Dead Code Elimination
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Optimize multiple instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Optimize multiple instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Remove redundant instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Combine redundant instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Aggressive Dead Code Elimination
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Combine redundant instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Optimize multiple instructions
   0.0041 (  0.0%)   0.0000 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Aggressive Dead Code Elimination
   0.0040 (  0.0%)   0.0001 (  0.0%)   0.0041 (  0.0%)   0.0041 (  0.0%)  Recursively inline barriers caller to kernel
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  SeqAccessesInference - Infer Sequential accesses for HLS C/C++
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Aggressive Dead Code Elimination
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Aggressive Dead Code Elimination
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Optimize multiple instructions
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0038 (  0.0%)   0.0001 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Optimize multiple instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Optimize multiple instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Collect complexity metrics for FE reflow
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0038 (  0.0%)   0.0001 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Combine redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Remove redundant instructions
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Memory Summary
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Optimize multiple instructions
   0.0028 (  0.0%)   0.0010 (  0.2%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Optimize multiple instructions
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Optimize multiple instructions
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Optimize multiple instructions
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Combine redundant instructions
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Optimize multiple instructions
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Optimize multiple instructions
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Optimize multiple instructions
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Lazy Value Information Analysis
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Optimize multiple instructions
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Optimize multiple instructions
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Optimize multiple instructions
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0036 (  0.0%)  Optimize multiple instructions
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  verify cache pragmas
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Optimize multiple instructions
   0.0034 (  0.0%)   0.0001 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Combine redundant instructions
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Combine redundant instructions
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0034 (  0.0%)  Divergence Analysis
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Dominator Tree Construction
   0.0029 (  0.0%)   0.0005 (  0.1%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Combine redundant instructions
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0033 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Combine redundant instructions
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0031 (  0.0%)  Remove redundant instructions
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Loop-Closed SSA Form Pass
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Lower tasks into dataflow form
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Divergence Analysis
   0.0029 (  0.0%)   0.0001 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Simplify the CFG
   0.0021 (  0.0%)   0.0008 (  0.2%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Divergence Analysis
   0.0027 (  0.0%)   0.0002 (  0.1%)   0.0029 (  0.0%)   0.0029 (  0.0%)  WidenBurst - Widen bursts
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Divergence Analysis
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Loop-Closed SSA Form Pass
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  CallGraph Construction
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Divergence Analysis
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Eliminate dead debug information intrinsic
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0027 (  0.0%)  Interleave memory accesses
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dead Store Elimination
   0.0026 (  0.0%)   0.0001 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Memory SSA
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Memory SSA
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Collect complexity metrics for FE reflow
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Structure stription
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Divergence Analysis
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Eliminate dead debug information intrinsic
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Memory SSA
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Dead Store Elimination
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0022 (  0.0%)   0.0002 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Collect complexity metrics for FE reflow
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Collect complexity metrics for FE reflow
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  RemoveConflictingBurst - Remove port conflicting bursts
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0023 (  0.0%)   0.0001 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0001 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  InterfaceEncodingChange - Change Interface Encoding format
   0.0013 (  0.0%)   0.0010 (  0.2%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0013 (  0.0%)   0.0010 (  0.2%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Collect complexity metrics for FE reflow
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Eliminate dead debug information intrinsic
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  CallGraph Construction
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Remove redundant instructions
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Dead Store Elimination
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dead Store Elimination
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0001 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Remove redundant instructions
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Remove redundant instructions
   0.0013 (  0.0%)   0.0010 (  0.2%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Collect complexity metrics for FE reflow
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dead Store Elimination
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dead Store Elimination
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Collect complexity metrics for FE reflow
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Loop-Closed SSA Form Pass
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Remove redundant instructions
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Eliminate dead debug information intrinsic
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dead Store Elimination
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Natural Loop Information
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Collect complexity metrics for FE reflow
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Eliminate dead debug information intrinsic
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Eliminate dead debug information intrinsic
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Eliminate dead debug information intrinsic
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Straight line strength reduction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0022 (  0.0%)  Remove redundant instructions
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Collect complexity metrics for FE reflow
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Memory SSA
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Eliminate dead debug information intrinsic
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Eliminate dead debug information intrinsic
   0.0021 (  0.0%)   0.0001 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Eliminate dead debug information intrinsic
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Eliminate dead debug information intrinsic
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Eliminate dead debug information intrinsic
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Eliminate dead debug information intrinsic
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Dead Store Elimination
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Loop-Closed SSA Form Pass
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Remove redundant instructions
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Eliminate dead debug information intrinsic
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Eliminate dead debug information intrinsic
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Loop-Closed SSA Form Pass
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Eliminate dead debug information intrinsic
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Loop-Closed SSA Form Pass
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Loop-Closed SSA Form Pass
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Collect complexity metrics for FE reflow
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Collect complexity metrics for FE reflow
   0.0014 (  0.0%)   0.0006 (  0.1%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Collect complexity metrics for FE reflow
   0.0020 (  0.0%)   0.0000 (  0.0%)   0.0020 (  0.0%)   0.0020 (  0.0%)  Collect complexity metrics for FE reflow
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Merge accesses in the same region
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  CallGraph Construction
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Simplify the CFG
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Remove redundant instructions
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Simplify the CFG
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0018 (  0.0%)   0.0001 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Simplify the CFG
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Collect complexity metrics for FE reflow
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Global Variable Optimizer
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Infer PPPO for array-to-streams
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Remove redundant instructions
   0.0018 (  0.0%)   0.0001 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Jump Threading
   0.0007 (  0.0%)   0.0011 (  0.3%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Rotate Loops
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  CallGraph Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0016 (  0.0%)   0.0002 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  CallGraph Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0001 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  CallGraph Construction
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Special handling of axis with side-channels
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Canonicalize natural loops
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  ReflowCheckVarPragmaConflicts - check variable pragma conflicts in reflow
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Simplify the CFG
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Canonicalize natural loops
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Simplify the CFG
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Loop-Closed SSA Form Pass
   0.0007 (  0.0%)   0.0010 (  0.2%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Array abnormal access check
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Simplify the CFG
   0.0007 (  0.0%)   0.0009 (  0.2%)   0.0017 (  0.0%)   0.0017 (  0.0%)  CallGraph Construction
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Array abnormal access check
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Collect complexity metrics for FE reflow
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Dead Code Elimination
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Canonicalize natural loops
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Simplify the CFG
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  CallGraph Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Remove unreachable basic blocks under switch
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dead Code Elimination
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Loop-Closed SSA Form Pass
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Eliminate pointer selection
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Disaggregation preprocessing
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Array abnormal access check
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Eliminate pointer selection
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dead Code Elimination
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Normalize condition on switch-cases and muxes
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Remove unreachable basic blocks under switch
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Array abnormal access check
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Remove unreachable basic blocks under switch
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Resolve full load/store
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Eliminate pointer selection
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Reduce the height of tree
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Eliminate pointer selection
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  CallGraph Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Array abnormal access check
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Eliminate pointer selection
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Automatic inliner in reflow
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Extract cfgs in dataflow
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0014 (  0.0%)  Generate IR Wrapper
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Localize variables
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Eliminate pointer selection
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0012 (  0.0%)   0.0001 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Lower directive scopes
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  CallGraph Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Canonicalize natural loops
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Remove unreachable basic blocks under switch
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Array abnormal access check
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Array abnormal access check
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  CallGraph Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Localize variables
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Natural Loop Information
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  CallGraph Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  CallGraph Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Localize variables
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Remove unreachable basic blocks under switch
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Remove unreachable basic blocks under switch
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0004 (  0.1%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Deduce function attributes
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Scalarize vector operations
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Remove unreachable basic blocks under switch
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Remove unreachable basic blocks under switch
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Remove unreachable basic blocks under switch
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0008 (  0.2%)   0.0012 (  0.0%)   0.0012 (  0.0%)  CallGraph Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  CallGraph Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Reduce the height of tree
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Post-Dominator Tree Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  InterfaceCheck - Check Interface
   0.0011 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Post-Dominator Tree Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Extract dataflow loop
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Eliminate pointer selection
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Eliminate pointer selection
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Infer PPPO for array-to-streams
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Inliner for always_inline functions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Resolve full load/store
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Remove unreachable basic blocks under switch
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0011 (  0.0%)  Combine redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Eliminate pointer selection
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0009 (  0.2%)   0.0010 (  0.0%)   0.0010 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Post-Dominator Tree Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Infer PPPO for array-to-streams
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove unreachable basic blocks under switch
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Dead Global Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Function duplication
   0.0008 (  0.0%)   0.0001 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dominator Tree Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate pointer selection
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove unreachable basic blocks under switch
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove unreachable basic blocks under switch
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove unreachable basic blocks under switch
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Loop Invariant Code Motion
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dead Global Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Generate Loops to iterate over workitems
   0.0001 (  0.0%)   0.0005 (  0.1%)   0.0006 (  0.0%)   0.0009 (  0.0%)  Promote Memory to Register
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate pointer selection for FIFO
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Dead Global Elimination
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Scalar Evolution Analysis
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove unreachable basic blocks under switch
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Natural Loop Information
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove unreachable basic blocks under switch
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Pragma preprocessing after clang
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Global Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0008 (  0.0%)  Combine redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Global Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0008 (  0.0%)  Auto automatic array partition filter analysis
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0003 (  0.1%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Memory Summary
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Deduce function attributes
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0007 (  0.0%)  Lower HLS related intrinsics
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  demangle Name to normal Name
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Natural Loop Information
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0000 (  0.0%)   0.0007 (  0.2%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Print module to file
   0.0006 (  0.0%)   0.0001 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Detect single entry single exit regions
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Infer loop trip count
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Auto automatic array partition filter analysis
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Object Decomposition
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  MemSSAOpt - Memory SSA based optimizations
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Deduce function attributes
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominance Frontier Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Scalar Evolution Analysis
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Auto automatic array partition filter analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0006 (  0.0%)  Optimize multiple instructions
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Auto automatic array partition filter analysis
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Scalar Evolution Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Auto automatic array partition filter analysis
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dead Global Elimination
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  LoopFlattenMark - Mark nested loops flattenable recursively
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0006 (  0.0%)  Memory SSA
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Auto automatic array partition filter analysis
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Post-Dominator Tree Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0006 (  0.0%)  dump pragma info via xml format
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Loop Invariant Code Motion
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dead Global Elimination
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dead Global Elimination
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0001 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Produce message if basic block has too many instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0005 (  0.0%)  ROM inference pass
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0003 (  0.1%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dump HBM driver helper code
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Lazy Value Information Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dead Global Elimination
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Lazy Value Information Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Collect complexity metrics for FE reflow
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Scalar Evolution Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)  Infer set function attributes
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0004 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0003 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0003 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0003 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0003 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0003 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Reflow auto unroll loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0003 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominance Frontier Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Lazy Value Information Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0003 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Lazy Value Information Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0003 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Deduce function attributes
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Unswitch loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominance Frontier Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Eliminate dead stores globally
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Lazy Value Information Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominance Frontier Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Pragma preprocessing after clang
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Interprocedural Sparse Conditional Constant Propagation
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  SROA
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)  Dead Global Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominance Frontier Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Global Variable Optimizer
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Combine redundant instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify loop CFG
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lazy Value Information Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  ReflowCheckPragmaConflicts - check pragma conflicts in reflow
   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove redundant instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Loop-Closed SSA Form Pass
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SROA
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  ROM inference pass
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SROA
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominance Frontier Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify loop CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify loop CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Scalar Evolution Analysis
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Delete dead loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SROA
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Promote 'by reference' arguments to scalars
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate dead stores globally
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Rotate Loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Delete dead loops
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Rotate Loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer direct input/output accesses
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simple constant propagation
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Preprocessing before loop rotation
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LegalizeName - Check interface name in terms of HDL syntax
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate dead stores globally
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimize multiple instructions
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  AttrPropagation - Propagate Pointer Parameter Attribute
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimize multiple instructions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Undecay arrays
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dataflow Process Duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop Access Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Aggressive Dead Code Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Store Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  InferXCLAttributes - Infer XCL attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Unify function exit nodes
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Normalize loop index
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Object Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Change xcl attribute to call sideeffect
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Code Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Disaggregation preprocessing
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayReshape - Reshape Arrays into Wider Arrays
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Collect basic metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower BINDOP scope bundle
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  DeSPMD - Insert barriers into uniform loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  clean some traps produced by clang
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower fence group
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Transform SSA value on top function to variable with pointer type
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Shrink Synchronization Regions in SPMD program to reduce CFG complexity
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  dataflow canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Analyze occurrence information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate SPIR Kernels
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Vectorize the SPMD regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Resolve full load/store
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower llvm.assume to _ssdm_AssertFail
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Expand private memory for each workitem in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Build Synchronization Regions in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower printf for the fpga target
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Internalize Global Symbols
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Performance Evaluation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Inliner for always_inline functions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Critical Path Aanlysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayPartition - Partition Arrays into Banks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower black box
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Stream object marker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Extract occurrence region
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  InferXCLAttrImplications - Infer XCL attribute implications
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  normalize array partition result to reduce redundant sub array arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delinearization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer workgroup size for opencl Kernel
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Inline sub function calls recursively
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Struct object aggregation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower memory intrinsic
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interprocedural constant propagation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Array Access Range Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Aggressive dead store elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Outline pipeline stages
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Assumption Cache Tracker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Structure Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Evaluate _ssdm_string2bits
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  top function attribute attaching
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert direct input/output accesses
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Profile summary info
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Transform Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
  20.1002 (100.0%)   0.4356 (100.0%)  20.5358 (100.0%)  20.5485 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0044 seconds (0.0059 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0029 (100.0%)   0.0015 (100.0%)   0.0044 (100.0%)   0.0059 (100.0%)  Parse IR
   0.0029 (100.0%)   0.0015 (100.0%)   0.0044 (100.0%)   0.0059 (100.0%)  Total

===-------------------------------------------------------------------------===
                          Clang front-end time report
===-------------------------------------------------------------------------===
  Total Execution Time: 18.3722 seconds (18.3888 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
  17.9958 (100.0%)   0.3764 (100.0%)  18.3722 (100.0%)  18.3888 (100.0%)  Clang front-end timer
  17.9958 (100.0%)   0.3764 (100.0%)  18.3722 (100.0%)  18.3888 (100.0%)  Total

