// Seed: 938704446
module module_0 ();
  wire id_2, id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    input logic id_11,
    input supply0 id_12,
    input wire id_13,
    input wire id_14,
    input uwire id_15,
    output logic id_16,
    inout wor id_17,
    input uwire id_18,
    input tri1 id_19,
    input tri id_20,
    output wor id_21,
    output logic id_22
);
  assign id_0 = id_13;
  always_latch disable id_24;
  always @(id_11 == id_12 or id_14) begin
    if (1) id_16 <= id_11;
    else begin
      if (1) id_24 <= 1'b0;
      else id_22 <= 1'b0;
    end
  end
  module_0();
endmodule
