****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_convolution_encoder_1
Version: P-2019.03-SP5
Date   : Sat May  6 19:33:38 2023
****************************************


  Startpoint: u (input port clocked by CLK)
  Endpoint: convolution_encoder_1_inst_v_2_reg
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: max

  Point                                              Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                              0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                                   1.0772700310 1.0772700310
  input external delay                                                          0.0799999982 1.1572700292 r
  u (in)                                                             0.2000000030 0.0000251532 & 1.1572951823 r
  u (net)                                               1 2510.2275390625 
  I1025_W_u/PADIO (I1025_EW)                                         0.2000000030 0.0199999809 * 1.1772951633 r
  I1025_W_u/DOUT (I1025_EW)                                          0.2175905555 0.4700000286 * 1.6472951919 r
  hvoHier_u (net)                                       2 45.1415252686 
  U12/B (FADDX1_HVT)                                                 0.2187460512 0.0099999905 * 1.6572951823 r
  U12/S (FADDX1_HVT)                                                 0.0839342400 0.3199999332 * 1.9772951156 f
  n35 (net)                                             2 3.8072538376 
  U13/B0 (HADDX1_HVT)                                                0.0839342698 0.0000000000 * 1.9772951156 f
  U13/SO (HADDX1_HVT)                                                0.0537010841 0.1800000668 * 2.1572951823 r
  n31 (net)                                             1 2.8312225342 
  convolution_encoder_1_inst_v_2_reg/D (SDFFARX2_LVT)                0.0537011176 0.0000000000 * 2.1572951823 r
  data arrival time                                                                        2.1572952271

  clock CLK (rise edge)                                              0.0000000000 2.0000000000 2.0000000000
  clock network delay (propagated)                                              0.6500200033 * 2.6500200033
  clock reconvergence pessimism                                                 0.0000000000 2.6500200033
  convolution_encoder_1_inst_v_2_reg/CLK (SDFFARX2_LVT)                                    2.6500200033 r
  library setup time                                                            -0.1199999973 * 2.5300200060
  data required time                                                                       2.5300199986
  ----------------------------------------------------------------------------------------------------
  data required time                                                                       2.5300199986
  data arrival time                                                                        -2.1572952271
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              0.3727248311


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_convolution_encoder_1
Version: P-2019.03-SP5
Date   : Sat May  6 19:33:38 2023
****************************************


  Startpoint: convolution_encoder_1_inst_v_2_reg
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: v[1] (output port clocked by CLK)
  Path Group: output
  Path Type: max

  Point                                                Fanout    Cap      Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                                0.6500200033 * 0.6500200033
  convolution_encoder_1_inst_v_2_reg/CLK (SDFFARX2_LVT)                0.2269851118 0.0000000000 0.6500200033 r
  convolution_encoder_1_inst_v_2_reg/QN (SDFFARX2_LVT)                 0.0439016670 0.1399998665 * 0.7900198698 r
  n43 (net)                                               1 3.0321836472 
  placeZINV_131_inst_870/A (IBUFFX32_RVT)                              0.0439017527 0.0000000000 * 0.7900198698 r
  placeZINV_131_inst_870/Y (IBUFFX32_RVT)                              0.0451192819 0.0899999142 * 0.8800197840 f
  placeZINV_131_1 (net)                                   2 142.2919921875 
  clock_optZBUF_39_inst_2510/A (NBUFFX32_RVT)                          0.1731372923 0.1099998951 * 0.9900196791 f
  clock_optZBUF_39_inst_2510/Y (NBUFFX32_RVT)                          0.0671557039 0.1000000238 * 1.0900197029 f
  clock_optZBUF_39_0 (net)                                1 56.2627716064 
  D4I1025_E_vx1x/DIN (D4I1025_EW)                                      0.0928917378 0.0399999619 * 1.1300196648 f
  D4I1025_E_vx1x/PADIO (D4I1025_EW)                                    2.1318676472 1.8400000334 * 2.9700196981 f
  v[1] (net)                                              1 3769.1469726562 
  v[1] (inout)                                                         2.1318676472 0.0000000000 * 2.9700196981 f
  data arrival time                                                                          2.9700198174

  clock CLK (rise edge)                                                0.0000000000 2.0000000000 2.0000000000
  clock network delay (ideal)                                                     1.0772700310 3.0772700310
  clock reconvergence pessimism                                                   0.0000000000 3.0772700310
  output external delay                                                           -0.1199999973 2.9572700337
  data required time                                                                         2.9572701454
  ------------------------------------------------------------------------------------------------------
  data required time                                                                         2.9572701454
  data arrival time                                                                          -2.9700198174
  ------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.0127496645


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_convolution_encoder_1
Version: P-2019.03-SP5
Date   : Sat May  6 19:33:38 2023
****************************************


  Startpoint: convolution_encoder_1_inst_ff_3_q_reg
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: convolution_encoder_1_inst_v_2_reg
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: max

  Point                                                   Fanout    Cap      Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                   0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                                   0.6500200033 * 0.6500200033
  convolution_encoder_1_inst_ff_3_q_reg/CLK (SDFFARX2_HVT)                0.2269860059 0.0000000000 0.6500200033 r
  convolution_encoder_1_inst_ff_3_q_reg/Q (SDFFARX2_HVT)                  0.0624017455 0.3799999952 * 1.0300199986 r
  n25 (net)                                                  2 4.7421526909 
  U12/CI (FADDX1_HVT)                                                     0.0624018162 0.0000000000 * 1.0300199986 r
  U12/S (FADDX1_HVT)                                                      0.0839342400 0.2400000095 * 1.2700200081 f
  n35 (net)                                                  2 3.8072538376 
  U13/B0 (HADDX1_HVT)                                                     0.0839342698 0.0000000000 * 1.2700200081 f
  U13/SO (HADDX1_HVT)                                                     0.0537010841 0.1800000668 * 1.4500200748 r
  n31 (net)                                                  1 2.8312225342 
  convolution_encoder_1_inst_v_2_reg/D (SDFFARX2_LVT)                     0.0537011176 0.0000000000 * 1.4500200748 r
  data arrival time                                                                             1.4500200748

  clock CLK (rise edge)                                                   0.0000000000 2.0000000000 2.0000000000
  clock network delay (propagated)                                                   0.6500200033 * 2.6500200033
  clock reconvergence pessimism                                                      0.0000000000 2.6500200033
  convolution_encoder_1_inst_v_2_reg/CLK (SDFFARX2_LVT)                                         2.6500200033 r
  library setup time                                                                 -0.1199999973 * 2.5300200060
  data required time                                                                            2.5300199986
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                            2.5300199986
  data arrival time                                                                             -1.4500200748
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   1.0799999237


1
