# do RS_gates_board.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:18 on Mar 20,2019
# vlog -work work RS_gates_board.vo 
# -- Compiling module RS_gates_board
# 
# Top level modules:
# 	RS_gates_board
# End time: 11:46:18 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:18 on Mar 20,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module RS_gates_board_vlg_vec_tst
# 
# Top level modules:
# 	RS_gates_board_vlg_vec_tst
# End time: 11:46:18 on Mar 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.RS_gates_board_vlg_vec_tst 
# Start time: 11:46:18 on Mar 20,2019
# Loading work.RS_gates_board_vlg_vec_tst
# Loading work.RS_gates_board
# after#23
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
# End time: 11:46:19 on Mar 20,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
