# compile vhdl design source files
vhdl xil_defaultlib  "../../../basiclogicfunctions.srcs/sources_1/new/fourIn.vhd"
vhdl xil_defaultlib  "../../../basiclogicfunctions.srcs/sources_1/new/threeIn.vhd"
vhdl xil_defaultlib  "../../../basiclogicfunctions.srcs/sources_1/new/top_ch2_basicLogic.vhd"
vhdl xil_defaultlib  "../../../basiclogicfunctions.srcs/sim_1/new/tb_top_ch2_basicLogic.vhd"

# Do not sort compile order
nosort
