<module name="COMPUTE_CLUSTER0_DMSC_BOOT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CC_REVISION" acronym="CC_REVISION" offset="0x0" width="32" description="Compute Cluster Revision Register">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x60000000" description="TI internal data." range="" rwaccess="R"/>
  </register>
  <register id="CC_MSMC_DEF" acronym="CC_MSMC_DEF" offset="0x4" width="32" description="MSMC Definition Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_COREPAC" width="8" begin="7" end="0" resetval="0x0" description="Denotes the number of corepacs connected to compute cluster.0h - Two corepacs" range="" rwaccess="R"/>
  </register>
  <register id="CC_GIC_CONFIG" acronym="CC_GIC_CONFIG" offset="0x8" width="32" description="GIC Configuration Register. GIC0 has input signals cpu_active_X_N (where X = A72SS number; N = Core number) which indicate when a core is active and available for routing SPIs unlike being in a software-transparent low-power mode in which case SPIs are not routed to, and a core wake-up would result in increased power consumption.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xF" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CP0_CPU_ACTIVE" width="4" begin="11" end="8" resetval="0xF" description="A72SS0 Cores activeBits [11-10]: ReservedBit [9]:0h - A72SS0 Core 1 is in software-transparent low-power mode such as retention1h - A72SS0 Core 1 is active and available for shared SPIsBit [8]:0h - A72SS0 Core 0 is in software-transparent low-power mode such as retention1h - A72SS0 Core 0 is active and available for shared SPIs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GIC_FFI_MODE_DIS" width="1" begin="1" end="1" resetval="0x0" description="Disables AXI auto responses to ARM in FFI mode." range="" rwaccess="RW"/>
    <bitfield id="GIC_SECURE" width="1" begin="0" end="0" resetval="0x0" description="Not used on this SoC" range="" rwaccess="RW"/>
  </register>
  <register id="CC_MISC_CONFIG" acronym="CC_MISC_CONFIG" offset="0xC" width="32" description="MISC Configuration Register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_EN_RDATA_FORWARDING" width="1" begin="3" end="3" resetval="0x0" description="Disable control for AXI2VBUSMC return data forwarding feature" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_NRT_ESCALATION" width="1" begin="2" end="2" resetval="0x0" description="Disable control for MSMC NRT escalation feature" range="" rwaccess="RW"/>
    <bitfield id="NOGATE_MSMC_CFG" width="1" begin="1" end="1" resetval="0x0" description="No gate control for the Configuration Interconnect (see" range="" rwaccess="RW"/>
    <bitfield id="NOGATE_MSMC_DMSC" width="1" begin="0" end="0" resetval="0x0" description="No gate control for the DMSC Interconnect (see" range="" rwaccess="RW"/>
  </register>
  <register id="CC_DEF_j" acronym="CC_DEF_j" offset="0x1000" width="32" description="Compute Cluster Definition Register for MSMC port j Offset = 1000h*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRAM_SIZE" width="4" begin="27" end="24" resetval="0x0" description="SRAM size (if present in the corepac)0h - 0 bytes" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_CORES" width="2" begin="17" end="16" resetval="0x1" description="Number of cores in the corepac0h - One core1h - Two cores2h - Four cores3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="COREPAC_TYPE_DSP" width="8" begin="15" end="8" resetval="0xFF" description="Not used on this SoC" range="" rwaccess="R"/>
    <bitfield id="COREPAC_TYPE_ARM" width="8" begin="7" end="0" resetval="0x1" description="MSMC port 'j' configuration0h - A53 corepac connected to MSMC port 'j'1h - A72 corepac connected to MSMC port 'j'2h to FEh - ReservedFFh - Port not used for ARM" range="" rwaccess="R"/>
  </register>
  <register id="CC_CP_CONFIG_j" acronym="CC_CP_CONFIG_j" offset="0x1004" width="32" description="Compute Cluster Configuration Register for MSMC port j Offset = 1004h*(j + 1); where j = 0h">
    <bitfield id="ENDIAN" width="1" begin="31" end="31" resetval="0x0" description="Not used on this SoC" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L2ACCESS_LAT" width="4" begin="28" end="25" resetval="0x2" description="Not used on this SoC" range="" rwaccess="RW"/>
    <bitfield id="L2PIPELINE_LAT" width="4" begin="24" end="21" resetval="0x1" description="Not used on this SoC" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="20" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CP15DISABLE" width="4" begin="11" end="8" resetval="0x0" description="Disable write access to some secure CP15 registers. Valid only for Arm corepacs." range="" rwaccess="RW"/>
    <bitfield id="CONFIGTE" width="4" begin="7" end="4" resetval="0x0" description="Enable T32 exceptions. It sets the initial value of the TE bit in the CP15 SCTLR register. This pin is sampled only during reset of the processor. Valid only for Arm corepacs.Bits [7-6]: ReservedBit [5]:0h - TE bit is LOW for core 1 of A72SS01h - TE bit is HIGH for core 1 of A72SS0Bit [4]:0h - TE bit is LOW for core 0 of A72SS01h - TE bit is HIGH for core 0 of A72SS0" range="" rwaccess="RW"/>
    <bitfield id="AARCH" width="4" begin="3" end="0" resetval="0xF" description="Arm Architecture. Valid only for Arm corepacs.Bits [3-2]: ReservedBit [1]:0h - AArch32 for core 1 of A72SS01h - AArch64 for core 1 of A72SS0Bit [0]:0h - AArch32 for core 0 of A72SS01h - AArch64 for core 0 of A72SS0" range="" rwaccess="RW"/>
  </register>
  <register id="CC_RST_VEC_LO_CP0_j" acronym="CC_RST_VEC_LO_CP0_j" offset="0x1008" width="32" description="Core 0 Boot Vector Register (Low) for MSMC port j Offset = 1008h*(j + 1); where j = 0h">
    <bitfield id="RESET_BASE_VECTOR_LO" width="32" begin="31" end="0" resetval="0x0" description="Low reset base vector (bits [33-2]) for Core 0 of a corepac connected to MSMC port j." range="" rwaccess="RW"/>
  </register>
  <register id="CC_RST_VEC_HI_CP0_j" acronym="CC_RST_VEC_HI_CP0_j" offset="0x100C" width="32" description="Core 0 Boot Vector Register (High) for MSMC port j Offset = 100Ch*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET_BASE_VECTOR_HI" width="17" begin="16" end="0" resetval="0x0" description="High reset base vector (bits [39-34]) for Core 0 of a corepac connected to MSMC port j." range="" rwaccess="RW"/>
  </register>
  <register id="CC_RST_VEC_LO_CP1_j" acronym="CC_RST_VEC_LO_CP1_j" offset="0x1010" width="32" description="Core 1 Boot Vector Register (Low) for MSMC port j. Offset = 1010h*(j + 1); where j = 0h">
    <bitfield id="RESET_BASE_VECTOR_LO" width="32" begin="31" end="0" resetval="0x0" description="Low reset base vector (bits [33-2]) for Core 1 of a corepac connected to MSMC port j." range="" rwaccess="RW"/>
  </register>
  <register id="CC_RST_VEC_HI_CP1_j" acronym="CC_RST_VEC_HI_CP1_j" offset="0x1014" width="32" description="Core 1 Boot Vector Register (High) for MSMC port j. Offset = 1014h*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET_BASE_VECTOR_HI" width="17" begin="16" end="0" resetval="0x0" description="High reset base vector (bits [39-34]) for Core 1 of a corepac connected to MSMC port j." range="" rwaccess="RW"/>
  </register>
  <register id="CC_PM_CONFIG_j" acronym="CC_PM_CONFIG_j" offset="0x1028" width="32" description="Power Management Configuration Register for MSMC port j. Offset = 1028h*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGPWRUP0" width="4" begin="11" end="8" resetval="0xF" description="Core power upBits [11-10]: ReservedBit [9]:0h - A72SSj Core 1 is powered down1h - A72SSj Core 1 is powered upBit [8]:0h - A72SSj Core 0 is powered down1h - A72SSj Core 0 is powered up" range="" rwaccess="RW"/>
    <bitfield id="DBGL1RSTDISABLE0" width="1" begin="7" end="7" resetval="0x0" description="Disable L1 data cache automatic invalidate on reset. This pin is sampled only during reset of the processor.0h - Enable automatic invalidation of L1 data cache on reset1h - Disable automatic invalidation of L1 data cache on reset" range="" rwaccess="RW"/>
    <bitfield id="CLEAR_MON0" width="1" begin="6" end="6" resetval="0x0" description="Request to clear the external global exclusive monitor. This sends a WFE wake-up event to all cores in the cluster. When set HIGH the global exclusive monitor in the system is requesting the processor EVENT registers to be set HIGH." range="" rwaccess="RW"/>
    <bitfield id="L2_FLUSHREQ0" width="1" begin="5" end="5" resetval="0x0" description="ARM L2 hardware flush request" range="" rwaccess="RW"/>
    <bitfield id="BROADCAST_INNER0" width="1" begin="4" end="4" resetval="0x1" description="Enable broadcasting of inner shareable and outer sharable transactions0h - Broadcasting disabled1h - Broadcasting enabled" range="" rwaccess="RW"/>
    <bitfield id="CACHE_BROADCAST0" width="1" begin="3" end="3" resetval="0x1" description="Enable Broadcasting of cache maintenance transactions0h - Broadcasting disabled1h - Broadcasting enabled" range="" rwaccess="RW"/>
    <bitfield id="SYS_BARR0" width="1" begin="2" end="2" resetval="0x0" description="Disable broadcasting of barriers0h - Broadcasting enabled1h - Broadcasting disabled" range="" rwaccess="RW"/>
    <bitfield id="ACP_MASTER0" width="1" begin="1" end="1" resetval="0x0" description="ACP master is inactive and is not participating in coherency0h - ACP Master is active1h - ACP Master is inactiveNOTE: There must be no outstanding transactions when the master asserts this signal, and while it is asserted the master must not send any new transactions" range="" rwaccess="RW"/>
    <bitfield id="SNOOP_IF0" width="1" begin="0" end="0" resetval="0x0" description="Snoop interface is inactive and not participating in coherency0h - Snoop interface is active1h - Snoop interface is inactive" range="" rwaccess="RW"/>
  </register>
  <register id="CC_PM_STATUS_j" acronym="CC_PM_STATUS_j" offset="0x102C" width="32" description="Power Management Status Register for MSMC port j. Offset = 102Ch*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR_MONITOR_ACK0" width="1" begin="14" end="14" resetval="0x0" description="Clearing of the external global exclusive monitor acknowledge. When set HIGH the processor EVENT registers have been set HIGH." range="" rwaccess="R"/>
    <bitfield id="STANDBY_WFI_L20" width="1" begin="13" end="13" resetval="0x1" description="L2 in WFI low power state indication" range="" rwaccess="R"/>
    <bitfield id="L2_HW_FLUSH0" width="1" begin="12" end="12" resetval="0x0" description="L2 hardware flush complete" range="" rwaccess="R"/>
    <bitfield id="SMPEN0" width="4" begin="11" end="8" resetval="0x0" description="Corepac taking part in coherency indication" range="" rwaccess="R"/>
    <bitfield id="CPU3_WFE0" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU2_WFE0" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU1_WFE0" width="1" begin="5" end="5" resetval="0x0" description="CPU in WFE state" range="" rwaccess="R"/>
    <bitfield id="CPU0_WFE0" width="1" begin="4" end="4" resetval="0x0" description="CPU in WFE state" range="" rwaccess="R"/>
    <bitfield id="CPU3_WFI0" width="1" begin="3" end="3" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU2_WFI0" width="1" begin="2" end="2" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU1_WFI0" width="1" begin="1" end="1" resetval="0x1" description="CPU in WFI state" range="" rwaccess="R"/>
    <bitfield id="CPU0_WFI0" width="1" begin="0" end="0" resetval="0x1" description="CPU in WFI state" range="" rwaccess="R"/>
  </register>
  <register id="CC_PM_FFI_CONFIG_j" acronym="CC_PM_FFI_CONFIG_j" offset="0x1030" width="32" description="Power Management FFI Configuration Register for MSMC port j. Offset = 1030h*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="6" end="4" resetval="0x0" description="Selects one of the 8 timeout values in number of cycles.0h - 10241h - 40962h - 163843h - 655364h - 2621445h - 10485766h - 20971527h - 4194303" range="" rwaccess="RW"/>
    <bitfield id="FORCE_TIMEOUT" width="1" begin="3" end="3" resetval="0x0" description="Forces timeout interrupt." range="" rwaccess="RW"/>
    <bitfield id="EN_TIMEOUT_DETECT" width="1" begin="2" end="2" resetval="0x0" description="Enables timeout detect for snoop commands in AXI2VBUSMC." range="" rwaccess="RW"/>
    <bitfield id="DIS_EGLN_EXTERNAL_FLUSH_CNTRL" width="1" begin="1" end="1" resetval="0x0" description="Disables AXI2VBUSMC external port control to trigger FFI mode." range="" rwaccess="RW"/>
    <bitfield id="FFI_MODE_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables FFI mode." range="" rwaccess="RW"/>
  </register>
  <register id="CC_MISC_CORE_CONFIG_j" acronym="CC_MISC_CORE_CONFIG_j" offset="0x1034" width="32" description="MISC Core Configuration Register for MSMC port j. Offset = 1034h*(j + 1); where j = 0h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARM_ALLOCATE_VALUE" width="2" begin="2" end="1" resetval="0x0" description="Override value for allocation hint." range="" rwaccess="RW"/>
    <bitfield id="ARM_ALLOCATE_OVERRIDE" width="1" begin="0" end="0" resetval="0x0" description="Control to override arm outer allocation hint." range="" rwaccess="RW"/>
  </register>
</module>
