5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (race2.1.vcd) 2 -o (race2.1.cdd) 2 -v (race2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race2.1.v 1 23 1
2 1 1 7 110015 3 100c 0 0 1 1 clock
2 2 27 7 90015 5 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 7 1d0020 1 21008 0 0 1 16 1 0
2 4 1 7 180018 0 1410 0 0 1 1 b
2 5 38 7 180020 1 a 3 4
1 clock 1 3 70005 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 4 70008 1 0 0 0 1 17 0 1 0 0 0 0
4 2 7 9 1 5 0 2
4 5 7 24 6 2 2 2
7 0 6 6
3 1 main.$u0 "main.$u0" 0 race2.1.v 0 21 1
