INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab1_2_top glbl -prj lab1_2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lab1_2 -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution1/sim/verilog/AESL_automem_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution1/sim/verilog/lab1_2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab1_2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution1/sim/verilog/lab1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution1/sim/verilog/lab1_2_mul_32s_8sbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2_mul_32s_8sbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module lab1_2_mul_32s_8sbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1_2_mul_32s_8sbkb_MulnS_0
Compiling module xil_defaultlib.lab1_2_mul_32s_8sbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.lab1_2
Compiling module xil_defaultlib.AESL_automem_in_r
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_lab1_2_top
Compiling module work.glbl
Built simulation snapshot lab1_2
