<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board_part board_name="zc702" board_revision="1.0" board_part="part0" schema_version="1.0" vendor="xilinx.com" version="1.0">

  <part_info part_name="xc7z020clg484-1" jtag_position="1" silicon_version="1.0"/>

  <board_info description="ZYNQ-7 ZC702 Evaluation Board" display_name="ZYNQ-7 ZC702 Evaluation Board" url="www.xilinx.com/zc702"/>

  <interfaces>
    <interface mode="master" name="gpio_sw" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="gpio_sw_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0">
      <port_maps>
        <port_map logical_port="SDA_I" physical_port="iic_main_sda_i"/>
        <port_map logical_port="SDA_O" physical_port="iic_main_sda_o"/>
        <port_map logical_port="SDA_T" physical_port="iic_main_sda_t"/>
        <port_map logical_port="SCL_I" physical_port="iic_main_scl_i"/>
        <port_map logical_port="SCL_O" physical_port="iic_main_scl_o"/>
        <port_map logical_port="SCL_T" physical_port="iic_main_scl_t"/>
      </port_maps>
    </interface>
    <interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o"/>
      </port_maps>
    </interface>
    <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0">
      <preset_file name="ps7.tcl"/>
    </interface>
    <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="sys_clk_p"/>
        <port_map logical_port="CLK_N" physical_port="sys_clk_n"/>
      </port_maps>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </interface>
  </interfaces>

  <ports>
    <port dir="in" left="1" name="gpio_sw_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="G19"/>
        <pin index="1" iostandard="LVCMOS25" loc="F19"/>
      </pins>
    </port>
    <port dir="in" name="iic_main_scl_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="W11"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_scl_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="W11"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_scl_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="W11"/>
      </pins>
    </port>
    <port dir="in" name="iic_main_sda_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="W8"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_sda_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="W8"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_sda_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="W8"/>
      </pins>
    </port>
    <port dir="out" left="3" name="leds_4bits_tri_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="P17"/>
        <pin index="1" iostandard="LVCMOS25" loc="P18"/>
        <pin index="2" iostandard="LVCMOS25" loc="W10"/>
        <pin index="3" iostandard="LVCMOS25" loc="V7"/>
      </pins>
    </port>
    <port dir="in" name="sys_clk_n">
      <pins>
        <pin iostandard="LVDS_25" loc="C19"/>
      </pins>
    </port>
    <port dir="in" name="sys_clk_p">
      <pins>
        <pin iostandard="LVDS_25" loc="D18"/>
      </pins>
    </port>
  </ports>

</board_part>
