{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 17:50:32 2020 " "Info: Processing started: Thu Oct 15 17:50:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maincomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLightsControl-TrafficLightsControl_arch " "Info: Found design unit 1: TrafficLightsControl-TrafficLightsControl_arch" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightsControl " "Info: Found entity 1: TrafficLightsControl" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossover1000.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crossover1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crossover1000-crossover1000_arch " "Info: Found design unit 1: crossover1000-crossover1000_arch" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crossover1000 " "Info: Found entity 1: crossover1000" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Info: Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotdisp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dotdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dotdisp-dotdisp_arch " "Info: Found design unit 1: dotdisp-dotdisp_arch" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dotdisp " "Info: Found entity 1: dotdisp" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltube.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaltube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalTube-DigitalTube_arch " "Info: Found design unit 1: DigitalTube-DigitalTube_arch" {  } { { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalTube " "Info: Found entity 1: DigitalTube" {  } { { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltubecounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaltubecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalTubeCounter-DigitalTubeCounter_arch " "Info: Found design unit 1: DigitalTubeCounter-DigitalTubeCounter_arch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalTubeCounter " "Info: Found entity 1: DigitalTubeCounter" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stabilizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file stabilizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stabilizer-Stabilizer_arch " "Info: Found design unit 1: Stabilizer-Stabilizer_arch" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stabilizer " "Info: Found entity 1: Stabilizer" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltubecomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaltubecomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalTubeComp-DigitalTubeComp_arch " "Info: Found design unit 1: DigitalTubeComp-DigitalTubeComp_arch" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalTubeComp " "Info: Found entity 1: DigitalTubeComp" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beep-Beep_arch " "Info: Found design unit 1: Beep-Beep_arch" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Info: Found entity 1: Beep" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightsControl " "Info: Elaborating entity \"TrafficLightsControl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stabilizer Stabilizer:stab " "Info: Elaborating entity \"Stabilizer\" for hierarchy \"Stabilizer:stab\"" {  } { { "MainComp.vhd" "stab" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Stabilizer.vhd(34) " "Warning (10492): VHDL Process Statement warning at Stabilizer.vhd(34): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crossover1000 crossover1000:crossover " "Info: Elaborating entity \"crossover1000\" for hierarchy \"crossover1000:crossover\"" {  } { { "MainComp.vhd" "crossover" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:maincounter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:maincounter\"" {  } { { "MainComp.vhd" "maincounter" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adjust counter.vhd(38) " "Warning (10492): VHDL Process Statement warning at counter.vhd(38): signal \"adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTubeCounter DigitalTubeCounter:DTC " "Info: Elaborating entity \"DigitalTubeCounter\" for hierarchy \"DigitalTubeCounter:DTC\"" {  } { { "MainComp.vhd" "DTC" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode7Out DigitalTubeCounter.vhd(21) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(21): inferring latch(es) for signal or variable \"TubeCode7Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode6Out DigitalTubeCounter.vhd(21) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(21): inferring latch(es) for signal or variable \"TubeCode6Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode1Out DigitalTubeCounter.vhd(21) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(21): inferring latch(es) for signal or variable \"TubeCode1Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TubeCode0Out DigitalTubeCounter.vhd(21) " "Warning (10631): VHDL Process Statement warning at DigitalTubeCounter.vhd(21): inferring latch(es) for signal or variable \"TubeCode0Out\", which holds its previous value in one or more paths through the process" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[0\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode0Out\[0\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[1\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode0Out\[1\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[2\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode0Out\[2\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode0Out\[3\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode0Out\[3\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[0\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode1Out\[0\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[1\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode1Out\[1\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[2\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode1Out\[2\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode1Out\[3\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode1Out\[3\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[0\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode6Out\[0\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[1\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode6Out\[1\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[2\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode6Out\[2\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode6Out\[3\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode6Out\[3\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[0\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode7Out\[0\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[1\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode7Out\[1\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[2\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode7Out\[2\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TubeCode7Out\[3\] DigitalTubeCounter.vhd(21) " "Info (10041): Inferred latch for \"TubeCode7Out\[3\]\" at DigitalTubeCounter.vhd(21)" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTube DigitalTube:DT7 " "Info: Elaborating entity \"DigitalTube\" for hierarchy \"DigitalTube:DT7\"" {  } { { "MainComp.vhd" "DT7" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalTubeComp DigitalTubeComp:DigTube " "Info: Elaborating entity \"DigitalTubeComp\" for hierarchy \"DigitalTubeComp:DigTube\"" {  } { { "MainComp.vhd" "DigTube" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp7In DigitalTubeComp.vhd(36) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(36): signal \"TubeDisp7In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp6In DigitalTubeComp.vhd(37) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(37): signal \"TubeDisp6In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp1In DigitalTubeComp.vhd(38) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(38): signal \"TubeDisp1In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TubeDisp0In DigitalTubeComp.vhd(39) " "Warning (10492): VHDL Process Statement warning at DigitalTubeComp.vhd(39): signal \"TubeDisp0In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotdisp dotdisp:dot_array " "Info: Elaborating entity \"dotdisp\" for hierarchy \"dotdisp:dot_array\"" {  } { { "MainComp.vhd" "dot_array" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row dotdisp.vhd(31) " "Warning (10631): VHDL Process Statement warning at dotdisp.vhd(31): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r dotdisp.vhd(31) " "Warning (10631): VHDL Process Statement warning at dotdisp.vhd(31): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g dotdisp.vhd(31) " "Warning (10631): VHDL Process Statement warning at dotdisp.vhd(31): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[0\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[1\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[2\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[3\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[4\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[5\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[6\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_g\[7\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[0\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[1\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[2\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[3\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[4\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[5\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[6\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"col_r\[7\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[0\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[1\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[2\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[3\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[4\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[5\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[6\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] dotdisp.vhd(31) " "Info (10041): Inferred latch for \"row\[7\]\" at dotdisp.vhd(31)" {  } { { "dotdisp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/dotdisp.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beep Beep:BP " "Info: Elaborating entity \"Beep\" for hierarchy \"Beep:BP\"" {  } { { "MainComp.vhd" "BP" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slowclk Beep.vhd(63) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(63): signal \"slowclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alert Beep.vhd(63) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(63): signal \"alert\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fastclk Beep.vhd(65) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(65): signal \"fastclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alert Beep.vhd(65) " "Warning (10492): VHDL Process Statement warning at Beep.vhd(65): signal \"alert\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lightsensor.vhd 2 1 " "Warning: Using design file lightsensor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LightSensor-LightSensor_arch " "Info: Found design unit 1: LightSensor-LightSensor_arch" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LightSensor " "Info: Found entity 1: LightSensor" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightSensor LightSensor:LS " "Info: Elaborating entity \"LightSensor\" for hierarchy \"LightSensor:LS\"" {  } { { "MainComp.vhd" "LS" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[9\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[9\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lightsensor.vhd(30) " "Error (10029): Constant driver at lightsensor.vhd(30)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[8\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[8\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[7\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[7\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[6\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[6\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[5\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[5\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[4\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[4\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[3\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[3\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[2\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[2\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[1\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[1\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LCDSigOut\[0\] lightsensor.vhd(40) " "Error (10028): Can't resolve multiple constant drivers for net \"LCDSigOut\[0\]\" at lightsensor.vhd(40)" {  } { { "lightsensor.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/lightsensor.vhd" 40 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LightSensor:LS " "Error: Can't elaborate user hierarchy \"LightSensor:LS\"" {  } { { "MainComp.vhd" "LS" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 142 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 18 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4450 " "Error: Peak virtual memory: 4450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 15 17:50:33 2020 " "Error: Processing ended: Thu Oct 15 17:50:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 18 s " "Error: Quartus II Full Compilation was unsuccessful. 14 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
