============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 23 2022  03:57:15 pm
  Module:                 mem
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (15065 ps) Late External Delay Assertion at pin out
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) out
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     535                  
             Slack:=   15065                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in             -       -      R     (arrival)                  1  0.6     0     0    2000    (-,-) 
  g353__5703/Y   -       B->Y   F     NOR2xp33_ASAP7_75t_R       3  2.1    48    24    2024    (-,-) 
  g352/Y         -       A->Y   R     INVx1_ASAP7_75t_R          1  1.1    22    20    2044    (-,-) 
  g364/CON       -       B->CON F     HAxp5_ASAP7_75t_R          2  1.2    28    20    2064    (-,-) 
  g348__8757/Y   -       B->Y   R     NOR2xp33_ASAP7_75t_R       3  2.1    60    38    2102    (-,-) 
  g347__7118/Y   -       B->Y   F     NAND2xp5_ASAP7_75t_R       2  1.7    35    29    2131    (-,-) 
  g345/Y         -       A->Y   R     INVx1_ASAP7_75t_R          1  1.1    19    17    2148    (-,-) 
  g2/CON         -       B->CON F     HAxp5_ASAP7_75t_R          1  0.9    25    18    2166    (-,-) 
  g340/Y         -       A->Y   R     INVx1_ASAP7_75t_R          2  1.6    20    17    2183    (-,-) 
  g338__1309/Y   -       B->Y   F     NAND2xp5_ASAP7_75t_R       3  2.8    39    26    2209    (-,-) 
  g336/Y         -       A->Y   R     INVx1_ASAP7_75t_R          1  0.8    18    16    2225    (-,-) 
  g333__9682/Y   -       B->Y   F     NAND2xp5_ASAP7_75t_R       1  1.3    22    16    2242    (-,-) 
  g327__1474/Y   -       B->Y   F     XNOR2xp5_ASAP7_75t_R       2  1.4    26    30    2271    (-,-) 
  g323__3772/Y   -       A->Y   R     NOR5xp2_ASAP7_75t_R        1  0.8    61    34    2306    (-,-) 
  g322__4296/Y   -       A1->Y  F     AOI31xp33_ASAP7_75t_R      2  1.4    42    33    2339    (-,-) 
  g321__8780/Y   -       B->Y   R     NOR2xp33_ASAP7_75t_R       1 15.3   388   195    2534    (-,-) 
  out            -       -      R     (port)                     -    -     -     0    2535    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (17275 ps) Setup Check with Pin should_spike_reg/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (F) should_spike_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     -14                  
       Uncertainty:-     400                  
     Required Time:=   19614                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     339                  
             Slack:=   17275                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-----------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  in                 -       -      R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y       -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y             -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/CON           -       B->CON F     HAxp5_ASAP7_75t_R             2  1.2    28    20    2064    (-,-) 
  g348__8757/Y       -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    60    38    2102    (-,-) 
  g347__7118/Y       -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.7    35    29    2131    (-,-) 
  g345/Y             -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    19    17    2148    (-,-) 
  g2/CON             -       B->CON F     HAxp5_ASAP7_75t_R             1  0.9    25    18    2166    (-,-) 
  g340/Y             -       A->Y   R     INVx1_ASAP7_75t_R             2  1.6    20    17    2183    (-,-) 
  g338__1309/Y       -       B->Y   F     NAND2xp5_ASAP7_75t_R          3  2.8    39    26    2209    (-,-) 
  g336/Y             -       A->Y   R     INVx1_ASAP7_75t_R             1  0.8    18    16    2225    (-,-) 
  g333__9682/Y       -       B->Y   F     NAND2xp5_ASAP7_75t_R          1  1.3    22    16    2242    (-,-) 
  g327__1474/Y       -       B->Y   F     XNOR2xp5_ASAP7_75t_R          2  1.4    26    30    2271    (-,-) 
  g323__3772/Y       -       A->Y   R     NOR5xp2_ASAP7_75t_R           1  0.8    61    34    2306    (-,-) 
  g322__4296/Y       -       A1->Y  F     AOI31xp33_ASAP7_75t_R         2  1.4    42    33    2339    (-,-) 
  should_spike_reg/D -       -      F     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2339    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: MET (17315 ps) Setup Check with Pin counter_reg[6]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     288                  
             Slack:=   17315                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  in               -       -      R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/CON         -       B->CON F     HAxp5_ASAP7_75t_R             2  1.2    28    20    2064    (-,-) 
  g348__8757/Y     -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    60    38    2102    (-,-) 
  g347__7118/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.7    35    29    2131    (-,-) 
  g345/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    19    17    2148    (-,-) 
  g2/CON           -       B->CON F     HAxp5_ASAP7_75t_R             1  0.9    25    18    2166    (-,-) 
  g340/Y           -       A->Y   R     INVx1_ASAP7_75t_R             2  1.6    20    17    2183    (-,-) 
  g338__1309/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          3  2.8    39    26    2209    (-,-) 
  g336/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  0.8    18    16    2225    (-,-) 
  g333__9682/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          1  1.3    22    16    2242    (-,-) 
  g327__1474/Y     -       B->Y   F     XNOR2xp5_ASAP7_75t_R          2  1.4    26    30    2271    (-,-) 
  g326/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  0.9    19    16    2288    (-,-) 
  counter_reg[6]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2288    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (17343 ps) Setup Check with Pin counter_reg[5]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     260                  
             Slack:=   17343                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  in               -       -      R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/CON         -       B->CON F     HAxp5_ASAP7_75t_R             2  1.2    28    20    2064    (-,-) 
  g348__8757/Y     -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    60    38    2102    (-,-) 
  g347__7118/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.7    35    29    2131    (-,-) 
  g345/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    19    17    2148    (-,-) 
  g2/CON           -       B->CON F     HAxp5_ASAP7_75t_R             1  0.9    25    18    2166    (-,-) 
  g340/Y           -       A->Y   R     INVx1_ASAP7_75t_R             2  1.6    20    17    2183    (-,-) 
  g338__1309/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          3  2.8    39    26    2209    (-,-) 
  g330__4547/Y     -       B->Y   F     XNOR2xp5_ASAP7_75t_R          2  1.4    27    34    2243    (-,-) 
  g329/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  0.9    19    17    2260    (-,-) 
  counter_reg[5]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2260    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (17354 ps) Setup Check with Pin counter_reg[4]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=   19603                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     249                  
             Slack:=   17354                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  in               -       -      R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/CON         -       B->CON F     HAxp5_ASAP7_75t_R             2  1.2    28    20    2064    (-,-) 
  g348__8757/Y     -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    60    38    2102    (-,-) 
  g347__7118/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.7    35    29    2131    (-,-) 
  g345/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    19    17    2148    (-,-) 
  g2/CON           -       B->CON F     HAxp5_ASAP7_75t_R             1  0.9    25    18    2166    (-,-) 
  g340/Y           -       A->Y   R     INVx1_ASAP7_75t_R             2  1.6    20    17    2183    (-,-) 
  g338__1309/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          3  2.8    39    26    2209    (-,-) 
  g334__2683/Y     -       B->Y   F     OA21x2_ASAP7_75t_R            2  1.4    11    28    2237    (-,-) 
  g332/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  0.9    15    12    2249    (-,-) 
  counter_reg[4]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2249    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 6: MET (17412 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-       0                  
       Uncertainty:-     400                  
     Required Time:=   19600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     187                  
             Slack:=   17412                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  in               -       -      R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/CON         -       B->CON F     HAxp5_ASAP7_75t_R             2  1.2    28    20    2064    (-,-) 
  g348__8757/Y     -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    60    38    2102    (-,-) 
  g347__7118/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.7    35    29    2131    (-,-) 
  g345/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    19    17    2148    (-,-) 
  g2/SN            -       B->SN  R     HAxp5_ASAP7_75t_R             2  1.5    36    39    2187    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2187    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 7: MET (17447 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=   19599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     153                  
             Slack:=   17447                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  in               -       -      R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/CON         -       B->CON F     HAxp5_ASAP7_75t_R             2  1.2    28    20    2064    (-,-) 
  g348__8757/Y     -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    60    38    2102    (-,-) 
  g347__7118/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.7    35    29    2131    (-,-) 
  g341__2391/Y     -       B->Y   R     OAI21xp5_ASAP7_75t_R          2  1.5    40    22    2153    (-,-) 
  counter_reg[2]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2153    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (17455 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) in
          Clock: (R) aclk
       Endpoint: (F) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     -16                  
       Uncertainty:-     400                  
     Required Time:=   19616                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     161                  
             Slack:=   17455                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  in               -       -      F     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y   R     NOR2xp33_ASAP7_75t_R          3  2.1    58    29    2029    (-,-) 
  g352/Y           -       A->Y   F     INVx1_ASAP7_75t_R             1  1.2    21    19    2048    (-,-) 
  g364/CON         -       B->CON R     HAxp5_ASAP7_75t_R             2  1.2    31    21    2069    (-,-) 
  g348__8757/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          3  2.1    48    35    2104    (-,-) 
  g346__7675/Y     -       B->Y   R     AOI21xp33_ASAP7_75t_R         2  1.4    50    38    2142    (-,-) 
  g344/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  0.9    21    19    2161    (-,-) 
  counter_reg[1]/D -       -      F     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2161    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (17514 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) in
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-       0                  
       Uncertainty:-     400                  
     Required Time:=   19600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      85                  
             Slack:=   17514                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  in               -       -     R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y     -       B->Y  F     NOR2xp33_ASAP7_75t_R          3  2.1    48    24    2024    (-,-) 
  g352/Y           -       A->Y  R     INVx1_ASAP7_75t_R             1  1.1    22    20    2044    (-,-) 
  g364/SN          -       B->SN R     HAxp5_ASAP7_75t_R             2  1.6    38    41    2085    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2085    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 10: MET (17568 ps) Setup Check with Pin spiked_reg/CLK->D
          Group: aclk
     Startpoint: (F) in
          Clock: (R) aclk
       Endpoint: (R) spiked_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=   19597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      29                  
             Slack:=   17568                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#------------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  in             -       -     F     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g353__5703/Y   -       B->Y  R     NOR2xp33_ASAP7_75t_R          3  2.1    58    29    2029    (-,-) 
  spiked_reg/D   -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0    2029    (-,-) 
#------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

