Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  7 17:48:27 2023
| Host         : Linplusir-windows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            3 |
|      8 |            1 |
|      9 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |              21 |            6 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------------+------------------+----------------+
|  b3/u2/a_reg[2]/G0      |               |                        |                1 |              1 |
|  b3/u2/a_reg[2]_i_2_n_0 |               | b3/u2/a_reg[1]_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG          |               | b4/sel0[2]             |                1 |              2 |
|  clk_IBUF_BUFG          |               | b4/sel0[0]             |                1 |              2 |
|  clk_1s_reg_n_0         | b1/p_0_in     |                        |                2 |              8 |
|  clk_IBUF_BUFG          |               |                        |                5 |              9 |
|  clk_1s_reg_n_0         |               | rst_IBUF               |                3 |              9 |
|  clk_IBUF_BUFG          |               | rst_IBUF               |                6 |             21 |
|  clk_IBUF_BUFG          |               | count2[0]_i_1_n_0      |                7 |             27 |
+-------------------------+---------------+------------------------+------------------+----------------+


