// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln224,
        A_internal_address0,
        A_internal_ce0,
        A_internal_q0,
        A_internal_1_address0,
        A_internal_1_ce0,
        A_internal_1_q0,
        A_internal_2_address0,
        A_internal_2_ce0,
        A_internal_2_q0,
        A_internal_3_address0,
        A_internal_3_ce0,
        A_internal_3_q0,
        A_internal_4_address0,
        A_internal_4_ce0,
        A_internal_4_q0,
        A_internal_5_address0,
        A_internal_5_ce0,
        A_internal_5_q0,
        A_internal_6_address0,
        A_internal_6_ce0,
        A_internal_6_q0,
        A_internal_7_address0,
        A_internal_7_ce0,
        A_internal_7_q0,
        A_internal_8_address0,
        A_internal_8_ce0,
        A_internal_8_q0,
        A_internal_9_address0,
        A_internal_9_ce0,
        A_internal_9_q0,
        A_internal_10_address0,
        A_internal_10_ce0,
        A_internal_10_q0,
        A_internal_11_address0,
        A_internal_11_ce0,
        A_internal_11_q0,
        A_internal_12_address0,
        A_internal_12_ce0,
        A_internal_12_q0,
        A_internal_13_address0,
        A_internal_13_ce0,
        A_internal_13_q0,
        A_internal_14_address0,
        A_internal_14_ce0,
        A_internal_14_q0,
        A_internal_15_address0,
        A_internal_15_ce0,
        A_internal_15_q0,
        A_internal_16_address0,
        A_internal_16_ce0,
        A_internal_16_q0,
        A_internal_17_address0,
        A_internal_17_ce0,
        A_internal_17_q0,
        A_internal_18_address0,
        A_internal_18_ce0,
        A_internal_18_q0,
        A_internal_19_address0,
        A_internal_19_ce0,
        A_internal_19_q0,
        A_internal_20_address0,
        A_internal_20_ce0,
        A_internal_20_q0,
        A_internal_21_address0,
        A_internal_21_ce0,
        A_internal_21_q0,
        A_internal_22_address0,
        A_internal_22_ce0,
        A_internal_22_q0,
        A_internal_23_address0,
        A_internal_23_ce0,
        A_internal_23_q0,
        A_internal_24_address0,
        A_internal_24_ce0,
        A_internal_24_q0,
        A_internal_25_address0,
        A_internal_25_ce0,
        A_internal_25_q0,
        A_internal_26_address0,
        A_internal_26_ce0,
        A_internal_26_q0,
        A_internal_27_address0,
        A_internal_27_ce0,
        A_internal_27_q0,
        A_internal_28_address0,
        A_internal_28_ce0,
        A_internal_28_q0,
        A_internal_29_address0,
        A_internal_29_ce0,
        A_internal_29_q0,
        A_internal_30_address0,
        A_internal_30_ce0,
        A_internal_30_q0,
        A_internal_31_address0,
        A_internal_31_ce0,
        A_internal_31_q0,
        col_sums_address0,
        col_sums_ce0,
        col_sums_q0,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_q0,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_q0,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_q0,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_q0,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_q0,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_q0,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_q0,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_q0,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_q0,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_q0,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_q0,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_q0,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_q0,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_q0,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_q0,
        col_sums_16_address0,
        col_sums_16_ce0,
        col_sums_16_q0,
        col_sums_17_address0,
        col_sums_17_ce0,
        col_sums_17_q0,
        col_sums_18_address0,
        col_sums_18_ce0,
        col_sums_18_q0,
        col_sums_19_address0,
        col_sums_19_ce0,
        col_sums_19_q0,
        col_sums_20_address0,
        col_sums_20_ce0,
        col_sums_20_q0,
        col_sums_21_address0,
        col_sums_21_ce0,
        col_sums_21_q0,
        col_sums_22_address0,
        col_sums_22_ce0,
        col_sums_22_q0,
        col_sums_23_address0,
        col_sums_23_ce0,
        col_sums_23_q0,
        col_sums_24_address0,
        col_sums_24_ce0,
        col_sums_24_q0,
        col_sums_25_address0,
        col_sums_25_ce0,
        col_sums_25_q0,
        col_sums_26_address0,
        col_sums_26_ce0,
        col_sums_26_q0,
        col_sums_27_address0,
        col_sums_27_ce0,
        col_sums_27_q0,
        col_sums_28_address0,
        col_sums_28_ce0,
        col_sums_28_q0,
        col_sums_29_address0,
        col_sums_29_ce0,
        col_sums_29_q0,
        col_sums_30_address0,
        col_sums_30_ce0,
        col_sums_30_q0,
        col_sums_31_address0,
        col_sums_31_ce0,
        col_sums_31_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln224;
output  [8:0] A_internal_address0;
output   A_internal_ce0;
input  [23:0] A_internal_q0;
output  [8:0] A_internal_1_address0;
output   A_internal_1_ce0;
input  [23:0] A_internal_1_q0;
output  [8:0] A_internal_2_address0;
output   A_internal_2_ce0;
input  [23:0] A_internal_2_q0;
output  [8:0] A_internal_3_address0;
output   A_internal_3_ce0;
input  [23:0] A_internal_3_q0;
output  [8:0] A_internal_4_address0;
output   A_internal_4_ce0;
input  [23:0] A_internal_4_q0;
output  [8:0] A_internal_5_address0;
output   A_internal_5_ce0;
input  [23:0] A_internal_5_q0;
output  [8:0] A_internal_6_address0;
output   A_internal_6_ce0;
input  [23:0] A_internal_6_q0;
output  [8:0] A_internal_7_address0;
output   A_internal_7_ce0;
input  [23:0] A_internal_7_q0;
output  [8:0] A_internal_8_address0;
output   A_internal_8_ce0;
input  [23:0] A_internal_8_q0;
output  [8:0] A_internal_9_address0;
output   A_internal_9_ce0;
input  [23:0] A_internal_9_q0;
output  [8:0] A_internal_10_address0;
output   A_internal_10_ce0;
input  [23:0] A_internal_10_q0;
output  [8:0] A_internal_11_address0;
output   A_internal_11_ce0;
input  [23:0] A_internal_11_q0;
output  [8:0] A_internal_12_address0;
output   A_internal_12_ce0;
input  [23:0] A_internal_12_q0;
output  [8:0] A_internal_13_address0;
output   A_internal_13_ce0;
input  [23:0] A_internal_13_q0;
output  [8:0] A_internal_14_address0;
output   A_internal_14_ce0;
input  [23:0] A_internal_14_q0;
output  [8:0] A_internal_15_address0;
output   A_internal_15_ce0;
input  [23:0] A_internal_15_q0;
output  [8:0] A_internal_16_address0;
output   A_internal_16_ce0;
input  [23:0] A_internal_16_q0;
output  [8:0] A_internal_17_address0;
output   A_internal_17_ce0;
input  [23:0] A_internal_17_q0;
output  [8:0] A_internal_18_address0;
output   A_internal_18_ce0;
input  [23:0] A_internal_18_q0;
output  [8:0] A_internal_19_address0;
output   A_internal_19_ce0;
input  [23:0] A_internal_19_q0;
output  [8:0] A_internal_20_address0;
output   A_internal_20_ce0;
input  [23:0] A_internal_20_q0;
output  [8:0] A_internal_21_address0;
output   A_internal_21_ce0;
input  [23:0] A_internal_21_q0;
output  [8:0] A_internal_22_address0;
output   A_internal_22_ce0;
input  [23:0] A_internal_22_q0;
output  [8:0] A_internal_23_address0;
output   A_internal_23_ce0;
input  [23:0] A_internal_23_q0;
output  [8:0] A_internal_24_address0;
output   A_internal_24_ce0;
input  [23:0] A_internal_24_q0;
output  [8:0] A_internal_25_address0;
output   A_internal_25_ce0;
input  [23:0] A_internal_25_q0;
output  [8:0] A_internal_26_address0;
output   A_internal_26_ce0;
input  [23:0] A_internal_26_q0;
output  [8:0] A_internal_27_address0;
output   A_internal_27_ce0;
input  [23:0] A_internal_27_q0;
output  [8:0] A_internal_28_address0;
output   A_internal_28_ce0;
input  [23:0] A_internal_28_q0;
output  [8:0] A_internal_29_address0;
output   A_internal_29_ce0;
input  [23:0] A_internal_29_q0;
output  [8:0] A_internal_30_address0;
output   A_internal_30_ce0;
input  [23:0] A_internal_30_q0;
output  [8:0] A_internal_31_address0;
output   A_internal_31_ce0;
input  [23:0] A_internal_31_q0;
output  [0:0] col_sums_address0;
output   col_sums_ce0;
input  [23:0] col_sums_q0;
output  [0:0] col_sums_1_address0;
output   col_sums_1_ce0;
input  [23:0] col_sums_1_q0;
output  [0:0] col_sums_2_address0;
output   col_sums_2_ce0;
input  [23:0] col_sums_2_q0;
output  [0:0] col_sums_3_address0;
output   col_sums_3_ce0;
input  [23:0] col_sums_3_q0;
output  [0:0] col_sums_4_address0;
output   col_sums_4_ce0;
input  [23:0] col_sums_4_q0;
output  [0:0] col_sums_5_address0;
output   col_sums_5_ce0;
input  [23:0] col_sums_5_q0;
output  [0:0] col_sums_6_address0;
output   col_sums_6_ce0;
input  [23:0] col_sums_6_q0;
output  [0:0] col_sums_7_address0;
output   col_sums_7_ce0;
input  [23:0] col_sums_7_q0;
output  [0:0] col_sums_8_address0;
output   col_sums_8_ce0;
input  [23:0] col_sums_8_q0;
output  [0:0] col_sums_9_address0;
output   col_sums_9_ce0;
input  [23:0] col_sums_9_q0;
output  [0:0] col_sums_10_address0;
output   col_sums_10_ce0;
input  [23:0] col_sums_10_q0;
output  [0:0] col_sums_11_address0;
output   col_sums_11_ce0;
input  [23:0] col_sums_11_q0;
output  [0:0] col_sums_12_address0;
output   col_sums_12_ce0;
input  [23:0] col_sums_12_q0;
output  [0:0] col_sums_13_address0;
output   col_sums_13_ce0;
input  [23:0] col_sums_13_q0;
output  [0:0] col_sums_14_address0;
output   col_sums_14_ce0;
input  [23:0] col_sums_14_q0;
output  [0:0] col_sums_15_address0;
output   col_sums_15_ce0;
input  [23:0] col_sums_15_q0;
output  [0:0] col_sums_16_address0;
output   col_sums_16_ce0;
input  [23:0] col_sums_16_q0;
output  [0:0] col_sums_17_address0;
output   col_sums_17_ce0;
input  [23:0] col_sums_17_q0;
output  [0:0] col_sums_18_address0;
output   col_sums_18_ce0;
input  [23:0] col_sums_18_q0;
output  [0:0] col_sums_19_address0;
output   col_sums_19_ce0;
input  [23:0] col_sums_19_q0;
output  [0:0] col_sums_20_address0;
output   col_sums_20_ce0;
input  [23:0] col_sums_20_q0;
output  [0:0] col_sums_21_address0;
output   col_sums_21_ce0;
input  [23:0] col_sums_21_q0;
output  [0:0] col_sums_22_address0;
output   col_sums_22_ce0;
input  [23:0] col_sums_22_q0;
output  [0:0] col_sums_23_address0;
output   col_sums_23_ce0;
input  [23:0] col_sums_23_q0;
output  [0:0] col_sums_24_address0;
output   col_sums_24_ce0;
input  [23:0] col_sums_24_q0;
output  [0:0] col_sums_25_address0;
output   col_sums_25_ce0;
input  [23:0] col_sums_25_q0;
output  [0:0] col_sums_26_address0;
output   col_sums_26_ce0;
input  [23:0] col_sums_26_q0;
output  [0:0] col_sums_27_address0;
output   col_sums_27_ce0;
input  [23:0] col_sums_27_q0;
output  [0:0] col_sums_28_address0;
output   col_sums_28_ce0;
input  [23:0] col_sums_28_q0;
output  [0:0] col_sums_29_address0;
output   col_sums_29_ce0;
input  [23:0] col_sums_29_q0;
output  [0:0] col_sums_30_address0;
output   col_sums_30_ce0;
input  [23:0] col_sums_30_q0;
output  [0:0] col_sums_31_address0;
output   col_sums_31_ce0;
input  [23:0] col_sums_31_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln224_fu_1194_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] trunc_ln225_1_fu_1244_p1;
reg   [4:0] trunc_ln225_1_reg_1961;
wire   [16:0] scale_fu_1548_p3;
reg  signed [16:0] scale_reg_2287;
wire   [23:0] tmp_6_fu_1556_p67;
reg  signed [23:0] tmp_6_reg_2292;
wire   [23:0] select_ln230_3_fu_1913_p3;
reg   [23:0] select_ln230_3_reg_2297;
wire   [63:0] zext_ln230_2_fu_1300_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln225_fu_1256_p1;
wire    ap_block_pp0_stage0_01001_grp1;
reg   [6:0] j_fu_314;
wire   [6:0] add_ln225_fu_1336_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_318;
wire   [8:0] select_ln224_1_fu_1232_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten_fu_322;
wire   [14:0] add_ln224_1_fu_1200_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    col_sums_ce0_local;
reg    col_sums_1_ce0_local;
reg    col_sums_2_ce0_local;
reg    col_sums_3_ce0_local;
reg    col_sums_4_ce0_local;
reg    col_sums_5_ce0_local;
reg    col_sums_6_ce0_local;
reg    col_sums_7_ce0_local;
reg    col_sums_8_ce0_local;
reg    col_sums_9_ce0_local;
reg    col_sums_10_ce0_local;
reg    col_sums_11_ce0_local;
reg    col_sums_12_ce0_local;
reg    col_sums_13_ce0_local;
reg    col_sums_14_ce0_local;
reg    col_sums_15_ce0_local;
reg    col_sums_16_ce0_local;
reg    col_sums_17_ce0_local;
reg    col_sums_18_ce0_local;
reg    col_sums_19_ce0_local;
reg    col_sums_20_ce0_local;
reg    col_sums_21_ce0_local;
reg    col_sums_22_ce0_local;
reg    col_sums_23_ce0_local;
reg    col_sums_24_ce0_local;
reg    col_sums_25_ce0_local;
reg    col_sums_26_ce0_local;
reg    col_sums_27_ce0_local;
reg    col_sums_28_ce0_local;
reg    col_sums_29_ce0_local;
reg    col_sums_30_ce0_local;
reg    col_sums_31_ce0_local;
reg    A_internal_ce0_local;
reg    A_internal_1_ce0_local;
reg    A_internal_2_ce0_local;
reg    A_internal_3_ce0_local;
reg    A_internal_4_ce0_local;
reg    A_internal_5_ce0_local;
reg    A_internal_6_ce0_local;
reg    A_internal_7_ce0_local;
reg    A_internal_8_ce0_local;
reg    A_internal_9_ce0_local;
reg    A_internal_10_ce0_local;
reg    A_internal_11_ce0_local;
reg    A_internal_12_ce0_local;
reg    A_internal_13_ce0_local;
reg    A_internal_14_ce0_local;
reg    A_internal_15_ce0_local;
reg    A_internal_16_ce0_local;
reg    A_internal_17_ce0_local;
reg    A_internal_18_ce0_local;
reg    A_internal_19_ce0_local;
reg    A_internal_20_ce0_local;
reg    A_internal_21_ce0_local;
reg    A_internal_22_ce0_local;
reg    A_internal_23_ce0_local;
reg    A_internal_24_ce0_local;
reg    A_internal_25_ce0_local;
reg    A_internal_26_ce0_local;
reg    A_internal_27_ce0_local;
reg    A_internal_28_ce0_local;
reg    A_internal_29_ce0_local;
reg    A_internal_30_ce0_local;
reg    A_internal_31_ce0_local;
wire   [0:0] icmp_ln225_fu_1218_p2;
wire   [8:0] add_ln224_fu_1212_p2;
wire   [6:0] select_ln224_fu_1224_p3;
wire   [0:0] tmp_fu_1248_p3;
wire   [7:0] trunc_ln225_fu_1240_p1;
wire   [8:0] tmp_3_fu_1292_p3;
wire   [23:0] tmp_2_fu_1357_p65;
wire   [23:0] tmp_2_fu_1357_p67;
wire   [37:0] shl_ln_fu_1492_p3;
wire   [37:0] sub_ln229_fu_1508_p2;
wire   [15:0] tmp_4_fu_1514_p4;
wire   [16:0] zext_ln229_fu_1524_p1;
wire   [15:0] tmp_5_fu_1534_p4;
wire   [0:0] tmp_1_fu_1500_p3;
wire   [16:0] sub_ln229_1_fu_1528_p2;
wire   [16:0] zext_ln229_1_fu_1544_p1;
wire   [23:0] tmp_6_fu_1556_p65;
wire  signed [40:0] mul_ln230_fu_1697_p2;
wire  signed [47:0] sext_ln230_2_fu_1703_p1;
wire   [0:0] tmp_8_fu_1725_p3;
wire   [23:0] trunc_ln3_fu_1715_p4;
wire   [23:0] zext_ln230_fu_1741_p1;
wire   [23:0] add_ln230_fu_1745_p2;
wire   [0:0] tmp_10_fu_1751_p3;
wire   [0:0] tmp_9_fu_1733_p3;
wire   [0:0] xor_ln230_fu_1759_p2;
wire   [1:0] tmp_12_fu_1779_p4;
wire   [2:0] tmp_13_fu_1795_p4;
wire   [0:0] and_ln230_fu_1765_p2;
wire   [0:0] icmp_ln230_1_fu_1805_p2;
wire   [0:0] icmp_ln230_2_fu_1811_p2;
wire   [0:0] tmp_11_fu_1771_p3;
wire   [0:0] icmp_ln230_fu_1789_p2;
wire   [0:0] xor_ln230_1_fu_1825_p2;
wire   [0:0] and_ln230_1_fu_1831_p2;
wire   [0:0] select_ln230_fu_1817_p3;
wire   [0:0] xor_ln230_2_fu_1851_p2;
wire   [0:0] tmp_7_fu_1707_p3;
wire   [0:0] or_ln230_fu_1857_p2;
wire   [0:0] xor_ln230_3_fu_1863_p2;
wire   [0:0] select_ln230_1_fu_1837_p3;
wire   [0:0] and_ln230_2_fu_1845_p2;
wire   [0:0] and_ln230_4_fu_1875_p2;
wire   [0:0] or_ln230_2_fu_1881_p2;
wire   [0:0] xor_ln230_4_fu_1887_p2;
wire   [0:0] and_ln230_3_fu_1869_p2;
wire   [0:0] and_ln230_5_fu_1893_p2;
wire   [0:0] or_ln230_1_fu_1907_p2;
wire   [23:0] select_ln230_2_fu_1899_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_2_fu_1357_p1;
wire   [4:0] tmp_2_fu_1357_p3;
wire   [4:0] tmp_2_fu_1357_p5;
wire   [4:0] tmp_2_fu_1357_p7;
wire   [4:0] tmp_2_fu_1357_p9;
wire   [4:0] tmp_2_fu_1357_p11;
wire   [4:0] tmp_2_fu_1357_p13;
wire   [4:0] tmp_2_fu_1357_p15;
wire   [4:0] tmp_2_fu_1357_p17;
wire   [4:0] tmp_2_fu_1357_p19;
wire   [4:0] tmp_2_fu_1357_p21;
wire   [4:0] tmp_2_fu_1357_p23;
wire   [4:0] tmp_2_fu_1357_p25;
wire   [4:0] tmp_2_fu_1357_p27;
wire   [4:0] tmp_2_fu_1357_p29;
wire   [4:0] tmp_2_fu_1357_p31;
wire  signed [4:0] tmp_2_fu_1357_p33;
wire  signed [4:0] tmp_2_fu_1357_p35;
wire  signed [4:0] tmp_2_fu_1357_p37;
wire  signed [4:0] tmp_2_fu_1357_p39;
wire  signed [4:0] tmp_2_fu_1357_p41;
wire  signed [4:0] tmp_2_fu_1357_p43;
wire  signed [4:0] tmp_2_fu_1357_p45;
wire  signed [4:0] tmp_2_fu_1357_p47;
wire  signed [4:0] tmp_2_fu_1357_p49;
wire  signed [4:0] tmp_2_fu_1357_p51;
wire  signed [4:0] tmp_2_fu_1357_p53;
wire  signed [4:0] tmp_2_fu_1357_p55;
wire  signed [4:0] tmp_2_fu_1357_p57;
wire  signed [4:0] tmp_2_fu_1357_p59;
wire  signed [4:0] tmp_2_fu_1357_p61;
wire  signed [4:0] tmp_2_fu_1357_p63;
wire   [4:0] tmp_6_fu_1556_p1;
wire   [4:0] tmp_6_fu_1556_p3;
wire   [4:0] tmp_6_fu_1556_p5;
wire   [4:0] tmp_6_fu_1556_p7;
wire   [4:0] tmp_6_fu_1556_p9;
wire   [4:0] tmp_6_fu_1556_p11;
wire   [4:0] tmp_6_fu_1556_p13;
wire   [4:0] tmp_6_fu_1556_p15;
wire   [4:0] tmp_6_fu_1556_p17;
wire   [4:0] tmp_6_fu_1556_p19;
wire   [4:0] tmp_6_fu_1556_p21;
wire   [4:0] tmp_6_fu_1556_p23;
wire   [4:0] tmp_6_fu_1556_p25;
wire   [4:0] tmp_6_fu_1556_p27;
wire   [4:0] tmp_6_fu_1556_p29;
wire   [4:0] tmp_6_fu_1556_p31;
wire  signed [4:0] tmp_6_fu_1556_p33;
wire  signed [4:0] tmp_6_fu_1556_p35;
wire  signed [4:0] tmp_6_fu_1556_p37;
wire  signed [4:0] tmp_6_fu_1556_p39;
wire  signed [4:0] tmp_6_fu_1556_p41;
wire  signed [4:0] tmp_6_fu_1556_p43;
wire  signed [4:0] tmp_6_fu_1556_p45;
wire  signed [4:0] tmp_6_fu_1556_p47;
wire  signed [4:0] tmp_6_fu_1556_p49;
wire  signed [4:0] tmp_6_fu_1556_p51;
wire  signed [4:0] tmp_6_fu_1556_p53;
wire  signed [4:0] tmp_6_fu_1556_p55;
wire  signed [4:0] tmp_6_fu_1556_p57;
wire  signed [4:0] tmp_6_fu_1556_p59;
wire  signed [4:0] tmp_6_fu_1556_p61;
wire  signed [4:0] tmp_6_fu_1556_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_314 = 7'd0;
#0 i_fu_318 = 9'd0;
#0 indvar_flatten_fu_322 = 15'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_5_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 24 ))
sparsemux_65_5_24_1_1_U171(
    .din0(col_sums_q0),
    .din1(col_sums_1_q0),
    .din2(col_sums_2_q0),
    .din3(col_sums_3_q0),
    .din4(col_sums_4_q0),
    .din5(col_sums_5_q0),
    .din6(col_sums_6_q0),
    .din7(col_sums_7_q0),
    .din8(col_sums_8_q0),
    .din9(col_sums_9_q0),
    .din10(col_sums_10_q0),
    .din11(col_sums_11_q0),
    .din12(col_sums_12_q0),
    .din13(col_sums_13_q0),
    .din14(col_sums_14_q0),
    .din15(col_sums_15_q0),
    .din16(col_sums_16_q0),
    .din17(col_sums_17_q0),
    .din18(col_sums_18_q0),
    .din19(col_sums_19_q0),
    .din20(col_sums_20_q0),
    .din21(col_sums_21_q0),
    .din22(col_sums_22_q0),
    .din23(col_sums_23_q0),
    .din24(col_sums_24_q0),
    .din25(col_sums_25_q0),
    .din26(col_sums_26_q0),
    .din27(col_sums_27_q0),
    .din28(col_sums_28_q0),
    .din29(col_sums_29_q0),
    .din30(col_sums_30_q0),
    .din31(col_sums_31_q0),
    .def(tmp_2_fu_1357_p65),
    .sel(trunc_ln225_1_reg_1961),
    .dout(tmp_2_fu_1357_p67)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_5_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 24 ))
sparsemux_65_5_24_1_1_U172(
    .din0(A_internal_q0),
    .din1(A_internal_1_q0),
    .din2(A_internal_2_q0),
    .din3(A_internal_3_q0),
    .din4(A_internal_4_q0),
    .din5(A_internal_5_q0),
    .din6(A_internal_6_q0),
    .din7(A_internal_7_q0),
    .din8(A_internal_8_q0),
    .din9(A_internal_9_q0),
    .din10(A_internal_10_q0),
    .din11(A_internal_11_q0),
    .din12(A_internal_12_q0),
    .din13(A_internal_13_q0),
    .din14(A_internal_14_q0),
    .din15(A_internal_15_q0),
    .din16(A_internal_16_q0),
    .din17(A_internal_17_q0),
    .din18(A_internal_18_q0),
    .din19(A_internal_19_q0),
    .din20(A_internal_20_q0),
    .din21(A_internal_21_q0),
    .din22(A_internal_22_q0),
    .din23(A_internal_23_q0),
    .din24(A_internal_24_q0),
    .din25(A_internal_25_q0),
    .din26(A_internal_26_q0),
    .din27(A_internal_27_q0),
    .din28(A_internal_28_q0),
    .din29(A_internal_29_q0),
    .din30(A_internal_30_q0),
    .din31(A_internal_31_q0),
    .def(tmp_6_fu_1556_p65),
    .sel(trunc_ln225_1_reg_1961),
    .dout(tmp_6_fu_1556_p67)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U173(
    .din0(tmp_6_reg_2292),
    .din1(scale_reg_2287),
    .dout(mul_ln230_fu_1697_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln224_fu_1194_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_318 <= select_ln224_1_fu_1232_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_318 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln224_fu_1194_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_322 <= add_ln224_1_fu_1200_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_322 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln224_fu_1194_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_314 <= add_ln225_fu_1336_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_314 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        scale_reg_2287 <= scale_fu_1548_p3;
        tmp_6_reg_2292 <= tmp_6_fu_1556_p67;
        trunc_ln225_1_reg_1961 <= trunc_ln225_1_fu_1244_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        select_ln230_3_reg_2297 <= select_ln230_3_fu_1913_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_10_ce0_local = 1'b1;
    end else begin
        A_internal_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_11_ce0_local = 1'b1;
    end else begin
        A_internal_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_12_ce0_local = 1'b1;
    end else begin
        A_internal_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_13_ce0_local = 1'b1;
    end else begin
        A_internal_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_14_ce0_local = 1'b1;
    end else begin
        A_internal_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_15_ce0_local = 1'b1;
    end else begin
        A_internal_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_16_ce0_local = 1'b1;
    end else begin
        A_internal_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_17_ce0_local = 1'b1;
    end else begin
        A_internal_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_18_ce0_local = 1'b1;
    end else begin
        A_internal_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_19_ce0_local = 1'b1;
    end else begin
        A_internal_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_1_ce0_local = 1'b1;
    end else begin
        A_internal_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_20_ce0_local = 1'b1;
    end else begin
        A_internal_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_21_ce0_local = 1'b1;
    end else begin
        A_internal_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_22_ce0_local = 1'b1;
    end else begin
        A_internal_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_23_ce0_local = 1'b1;
    end else begin
        A_internal_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_24_ce0_local = 1'b1;
    end else begin
        A_internal_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_25_ce0_local = 1'b1;
    end else begin
        A_internal_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_26_ce0_local = 1'b1;
    end else begin
        A_internal_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_27_ce0_local = 1'b1;
    end else begin
        A_internal_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_28_ce0_local = 1'b1;
    end else begin
        A_internal_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_29_ce0_local = 1'b1;
    end else begin
        A_internal_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_2_ce0_local = 1'b1;
    end else begin
        A_internal_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_30_ce0_local = 1'b1;
    end else begin
        A_internal_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_31_ce0_local = 1'b1;
    end else begin
        A_internal_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_3_ce0_local = 1'b1;
    end else begin
        A_internal_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_4_ce0_local = 1'b1;
    end else begin
        A_internal_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_5_ce0_local = 1'b1;
    end else begin
        A_internal_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_6_ce0_local = 1'b1;
    end else begin
        A_internal_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_7_ce0_local = 1'b1;
    end else begin
        A_internal_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_8_ce0_local = 1'b1;
    end else begin
        A_internal_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_9_ce0_local = 1'b1;
    end else begin
        A_internal_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_ce0_local = 1'b1;
    end else begin
        A_internal_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln224_fu_1194_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_16_ce0_local = 1'b1;
    end else begin
        col_sums_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_17_ce0_local = 1'b1;
    end else begin
        col_sums_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_18_ce0_local = 1'b1;
    end else begin
        col_sums_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_19_ce0_local = 1'b1;
    end else begin
        col_sums_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_20_ce0_local = 1'b1;
    end else begin
        col_sums_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_21_ce0_local = 1'b1;
    end else begin
        col_sums_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_22_ce0_local = 1'b1;
    end else begin
        col_sums_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_23_ce0_local = 1'b1;
    end else begin
        col_sums_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_24_ce0_local = 1'b1;
    end else begin
        col_sums_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_25_ce0_local = 1'b1;
    end else begin
        col_sums_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_26_ce0_local = 1'b1;
    end else begin
        col_sums_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_27_ce0_local = 1'b1;
    end else begin
        col_sums_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_28_ce0_local = 1'b1;
    end else begin
        col_sums_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_29_ce0_local = 1'b1;
    end else begin
        col_sums_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_30_ce0_local = 1'b1;
    end else begin
        col_sums_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_31_ce0_local = 1'b1;
    end else begin
        col_sums_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_internal_10_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_10_ce0 = A_internal_10_ce0_local;

assign A_internal_11_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_11_ce0 = A_internal_11_ce0_local;

assign A_internal_12_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_12_ce0 = A_internal_12_ce0_local;

assign A_internal_13_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_13_ce0 = A_internal_13_ce0_local;

assign A_internal_14_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_14_ce0 = A_internal_14_ce0_local;

assign A_internal_15_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_15_ce0 = A_internal_15_ce0_local;

assign A_internal_16_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_16_ce0 = A_internal_16_ce0_local;

assign A_internal_17_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_17_ce0 = A_internal_17_ce0_local;

assign A_internal_18_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_18_ce0 = A_internal_18_ce0_local;

assign A_internal_19_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_19_ce0 = A_internal_19_ce0_local;

assign A_internal_1_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_1_ce0 = A_internal_1_ce0_local;

assign A_internal_20_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_20_ce0 = A_internal_20_ce0_local;

assign A_internal_21_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_21_ce0 = A_internal_21_ce0_local;

assign A_internal_22_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_22_ce0 = A_internal_22_ce0_local;

assign A_internal_23_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_23_ce0 = A_internal_23_ce0_local;

assign A_internal_24_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_24_ce0 = A_internal_24_ce0_local;

assign A_internal_25_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_25_ce0 = A_internal_25_ce0_local;

assign A_internal_26_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_26_ce0 = A_internal_26_ce0_local;

assign A_internal_27_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_27_ce0 = A_internal_27_ce0_local;

assign A_internal_28_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_28_ce0 = A_internal_28_ce0_local;

assign A_internal_29_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_29_ce0 = A_internal_29_ce0_local;

assign A_internal_2_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_2_ce0 = A_internal_2_ce0_local;

assign A_internal_30_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_30_ce0 = A_internal_30_ce0_local;

assign A_internal_31_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_31_ce0 = A_internal_31_ce0_local;

assign A_internal_3_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_3_ce0 = A_internal_3_ce0_local;

assign A_internal_4_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_4_ce0 = A_internal_4_ce0_local;

assign A_internal_5_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_5_ce0 = A_internal_5_ce0_local;

assign A_internal_6_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_6_ce0 = A_internal_6_ce0_local;

assign A_internal_7_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_7_ce0 = A_internal_7_ce0_local;

assign A_internal_8_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_8_ce0 = A_internal_8_ce0_local;

assign A_internal_9_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_9_ce0 = A_internal_9_ce0_local;

assign A_internal_address0 = zext_ln230_2_fu_1300_p1;

assign A_internal_ce0 = A_internal_ce0_local;

assign add_ln224_1_fu_1200_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln224_fu_1212_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln225_fu_1336_p2 = (select_ln224_fu_1224_p3 + 7'd1);

assign add_ln230_fu_1745_p2 = (trunc_ln3_fu_1715_p4 + zext_ln230_fu_1741_p1);

assign and_ln230_1_fu_1831_p2 = (xor_ln230_1_fu_1825_p2 & icmp_ln230_fu_1789_p2);

assign and_ln230_2_fu_1845_p2 = (icmp_ln230_1_fu_1805_p2 & and_ln230_fu_1765_p2);

assign and_ln230_3_fu_1869_p2 = (xor_ln230_3_fu_1863_p2 & or_ln230_fu_1857_p2);

assign and_ln230_4_fu_1875_p2 = (tmp_10_fu_1751_p3 & select_ln230_1_fu_1837_p3);

assign and_ln230_5_fu_1893_p2 = (xor_ln230_4_fu_1887_p2 & tmp_7_fu_1707_p3);

assign and_ln230_fu_1765_p2 = (xor_ln230_fu_1759_p2 & tmp_9_fu_1733_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = zext_ln225_fu_1256_p1;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_11_address0 = zext_ln225_fu_1256_p1;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_12_address0 = zext_ln225_fu_1256_p1;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_13_address0 = zext_ln225_fu_1256_p1;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_14_address0 = zext_ln225_fu_1256_p1;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_15_address0 = zext_ln225_fu_1256_p1;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_16_address0 = zext_ln225_fu_1256_p1;

assign col_sums_16_ce0 = col_sums_16_ce0_local;

assign col_sums_17_address0 = zext_ln225_fu_1256_p1;

assign col_sums_17_ce0 = col_sums_17_ce0_local;

assign col_sums_18_address0 = zext_ln225_fu_1256_p1;

assign col_sums_18_ce0 = col_sums_18_ce0_local;

assign col_sums_19_address0 = zext_ln225_fu_1256_p1;

assign col_sums_19_ce0 = col_sums_19_ce0_local;

assign col_sums_1_address0 = zext_ln225_fu_1256_p1;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_20_address0 = zext_ln225_fu_1256_p1;

assign col_sums_20_ce0 = col_sums_20_ce0_local;

assign col_sums_21_address0 = zext_ln225_fu_1256_p1;

assign col_sums_21_ce0 = col_sums_21_ce0_local;

assign col_sums_22_address0 = zext_ln225_fu_1256_p1;

assign col_sums_22_ce0 = col_sums_22_ce0_local;

assign col_sums_23_address0 = zext_ln225_fu_1256_p1;

assign col_sums_23_ce0 = col_sums_23_ce0_local;

assign col_sums_24_address0 = zext_ln225_fu_1256_p1;

assign col_sums_24_ce0 = col_sums_24_ce0_local;

assign col_sums_25_address0 = zext_ln225_fu_1256_p1;

assign col_sums_25_ce0 = col_sums_25_ce0_local;

assign col_sums_26_address0 = zext_ln225_fu_1256_p1;

assign col_sums_26_ce0 = col_sums_26_ce0_local;

assign col_sums_27_address0 = zext_ln225_fu_1256_p1;

assign col_sums_27_ce0 = col_sums_27_ce0_local;

assign col_sums_28_address0 = zext_ln225_fu_1256_p1;

assign col_sums_28_ce0 = col_sums_28_ce0_local;

assign col_sums_29_address0 = zext_ln225_fu_1256_p1;

assign col_sums_29_ce0 = col_sums_29_ce0_local;

assign col_sums_2_address0 = zext_ln225_fu_1256_p1;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_30_address0 = zext_ln225_fu_1256_p1;

assign col_sums_30_ce0 = col_sums_30_ce0_local;

assign col_sums_31_address0 = zext_ln225_fu_1256_p1;

assign col_sums_31_ce0 = col_sums_31_ce0_local;

assign col_sums_3_address0 = zext_ln225_fu_1256_p1;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_4_address0 = zext_ln225_fu_1256_p1;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_5_address0 = zext_ln225_fu_1256_p1;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_6_address0 = zext_ln225_fu_1256_p1;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_7_address0 = zext_ln225_fu_1256_p1;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_8_address0 = zext_ln225_fu_1256_p1;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_9_address0 = zext_ln225_fu_1256_p1;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_address0 = zext_ln225_fu_1256_p1;

assign col_sums_ce0 = col_sums_ce0_local;

assign icmp_ln224_fu_1194_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_1218_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln230_1_fu_1805_p2 = ((tmp_13_fu_1795_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln230_2_fu_1811_p2 = ((tmp_13_fu_1795_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln230_fu_1789_p2 = ((tmp_12_fu_1779_p4 == 2'd3) ? 1'b1 : 1'b0);

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WDATA = select_ln230_3_reg_2297;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln230_1_fu_1907_p2 = (and_ln230_5_fu_1893_p2 | and_ln230_3_fu_1869_p2);

assign or_ln230_2_fu_1881_p2 = (and_ln230_4_fu_1875_p2 | and_ln230_2_fu_1845_p2);

assign or_ln230_fu_1857_p2 = (xor_ln230_2_fu_1851_p2 | tmp_10_fu_1751_p3);

assign scale_fu_1548_p3 = ((tmp_1_fu_1500_p3[0:0] == 1'b1) ? sub_ln229_1_fu_1528_p2 : zext_ln229_1_fu_1544_p1);

assign select_ln224_1_fu_1232_p3 = ((icmp_ln225_fu_1218_p2[0:0] == 1'b1) ? add_ln224_fu_1212_p2 : ap_sig_allocacmp_i_load);

assign select_ln224_fu_1224_p3 = ((icmp_ln225_fu_1218_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign select_ln230_1_fu_1837_p3 = ((and_ln230_fu_1765_p2[0:0] == 1'b1) ? and_ln230_1_fu_1831_p2 : icmp_ln230_1_fu_1805_p2);

assign select_ln230_2_fu_1899_p3 = ((and_ln230_3_fu_1869_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln230_3_fu_1913_p3 = ((or_ln230_1_fu_1907_p2[0:0] == 1'b1) ? select_ln230_2_fu_1899_p3 : add_ln230_fu_1745_p2);

assign select_ln230_fu_1817_p3 = ((and_ln230_fu_1765_p2[0:0] == 1'b1) ? icmp_ln230_1_fu_1805_p2 : icmp_ln230_2_fu_1811_p2);

assign sext_ln230_2_fu_1703_p1 = mul_ln230_fu_1697_p2;

assign shl_ln_fu_1492_p3 = {{tmp_2_fu_1357_p67}, {14'd0}};

assign sub_ln229_1_fu_1528_p2 = (17'd0 - zext_ln229_fu_1524_p1);

assign sub_ln229_fu_1508_p2 = (38'd0 - shl_ln_fu_1492_p3);

assign tmp_10_fu_1751_p3 = add_ln230_fu_1745_p2[32'd23];

assign tmp_11_fu_1771_p3 = sext_ln230_2_fu_1703_p1[32'd38];

assign tmp_12_fu_1779_p4 = {{mul_ln230_fu_1697_p2[40:39]}};

assign tmp_13_fu_1795_p4 = {{mul_ln230_fu_1697_p2[40:38]}};

assign tmp_1_fu_1500_p3 = tmp_2_fu_1357_p67[32'd23];

assign tmp_2_fu_1357_p65 = 'bx;

assign tmp_3_fu_1292_p3 = {{trunc_ln225_fu_1240_p1}, {tmp_fu_1248_p3}};

assign tmp_4_fu_1514_p4 = {{sub_ln229_fu_1508_p2[37:22]}};

assign tmp_5_fu_1534_p4 = {{tmp_2_fu_1357_p67[23:8]}};

assign tmp_6_fu_1556_p65 = 'bx;

assign tmp_7_fu_1707_p3 = sext_ln230_2_fu_1703_p1[32'd47];

assign tmp_8_fu_1725_p3 = sext_ln230_2_fu_1703_p1[32'd13];

assign tmp_9_fu_1733_p3 = sext_ln230_2_fu_1703_p1[32'd37];

assign tmp_fu_1248_p3 = select_ln224_fu_1224_p3[32'd5];

assign trunc_ln225_1_fu_1244_p1 = select_ln224_fu_1224_p3[4:0];

assign trunc_ln225_fu_1240_p1 = select_ln224_1_fu_1232_p3[7:0];

assign trunc_ln3_fu_1715_p4 = {{mul_ln230_fu_1697_p2[37:14]}};

assign xor_ln230_1_fu_1825_p2 = (tmp_11_fu_1771_p3 ^ 1'd1);

assign xor_ln230_2_fu_1851_p2 = (select_ln230_fu_1817_p3 ^ 1'd1);

assign xor_ln230_3_fu_1863_p2 = (tmp_7_fu_1707_p3 ^ 1'd1);

assign xor_ln230_4_fu_1887_p2 = (or_ln230_2_fu_1881_p2 ^ 1'd1);

assign xor_ln230_fu_1759_p2 = (tmp_10_fu_1751_p3 ^ 1'd1);

assign zext_ln225_fu_1256_p1 = tmp_fu_1248_p3;

assign zext_ln229_1_fu_1544_p1 = tmp_5_fu_1534_p4;

assign zext_ln229_fu_1524_p1 = tmp_4_fu_1514_p4;

assign zext_ln230_2_fu_1300_p1 = tmp_3_fu_1292_p3;

assign zext_ln230_fu_1741_p1 = tmp_8_fu_1725_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6
