---
title: verilogè¯­è¨€å°†å­¦å·è¾“å…¥åˆ°ipå†…æ ¸ä¸­
name: verilog-homework1
date: 2018-05-11
id: 0
tags: [mipsæ±‡ç¼–å­¦ä¹ ,verilog,verilogå­¦ä¹ ]
categories: []
abstract: ""
---
<code>Sorry</code>è¯¥æ–‡ç« æš‚æ— æ¦‚è¿°ğŸ’Š
<!--more-->


#### ä½¿ç”¨mipsè¯­è¨€å°†åº•å±‚çš„æ±‡ç¼–æŒ‡ä»¤è¾“å…¥åˆ°cpuçš„å†…éƒ¨

mipsä»£ç ç¤ºä¾‹ï¼ˆä½¿ç”¨qtspimä»¿çœŸï¼‰

> main: addi $2,$0,55 sw $2,0($3) addi $2,$0,48 sw $2,4($3) addi $2,$0,48 sw $2,8($3) addi $2,$0,48 sw $2,12($3) addi $2,$0,48 sw $2,16($3) addi $2,$0,48 sw $2,20($3) addi $2,$0,48 sw $2,24($3) addi $2,$0,48 sw $2,28($3) addi $2,$0,48 sw $2,32($3) addi $2,$0,48 sw $2,36($3) j main åˆ©ç”¨addiæŒ‡ä»¤å’ŒswæŒ‡ä»¤å°†å­¦å·çš„ascallç å†™å…¥åˆ°å­˜å‚¨ä¸­

æ”¾å…¥åˆ°qtspimä¸­ç”Ÿæˆæœºå™¨ç æŒ‡ä»¤é›†

> MEMORY\_INITIALIZATION\_RADIX=16; MEMORY\_INITIALIZATION\_VECTOR= 20020055, ac620000, 20020030, ac620004 , 20020030, ac620008, 20020030, ac62000c, 20020030, ac620010, 20020030, ac620014, 20020030, ac620018, 20020030, ac62001c, 20020030, ac620020, 20020030, ac620024, 08100000,

#### æ–°å»ºverilogé¡¹ç›®ï¼Œå»ºç«‹ipå†…æ ¸ä¸ºromå’Œram

é€‰æ‹©128ä½ 32ä½romå†…æ ¸ ä»ç”Ÿæˆçš„coeæ–‡ä»¶ä¸­å¯¼å…¥æŒ‡ä»¤é›† ![C0xWxx.md.png](https://s1.ax1x.com/2018/05/11/C0xWxx.md.png) ![C0xRR1.md.png](https://s1.ax1x.com/2018/05/11/C0xRR1.md.png)

> **ä»£ç ç¤ºä¾‹**

```verilog
module top(
    input clkin,
    input reset
    );
	 
	 reg [31:0] pc,add4;
	 wire choose4;//4ä½é€‰æ‹©å™¨
	 wire [31:0] expand2,mux2,mux3,mux4,mux5,address,jmpaddr,inst;
	 wire [4:0]mux1;//é€‰æ‹©å™¨
	 //write for controller
	 wire reg_dst,jmp,branch,memread,memwrite,memtoreg;
	 wire [1:0] aluop;
	 wire alu_src,regwrite;
	 //write for alunit
	 wire zero;
	 wire [31:0] aluRes;
	 //write for aluctr
	 wire [3:0]aluCtr;
	 //write for memory
	 wire [31:0]memreaddata;//memory data
	 //write for register
	 wire [31:0]RsData,RtData;//regfile data
	 //wireforext
	 wire [31:0]expand;
	 
	 always @(negedge clkin)
	 begin
		if(~reset)	begin
			pc=mux5;
			add4=pc+4;
			end
		else
			begin
				pc=32'b0;
				add4=32'h4;
			end
		end
		
		ctr mainctr(
			.opcode(inst[31:26]),
			.regDst(reg_dst),
			.aluSrc(alu_src),
			.memToReg(memtoreg),
			.regWrite(regwrite),
			.memRead(memread),
			.memWrite(memwrite),
			.branch(branch),
			.aluop(aluop),
			.jmp(jmp));
			
		alu alu(.input1(RsData),
				.input2(mux2),
				.aluCtr(aluCtr),
				.zero(zero),
				.aluRes(aluRes));
				
		aluctr aluctr1(.ALUOp(aluop),
					.funct(inst[5:0]),
					.ALUCtr(aluCtr));
					
		dram dmem(
				.a(aluRes[7:2]),
				.d(RtData),
				.clk(!clkin),
				.we(memwrite),
				.spo(memreaddata)
				);
				
		irom imem(
				.a(pc[8:2]),
				.clk(clkin),
				.spo(inst));
				
		regFile regfile(
				.RsAddr(inst[25:21]),
				.RtAddr(inst[20:16]),
				.clk(!clkin),
				.reset(reset),
				.regWriteAddr(mux1),
				.regWriteData(mux3),
				.regWriteEn(regwrite),
				.RsData(RsData),
				.RtData(RtData)
				);
				
		signext signext(.inst(inst[15:0]),.data(expand));
		
		assign mux1=reg_dst?inst[15:11]:inst[20:16];
		assign mux2=alu_src?expand:RtData;
		assign mux3=memtoreg?memreaddata:aluRes;
		assign mux4=choose4?address:add4;
		assign mux5=jmp?jmpaddr:mux4;
		assign choose4=branch&zero;
		assign expand2=expand<<2;
		assign jmpaddr={add4[31:28],inst[25:0],2'b00};
		assign address=pc+expand2;
```


â€‹    
```verilog
endmodule

module ctr(
    input [5:0] opcode,
    output regDst,
    output aluSrc,
    output memToReg,
    output regWrite,
    output memRead,
    output memWrite,
    output branch,
    output [1:0] aluop,
    output jmp
    );
	 reg regDst;
	 reg aluSrc;
	 reg memToReg;
	 reg regWrite;
	 reg memRead;
	 reg memWrite;
	 reg branch;
	 reg [1:0] aluop;
	 reg jmp;
	 
always @(opcode) begin

	case(opcode)
		//jmp 
		6'b000010: 
		begin
			regDst=0;
			aluSrc=0;
			memToReg=0;
			regWrite=0;
			memRead=0;
			memWrite=0;
			branch=0;
			aluop=2'b00;
			jmp=1;
		end
		//add,sub,and,or,slt
		6'b000000: 
		begin
			regDst=1;
			aluSrc=0;
			memToReg=0;
			regWrite=1;
			memRead=0;
			memWrite=0;
			branch=0;
			aluop=2'b10;
			jmp=0;
		end
		//lw
		6'b100011:
		begin
			regDst=0;
			aluSrc=1;
			memToReg=1;
			regWrite=1;
			memRead=1;
			memWrite=0;
			branch=0;
			aluop=2'b00;
			jmp=0;
		end
		//sw
		6'b101011:
		begin
			regDst=0;		//donnot care
			memToReg=0;		//donnot care
			aluSrc=1;
			regWrite=0;
			memRead=0;
			memWrite=1;
			branch=0;
			aluop=2'b00;
			jmp=0;
		end
		//beq
		6'b000100:
		begin
			regDst=0;		//donnot care
			memToReg=0;		//donnot care
			aluSrc=0;
			regWrite=0;
			memRead=0;
			memWrite=0;
			branch=1;
			aluop=2'b01;
			jmp=0;
		end
		//addi
		6'b001000:
		begin
			regDst=0;		//donnot care
			memRead=0;		//donnot care
			memWrite=0;		//donnot care
			aluSrc=1;
			memToReg=0;
			regWrite=1;
			branch=0;
			aluop=2'b00;		
			jmp=0;
		end
```


â€‹    		
â€‹    		
â€‹    		
â€‹    
â€‹    
```verilog
	endcase
	
	end

endmodule

module alu(
    input [31:0] input1,
    input [31:0] input2,
    input [3:0] aluCtr,
    output [31:0] aluRes,
    output zero
    );
	 reg zero;
	 reg [31:0] aluRes;
	 
	 always @(input1,input2,aluRes)
		begin
		zero=0;
		case(aluCtr)
		4'b0110:
			begin
				aluRes=input1-input2;
				if(aluRes==0)	zero=1;	else	zero=0;
			end
		4'b0010: aluRes=input1+input2;
		4'b0000:	aluRes=input1&input2;
		4'b0001:	aluRes=input1|input2;
		4'b1100:	aluRes=~(input1|input2);
		4'b0111:
		begin
			if(input1<input2)	aluRes=1;
		end
		default:
			aluRes=0;
		endcase
		
end

endmodule

module aluctr(
    input [1:0] ALUOp,
    input [5:0] funct,
    output [3:0] ALUCtr
    );
	 reg [3:0] ALUCtr;
	 always @(ALUOp,funct)
	 casex({ALUOp,funct})
		8'b00xxxxxx:ALUCtr=4'b0010;
		8'b01xxxxxx:ALUCtr=4'b0110;
		8'b1xxx0000:ALUCtr=4'b0010;
		8'b1xxx0010:ALUCtr=4'b0110;
		8'b1xxx0100:ALUCtr=4'b0000;
		8'b1xxx0101:ALUCtr=4'b0001;
		8'b1xxx1010:ALUCtr=4'b0111;
		endcase
```


â€‹    	
â€‹    
â€‹    
```verilog
endmodule

module regFile(
    input clk,
    input reset,
    input [31:0] regWriteData,
    input [4:0] regWriteAddr,
    input regWriteEn,
    output [31:0] RsData,
    output [31:0] RtData,
    input [4:0] RsAddr,
    input [4:0] RtAddr
    );
reg [31:0] regs[0:31];

assign RsData = (RsAddr==5'b0)?32'b0:regs[RsAddr];
assign RtData = (RtAddr==5'b0)?32'b0:regs[RtAddr];

integer i;

always @(posedge clk) begin
	if(!reset) begin
		if(regWriteEn==1) 
			regs[regWriteAddr]=regWriteData;
	end
	
	else	begin
		for(i=0;i<32;i=i+1)
			regs[i]=0;
	end
end
			
endmodule

module signext(
    input [15:0] inst,
    output [31:0] data
    );
assign data=inst[15:15]?{16'hffff,inst}:{16'h0000,inst};

endmodule
regfiledçš„testä»£ç 
module regsim;

Â Â Â Â Â Â Â Â Â Â Â  // Inputs
            reg clk;
Â Â Â Â Â Â Â Â Â Â Â  reg reset;
            reg [31:0] regWriteData;
            reg [4:0] regWriteAddr;
            reg regWriteEn;
            reg [4:0] RsAddr;
            reg [4:0] RtAddr;
```


â€‹    
```verilog
 // Outputs

           wire [31:0] RsData;
           wire [31:0] RtData;

 // Instantiate the Unit Under Test (UUT)

Â Â Â Â Â Â Â Â Â Â Â  regFile uut (

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .clk(clk),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .reset(reset),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .regWriteData(regWriteData),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .regWriteAddr(regWriteAddr),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .regWriteEn(regWriteEn),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .RsData(RsData),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .RtData(RtData),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .RsAddr(RsAddr),

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  .RtAddr(RtAddr)

Â Â Â Â Â Â Â Â Â Â Â  );

parameter PERIOD=20;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  always begin

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clk=0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  #(PERIOD/2) clk=1;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  #(PERIOD/2);

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  end

integer i;

Â Â Â Â Â Â Â Â Â Â Â  initial begin

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  // Initialize Inputs

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  clk = 0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  reset = 0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  regWriteData = 0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  regWriteAddr = 0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  regWriteEn = 0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  RsAddr = 0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  RtAddr = 0;
```


â€‹    
â€‹    
```verilog
Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  // Wait 100 ns for global reset to finish

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  #100;

Â Â Â Â Â Â  // Add stimulus here

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â regWriteData=32'h55aaaa55;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â regWriteEn=1;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â reset=1;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â #100;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â reset=0;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â end
```


â€‹    Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â 
â€‹    
```verilog
Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  Â always begin

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  for(i=31;i>=1;i=i-1)begin

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  regWriteAddr=i;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  RsAddr=i;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  #PERIOD;

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  end

Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  end
```


â€‹    Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â 
â€‹    
```verilog
endmodule
```






#### æœ€åä»¿çœŸtopsimï¼Œè§‚å¯Ÿromä¸­çš„å­¦å· æŒ‰ç…§æ­¥éª¤ï¼Œé€‰æ‹©topã€uttæ–‡ä»¶ä¸­çš„imemè§‚å¯Ÿspoä¿¡å·

#### å°†spoè½¬æ¢ä¸ºascllå€¼

![](http://file.mgek.cc/images/blog/verilog-homework1-1.webp)
**å°†æ—¶é—´åŸŸè®¾ç½®ä¸º1sä½¿å­¦å·å®Œå…¨è¾“å‡º** 
![](http://file.mgek.cc/images/blog/verilog-homework1-2.webp)
**æœ€ç»ˆçš„ç»“æœ**
![](http://file.mgek.cc/images/blog/verilog-homework1-3.webp)
**å¯¹regfileæ¨¡å—çš„ä»¿çœŸ** 
![](http://file.mgek.cc/images/blog/verilog-homework1-4.webp)
![](http://file.mgek.cc/images/blog/verilog-homework1-5.webp)

#### å®éªŒç»“æœåˆ†æ

*   spoæ˜¯ä»€ä¹ˆï¼šspoä¸º32ä½æ•°å€¼å®é™…ä¸ºè¾“å…¥çš„æŒ‡ä»¤ï¼Œåœ¨å®šä¹‰çš„mipsæŒ‡ä»¤é‡Œæˆ‘ä»¬åªæ·»åŠ äº†addiå’ŒswæŒ‡ä»¤
*   ä¸ºä»€ä¹ˆå­¦å·çš„æ¯ä½é—´æœ‰é¢å¤–æ•°å­—bï¼Œå› ä¸ºå½“weæœ‰æ•ˆæ—¶ä¸ºå†™å…¥ä¿¡å·ï¼Œå°†å­¦å·çš„æ¯ä¸€ä½è¾“å…¥åˆ°å­˜å‚¨é‡Œã€‚å½“weæ— æ•ˆæ—¶ä»å¯„å­˜å™¨2é‡Œè¯»å–æ•°æ®ï¼Œæ‰§è¡Œäº†addiæŒ‡ä»¤ï¼ŒaddiæŒ‡ä»¤çš„32ä½ä¸­å¯¹åº”æ•°å­—çš„é‚£éƒ¨åˆ†è½¬åŒ–ä¸ºascllå°±æ˜¯b