0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.sim/sim_1/synth/timing/xsim/sim_time_synth.v,1515692368,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v,,RAM32M_HD1;RAM32M_HD10;RAM32M_HD11;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_HD6;RAM32M_HD7;RAM32M_HD8;RAM32M_HD9;RAM32M_UNIQ_BASE_;cache;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;cpu;ex_mem;fifo_0;glbl;id;id_ex;if_id;mem;mem_wb;pc_reg;regfile;risc32i,,,../../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,1515688777,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/opcode.vh,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/fifo.v,1515678469,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/memory_sim.v,,fifo,,,../../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/memory_sim.v,1515691222,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,memory_sim,,,../../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/opcode.vh,1515317258,verilog,,,,,,,,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sim.v,1515690922,verilog,,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/defines.vh,sim,,,../../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../../risc-v.srcs/sources_1/new,,,,,
C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/uart_comm.v,1515686840,verilog,,C:/Users/99486/Desktop/architecture/risc-v/risc-v/risc-v.srcs/sources_1/new/sim.v,,uart_comm,,,../../../../../risc-v.srcs/sources_1/ip/clk_wiz_0;../../../../../risc-v.srcs/sources_1/new,,,,,
