;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	ADD #270, <0
	ADD -207, <-127
	DJN -1, @-20
	ADD @0, @2
	SLT 100, -100
	SUB #0, -29
	SUB #0, -29
	SUB 10, <0
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB #0, -29
	JMZ 0, 900
	ADD 0, 900
	SUB #0, -29
	SUB #0, -29
	CMP @-127, 100
	SUB #72, @200
	SUB -207, <-120
	SUB @-127, <100
	SLT @0, @2
	DJN 20, <712
	SUB @121, 106
	SUB #-72, @200
	SUB @121, 106
	SUB 20, @12
	SUB 12, @10
	JMP -7, @-20
	SLT 711, -10
	SUB @0, @2
	MOV #270, <4
	SUB @-127, 100
	ADD @0, @2
	CMP -207, <120
	SUB @-127, 100
	JMZ @270, @0
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB #-72, @200
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
