<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='iso7816_3_master.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: iso7816_3_master
    <br/>
    Created: Jan  9, 2011
    <br/>
    Updated: Apr 18, 2011
    <br/>
    SVN Updated: Apr 18, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project aims at implementing a basic iso7816:3 master which can be controlled by software or by a state machine.
     <br/>
     This is a work in progress. Currently, a draft implementation is being crafted just to identify the design challenges.
     <br/>
     Once it is completed, the plan is to make a precise spec of a final version and then implement it.
     <br/>
     Currently the IP supports only T=0, in direct and inverse convention. It does not handle T=0 parity error signaling / retry mechanism yet.
     <br/>
     FPGA test included only the UART, not the master module.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
